-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
-- Date        : Wed Sep  6 18:21:36 2017
-- Host        : rumney-LMC-062144 running 64-bit Ubuntu 16.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_pfs_daughtercard_0_0/block_design_pfs_daughtercard_0_0_sim_netlist.vhdl
-- Design      : block_design_pfs_daughtercard_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => Q(31 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => \z1_data_reg[33]\(31 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => \z1_data_reg[33]\(33 downto 32),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => ser_clk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => \FSM_onehot_state_reg[1]\,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => ser_rst,
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => tx_wr_rdy,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_11 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_11;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_11 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => Q(31 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => \z1_data_reg[33]\(31 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => \z1_data_reg[33]\(33 downto 32),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => ser_clk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => \FSM_onehot_state_reg[1]\,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => ser_rst,
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => tx_wr_rdy,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_data_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_sel_reg[0]\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_0\ : in STD_LOGIC;
    timer_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_sel_reg[0]_1\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_2\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_3\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_4\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_5\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_6\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sector_rd_data[5]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_12 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_12;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_12 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \rd_data[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal rx_fifo_rd : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sector_rd_data[4]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => \dout_reg[33]\(31 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => \dout_reg[33]\(33 downto 32),
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 4) => DO(27 downto 0),
      DO(3 downto 0) => rx_fifo_rd_data(3 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\,
      DOP(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\,
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => s00_axi_aclk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => rx_fifo_rd,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => AR(0),
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => rx_fifo_wr,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \rd_sector_addr_reg[2]\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => \rd_sector_addr_reg[1]\(0),
      O => rx_fifo_rd
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[0]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]\,
      I2 => \rd_sector_sel_reg[0]_0\,
      I3 => timer_reg(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \rd_data_reg[3]\(0)
    );
\rd_data[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(0),
      I1 => Q(0),
      I2 => \rd_sector_addr_reg[1]\(1),
      I3 => \status_reg_reg[3]\(0),
      I4 => \rd_sector_addr_reg[1]\(0),
      I5 => \ctrl_reg_reg[0]\,
      O => \rd_data[0]_i_11_n_0\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[1]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_1\,
      I2 => \rd_sector_sel_reg[0]_2\,
      I3 => timer_reg(1),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \rd_data_reg[3]\(1)
    );
\rd_data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(1),
      I1 => Q(1),
      I2 => \rd_sector_addr_reg[1]\(1),
      I3 => \status_reg_reg[3]\(1),
      I4 => \rd_sector_addr_reg[1]\(0),
      I5 => \ctrl_reg_reg[1]\,
      O => \rd_data[1]_i_11_n_0\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[2]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_3\,
      I2 => \rd_sector_sel_reg[0]_4\,
      I3 => timer_reg(2),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \rd_data_reg[3]\(2)
    );
\rd_data[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(2),
      I1 => Q(2),
      I2 => \rd_sector_addr_reg[1]\(1),
      I3 => \status_reg_reg[3]\(2),
      I4 => \rd_sector_addr_reg[1]\(0),
      I5 => \ctrl_reg_reg[2]\,
      O => \rd_data[2]_i_11_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[3]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_5\,
      I2 => \rd_sector_sel_reg[0]_6\,
      I3 => timer_reg(3),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \rd_data_reg[3]\(3)
    );
\rd_data[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(3),
      I1 => Q(3),
      I2 => \rd_sector_addr_reg[1]\(1),
      I3 => \rd_sector_addr_reg[1]\(0),
      I4 => \status_reg_reg[3]\(3),
      O => \rd_data[3]_i_11_n_0\
    );
\rd_data_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[4]__0\(0),
      I1 => \sector_rd_data[5]__0\(0),
      O => \rd_data_reg[0]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[0]_i_11_n_0\,
      I1 => \stopbit_fail_cnt_reg[0]\,
      O => \sector_rd_data[4]__0\(0),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[4]__0\(1),
      I1 => \sector_rd_data[5]__0\(1),
      O => \rd_data_reg[1]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[1]_i_11_n_0\,
      I1 => \stopbit_fail_cnt_reg[1]\,
      O => \sector_rd_data[4]__0\(1),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[4]__0\(2),
      I1 => \sector_rd_data[5]__0\(2),
      O => \rd_data_reg[2]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[2]_i_11_n_0\,
      I1 => \stopbit_fail_cnt_reg[2]\,
      O => \sector_rd_data[4]__0\(2),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[4]__0\(3),
      I1 => \sector_rd_data[5]__0\(3),
      O => \rd_data_reg[3]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[3]_i_11_n_0\,
      I1 => \stopbit_fail_cnt_reg[3]\,
      O => \sector_rd_data[4]__0\(3),
      S => \rd_sector_addr_reg[2]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_17 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_17;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_17 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => Q(31 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => \z1_data_reg[33]\(31 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => \z1_data_reg[33]\(33 downto 32),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => ser_clk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => \FSM_onehot_state_reg[1]\,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => ser_rst,
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => tx_wr_rdy,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \sector_rd_data[3]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_18 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_18;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_18 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \rd_data[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_17_n_0\ : STD_LOGIC;
  signal rx_fifo_rd : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => \dout_reg[33]\(31 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => \dout_reg[33]\(33 downto 32),
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 4) => DO(27 downto 0),
      DO(3 downto 0) => rx_fifo_rd_data(3 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\,
      DOP(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\,
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => s00_axi_aclk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => rx_fifo_rd,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => AR(0),
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => rx_fifo_wr,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \rd_sector_addr_reg[2]\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => \rd_sector_addr_reg[0]_rep\,
      O => rx_fifo_rd
    );
\rd_data[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(0),
      I1 => Q(0),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(0),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => \ctrl_reg_reg[0]\,
      O => \rd_data[0]_i_17_n_0\
    );
\rd_data[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(1),
      I1 => Q(1),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(1),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => \ctrl_reg_reg[1]\,
      O => \rd_data[1]_i_17_n_0\
    );
\rd_data[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(2),
      I1 => Q(2),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(2),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => \ctrl_reg_reg[2]\,
      O => \rd_data[2]_i_17_n_0\
    );
\rd_data[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(3),
      I1 => Q(3),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \rd_sector_addr_reg[0]_rep\,
      I4 => \status_reg_reg[3]\(3),
      O => \rd_data[3]_i_17_n_0\
    );
\rd_data_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[0]_i_17_n_0\,
      I1 => \stopbit_fail_cnt_reg[0]\,
      O => \sector_rd_data[3]__0\(0),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[1]_i_17_n_0\,
      I1 => \stopbit_fail_cnt_reg[1]\,
      O => \sector_rd_data[3]__0\(1),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[2]_i_17_n_0\,
      I1 => \stopbit_fail_cnt_reg[2]\,
      O => \sector_rd_data[3]__0\(2),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[3]_i_17_n_0\,
      I1 => \stopbit_fail_cnt_reg[3]\,
      O => \sector_rd_data[3]__0\(3),
      S => \rd_sector_addr_reg[2]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_23 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_23;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_23 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => Q(31 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => \z1_data_reg[33]\(31 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => \z1_data_reg[33]\(33 downto 32),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => ser_clk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => \FSM_onehot_state_reg[1]\,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => ser_rst,
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => tx_wr_rdy,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    \sector_rd_data[3]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_24 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_24;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_24 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \rd_data[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_15_n_0\ : STD_LOGIC;
  signal rx_fifo_rd : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sector_rd_data[2]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => \dout_reg[33]\(31 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => \dout_reg[33]\(33 downto 32),
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 4) => DO(27 downto 0),
      DO(3 downto 0) => rx_fifo_rd_data(3 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\,
      DOP(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\,
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => s00_axi_aclk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => rx_fifo_rd,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => AR(0),
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => rx_fifo_wr,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \rd_sector_addr_reg[2]\,
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => \rd_sector_addr_reg[0]_rep\,
      O => rx_fifo_rd
    );
\rd_data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(0),
      I1 => Q(0),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(0),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => \ctrl_reg_reg[0]\,
      O => \rd_data[0]_i_15_n_0\
    );
\rd_data[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(1),
      I1 => Q(1),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(1),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => \ctrl_reg_reg[1]\,
      O => \rd_data[1]_i_15_n_0\
    );
\rd_data[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(2),
      I1 => Q(2),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(2),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => \ctrl_reg_reg[2]\,
      O => \rd_data[2]_i_15_n_0\
    );
\rd_data[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(3),
      I1 => Q(3),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \rd_sector_addr_reg[0]_rep\,
      I4 => \status_reg_reg[3]\(3),
      O => \rd_data[3]_i_15_n_0\
    );
\rd_data_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[2]__0\(0),
      I1 => \sector_rd_data[3]__0\(0),
      O => \rd_data_reg[0]\,
      S => p_0_in(0)
    );
\rd_data_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[0]_i_15_n_0\,
      I1 => \stopbit_fail_cnt_reg[0]\,
      O => \sector_rd_data[2]__0\(0),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[2]__0\(1),
      I1 => \sector_rd_data[3]__0\(1),
      O => \rd_data_reg[1]\,
      S => p_0_in(0)
    );
\rd_data_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[1]_i_15_n_0\,
      I1 => \stopbit_fail_cnt_reg[1]\,
      O => \sector_rd_data[2]__0\(1),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[2]__0\(2),
      I1 => \sector_rd_data[3]__0\(2),
      O => \rd_data_reg[2]\,
      S => p_0_in(0)
    );
\rd_data_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[2]_i_15_n_0\,
      I1 => \stopbit_fail_cnt_reg[2]\,
      O => \sector_rd_data[2]__0\(2),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[2]__0\(3),
      I1 => \sector_rd_data[3]__0\(3),
      O => \rd_data_reg[3]\,
      S => p_0_in(0)
    );
\rd_data_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[3]_i_15_n_0\,
      I1 => \stopbit_fail_cnt_reg[3]\,
      O => \sector_rd_data[2]__0\(3),
      S => \rd_sector_addr_reg[2]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_29 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_29;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_29 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => Q(31 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => \z1_data_reg[33]\(31 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => \z1_data_reg[33]\(33 downto 32),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => ser_clk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => \FSM_onehot_state_reg[1]\,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => ser_rst,
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => tx_wr_rdy,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \sector_rd_data[1]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_30 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_30;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_30 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \rd_data[0]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_21_n_0\ : STD_LOGIC;
  signal rx_fifo_rd : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => \dout_reg[33]\(31 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => \dout_reg[33]\(33 downto 32),
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 4) => DO(27 downto 0),
      DO(3 downto 0) => rx_fifo_rd_data(3 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\,
      DOP(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\,
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => s00_axi_aclk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => rx_fifo_rd,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => AR(0),
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => rx_fifo_wr,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \rd_sector_addr_reg[2]\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      I5 => \rd_sector_addr_reg[0]_rep__0\,
      O => rx_fifo_rd
    );
\rd_data[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(0),
      I1 => Q(0),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(0),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => \ctrl_reg_reg[0]\,
      O => \rd_data[0]_i_21_n_0\
    );
\rd_data[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(1),
      I1 => Q(1),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(1),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => \ctrl_reg_reg[1]\,
      O => \rd_data[1]_i_21_n_0\
    );
\rd_data[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(2),
      I1 => Q(2),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(2),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => \ctrl_reg_reg[2]\,
      O => \rd_data[2]_i_21_n_0\
    );
\rd_data[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(3),
      I1 => Q(3),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \rd_sector_addr_reg[0]_rep__0\,
      I4 => \status_reg_reg[3]\(3),
      O => \rd_data[3]_i_21_n_0\
    );
\rd_data_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[0]_i_21_n_0\,
      I1 => \stopbit_fail_cnt_reg[0]\,
      O => \sector_rd_data[1]__0\(0),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[1]_i_21_n_0\,
      I1 => \stopbit_fail_cnt_reg[1]\,
      O => \sector_rd_data[1]__0\(1),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[2]_i_21_n_0\,
      I1 => \stopbit_fail_cnt_reg[2]\,
      O => \sector_rd_data[1]__0\(2),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[3]_i_21_n_0\,
      I1 => \stopbit_fail_cnt_reg[3]\,
      O => \sector_rd_data[1]__0\(3),
      S => \rd_sector_addr_reg[2]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_35 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_35;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_35 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => Q(31 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 0) => \z1_data_reg[33]\(31 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1 downto 0) => \z1_data_reg[33]\(33 downto 32),
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => ser_clk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => \FSM_onehot_state_reg[1]\,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => ser_rst,
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => tx_wr_rdy,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    \sector_rd_data[1]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_36 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_36;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_36 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \rd_data[0]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_19_n_0\ : STD_LOGIC;
  signal rx_fifo_rd : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sector_rd_data[0]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => \dout_reg[33]\(31 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => \dout_reg[33]\(33 downto 32),
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 4) => DO(27 downto 0),
      DO(3 downto 0) => rx_fifo_rd_data(3 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\,
      DOP(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\,
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => s00_axi_aclk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => rx_fifo_rd,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => AR(0),
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => rx_fifo_wr,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \rd_sector_addr_reg[2]\,
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \rd_sector_addr_reg[0]_rep__0\,
      O => rx_fifo_rd
    );
\rd_data[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(0),
      I1 => Q(0),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(0),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => \ctrl_reg_reg[0]\,
      O => \rd_data[0]_i_19_n_0\
    );
\rd_data[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(1),
      I1 => Q(1),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(1),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => \ctrl_reg_reg[1]\,
      O => \rd_data[1]_i_19_n_0\
    );
\rd_data[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(2),
      I1 => Q(2),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \status_reg_reg[3]\(2),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => \ctrl_reg_reg[2]\,
      O => \rd_data[2]_i_19_n_0\
    );
\rd_data[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(3),
      I1 => Q(3),
      I2 => \rd_sector_addr_reg[1]\(0),
      I3 => \rd_sector_addr_reg[0]_rep__0\,
      I4 => \status_reg_reg[3]\(3),
      O => \rd_data[3]_i_19_n_0\
    );
\rd_data_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[0]__0\(0),
      I1 => \sector_rd_data[1]__0\(0),
      O => \rd_data_reg[0]\,
      S => p_0_in(0)
    );
\rd_data_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[0]_i_19_n_0\,
      I1 => \stopbit_fail_cnt_reg[0]\,
      O => \sector_rd_data[0]__0\(0),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[0]__0\(1),
      I1 => \sector_rd_data[1]__0\(1),
      O => \rd_data_reg[1]\,
      S => p_0_in(0)
    );
\rd_data_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[1]_i_19_n_0\,
      I1 => \stopbit_fail_cnt_reg[1]\,
      O => \sector_rd_data[0]__0\(1),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[0]__0\(2),
      I1 => \sector_rd_data[1]__0\(2),
      O => \rd_data_reg[2]\,
      S => p_0_in(0)
    );
\rd_data_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[2]_i_19_n_0\,
      I1 => \stopbit_fail_cnt_reg[2]\,
      O => \sector_rd_data[0]__0\(2),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sector_rd_data[0]__0\(3),
      I1 => \sector_rd_data[1]__0\(3),
      O => \rd_data_reg[3]\,
      S => p_0_in(0)
    );
\rd_data_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[3]_i_19_n_0\,
      I1 => \stopbit_fail_cnt_reg[3]\,
      O => \sector_rd_data[0]__0\(3),
      S => \rd_sector_addr_reg[2]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \status_reg_reg[2]\ : out STD_LOGIC;
    \sector_rd_data[5]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_6 : entity is "FIFO_DUALCLOCK_MACRO";
end block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_6;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_6 is
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\ : STD_LOGIC;
  signal \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\ : STD_LOGIC;
  signal \rd_data[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_13_n_0\ : STD_LOGIC;
  signal rx_fifo_rd : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^status_reg_reg[2]\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  signal \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 10 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk5_0.fifo_36_bl.fifo_36_bl\ : label is "PRIMITIVE";
begin
  \status_reg_reg[2]\ <= \^status_reg_reg[2]\;
\genblk5_0.fifo_36_bl.fifo_36_bl\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 36,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \genblk5_0.fifo_36_bl.fifo_36_bl_n_10\,
      ALMOSTFULL => \genblk5_0.fifo_36_bl.fifo_36_bl_n_11\,
      DBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED\,
      DI(63 downto 32) => B"00000000000000000000000000000000",
      DI(31 downto 0) => \dout_reg[33]\(31 downto 0),
      DIP(7 downto 2) => B"000000",
      DIP(1 downto 0) => \dout_reg[33]\(33 downto 32),
      DO(63 downto 32) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED\(63 downto 32),
      DO(31 downto 4) => DO(27 downto 0),
      DO(3 downto 0) => rx_fifo_rd_data(3 downto 0),
      DOP(7 downto 2) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED\(7 downto 2),
      DOP(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_112\,
      DOP(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_113\,
      ECCPARITY(7 downto 0) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => D(0),
      FULL => D(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => s00_axi_aclk,
      RDCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED\(12 downto 10),
      RDCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_19\,
      RDCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_20\,
      RDCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_21\,
      RDCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_22\,
      RDCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_23\,
      RDCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_24\,
      RDCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_25\,
      RDCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_26\,
      RDCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_27\,
      RDCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_28\,
      RDEN => rx_fifo_rd,
      RDERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_14\,
      REGCE => '1',
      RST => AR(0),
      RSTREG => '1',
      SBITERR => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED\,
      WRCLK => s00_axi_aclk,
      WRCOUNT(12 downto 10) => \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED\(12 downto 10),
      WRCOUNT(9) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_32\,
      WRCOUNT(8) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_33\,
      WRCOUNT(7) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_34\,
      WRCOUNT(6) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_35\,
      WRCOUNT(5) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_36\,
      WRCOUNT(4) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_37\,
      WRCOUNT(3) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_38\,
      WRCOUNT(2) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_39\,
      WRCOUNT(1) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_40\,
      WRCOUNT(0) => \genblk5_0.fifo_36_bl.fifo_36_bl_n_41\,
      WREN => rx_fifo_wr,
      WRERR => \genblk5_0.fifo_36_bl.fifo_36_bl_n_15\
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^status_reg_reg[2]\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(1),
      I5 => \rd_sector_addr_reg[2]\(0),
      O => rx_fifo_rd
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rd_sector_addr_reg[2]\(2),
      I1 => \rd_sector_addr_reg[2]\(1),
      O => \^status_reg_reg[2]\
    );
\rd_data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(0),
      I1 => Q(0),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => \status_reg_reg[3]\(0),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => \ctrl_reg_reg[0]\,
      O => \rd_data[0]_i_13_n_0\
    );
\rd_data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(1),
      I1 => Q(1),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => \status_reg_reg[3]\(1),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => \ctrl_reg_reg[1]\,
      O => \rd_data[1]_i_13_n_0\
    );
\rd_data[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(2),
      I1 => Q(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => \status_reg_reg[3]\(2),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => \ctrl_reg_reg[2]\,
      O => \rd_data[2]_i_13_n_0\
    );
\rd_data[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => rx_fifo_rd_data(3),
      I1 => Q(3),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => \rd_sector_addr_reg[2]\(0),
      I4 => \status_reg_reg[3]\(3),
      O => \rd_data[3]_i_13_n_0\
    );
\rd_data_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[0]_i_13_n_0\,
      I1 => \stopbit_fail_cnt_reg[0]\,
      O => \sector_rd_data[5]__0\(0),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[1]_i_13_n_0\,
      I1 => \stopbit_fail_cnt_reg[1]\,
      O => \sector_rd_data[5]__0\(1),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[2]_i_13_n_0\,
      I1 => \stopbit_fail_cnt_reg[2]\,
      O => \sector_rd_data[5]__0\(2),
      S => \rd_sector_addr_reg[2]_rep\
    );
\rd_data_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data[3]_i_13_n_0\,
      I1 => \stopbit_fail_cnt_reg[3]\,
      O => \sector_rd_data[5]__0\(3),
      S => \rd_sector_addr_reg[2]_rep\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_deserialize is
  port (
    rx_fifo_wr : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err_reg : out STD_LOGIC;
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \sector_rd_data[5]__0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \status_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rx_err : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_deserialize : entity is "deserialize";
end block_design_pfs_daughtercard_0_0_deserialize;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_deserialize is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitcount : STD_LOGIC;
  signal \bitcount0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \bitcount[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[17]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[18]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[19]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[20]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[21]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[22]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[23]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[24]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[25]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[26]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[27]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[28]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[29]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[30]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[31]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_rdy1_out : STD_LOGIC;
  signal \dout_rdy_i_10__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_2__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_3__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_4__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_5__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_6__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_7__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_8__4_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_9__4_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \parity_fail_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_5__4_n_0\ : STD_LOGIC;
  signal parity_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \parity_fail_cnt_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \rd_data[10]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_12_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_5__4_n_0\ : STD_LOGIC;
  signal rx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cnt_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal rx_parity_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_stopbit_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sclock_reg : STD_LOGIC;
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sin_reg : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_12__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_13__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_14__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_15__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_16__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_9__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_5__4_n_0\ : STD_LOGIC;
  signal stopbit_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal z1_sclock_reg : STD_LOGIC;
  signal z1_sin_reg : STD_LOGIC;
  signal \z1_sin_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \z1_sin_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_parity_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rx_cnt_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stopbit_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \bitcount[10]_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \bitcount[11]_i_1__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \bitcount[12]_i_1__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \bitcount[13]_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bitcount[14]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \bitcount[15]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \bitcount[16]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bitcount[17]_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \bitcount[18]_i_1__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \bitcount[20]_i_1__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \bitcount[21]_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \bitcount[22]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bitcount[23]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \bitcount[24]_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \bitcount[25]_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bitcount[26]_i_1__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \bitcount[27]_i_1__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \bitcount[28]_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \bitcount[29]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \bitcount[2]_i_1__10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \bitcount[30]_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \bitcount[31]_i_2__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \bitcount[3]_i_1__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \bitcount[4]_i_1__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \bitcount[5]_i_1__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bitcount[6]_i_1__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bitcount[7]_i_1__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \bitcount[8]_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \bitcount[9]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \state[2]_i_10__4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state[2]_i_11__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \state[2]_i_8__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \state[2]_i_9__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_11__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_13__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_15__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_16__4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_3__4\ : label is "soft_lutpair126";
begin
  AR(0) <= \^ar\(0);
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => \bitcount_reg_n_0_[0]\,
      DI(3) => \bitcount_reg_n_0_[4]\,
      DI(2) => \bitcount_reg_n_0_[3]\,
      DI(1) => \bitcount_reg_n_0_[2]\,
      DI(0) => \bitcount_reg_n_0_[1]\,
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__4_n_0\,
      S(2) => \bitcount0_carry_i_2__4_n_0\,
      S(1) => \bitcount0_carry_i_3__4_n_0\,
      S(0) => \bitcount0_carry_i_4__4_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[8]\,
      DI(2) => \bitcount_reg_n_0_[7]\,
      DI(1) => \bitcount_reg_n_0_[6]\,
      DI(0) => \bitcount_reg_n_0_[5]\,
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__4_n_0\,
      S(2) => \bitcount0_carry__0_i_2__4_n_0\,
      S(1) => \bitcount0_carry__0_i_3__4_n_0\,
      S(0) => \bitcount0_carry__0_i_4__4_n_0\
    );
\bitcount0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[8]\,
      O => \bitcount0_carry__0_i_1__4_n_0\
    );
\bitcount0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[7]\,
      O => \bitcount0_carry__0_i_2__4_n_0\
    );
\bitcount0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      O => \bitcount0_carry__0_i_3__4_n_0\
    );
\bitcount0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      O => \bitcount0_carry__0_i_4__4_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[12]\,
      DI(2) => \bitcount_reg_n_0_[11]\,
      DI(1) => \bitcount_reg_n_0_[10]\,
      DI(0) => \bitcount_reg_n_0_[9]\,
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__4_n_0\,
      S(2) => \bitcount0_carry__1_i_2__4_n_0\,
      S(1) => \bitcount0_carry__1_i_3__4_n_0\,
      S(0) => \bitcount0_carry__1_i_4__4_n_0\
    );
\bitcount0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[12]\,
      O => \bitcount0_carry__1_i_1__4_n_0\
    );
\bitcount0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      O => \bitcount0_carry__1_i_2__4_n_0\
    );
\bitcount0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      O => \bitcount0_carry__1_i_3__4_n_0\
    );
\bitcount0_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[9]\,
      O => \bitcount0_carry__1_i_4__4_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[16]\,
      DI(2) => \bitcount_reg_n_0_[15]\,
      DI(1) => \bitcount_reg_n_0_[14]\,
      DI(0) => \bitcount_reg_n_0_[13]\,
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__4_n_0\,
      S(2) => \bitcount0_carry__2_i_2__4_n_0\,
      S(1) => \bitcount0_carry__2_i_3__4_n_0\,
      S(0) => \bitcount0_carry__2_i_4__4_n_0\
    );
\bitcount0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[16]\,
      O => \bitcount0_carry__2_i_1__4_n_0\
    );
\bitcount0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[15]\,
      O => \bitcount0_carry__2_i_2__4_n_0\
    );
\bitcount0_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[14]\,
      O => \bitcount0_carry__2_i_3__4_n_0\
    );
\bitcount0_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      O => \bitcount0_carry__2_i_4__4_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[20]\,
      DI(2) => \bitcount_reg_n_0_[19]\,
      DI(1) => \bitcount_reg_n_0_[18]\,
      DI(0) => \bitcount_reg_n_0_[17]\,
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__4_n_0\,
      S(2) => \bitcount0_carry__3_i_2__4_n_0\,
      S(1) => \bitcount0_carry__3_i_3__4_n_0\,
      S(0) => \bitcount0_carry__3_i_4__4_n_0\
    );
\bitcount0_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[20]\,
      O => \bitcount0_carry__3_i_1__4_n_0\
    );
\bitcount0_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      O => \bitcount0_carry__3_i_2__4_n_0\
    );
\bitcount0_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      O => \bitcount0_carry__3_i_3__4_n_0\
    );
\bitcount0_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[17]\,
      O => \bitcount0_carry__3_i_4__4_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[24]\,
      DI(2) => \bitcount_reg_n_0_[23]\,
      DI(1) => \bitcount_reg_n_0_[22]\,
      DI(0) => \bitcount_reg_n_0_[21]\,
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__4_n_0\,
      S(2) => \bitcount0_carry__4_i_2__4_n_0\,
      S(1) => \bitcount0_carry__4_i_3__4_n_0\,
      S(0) => \bitcount0_carry__4_i_4__4_n_0\
    );
\bitcount0_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[24]\,
      O => \bitcount0_carry__4_i_1__4_n_0\
    );
\bitcount0_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[23]\,
      O => \bitcount0_carry__4_i_2__4_n_0\
    );
\bitcount0_carry__4_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      O => \bitcount0_carry__4_i_3__4_n_0\
    );
\bitcount0_carry__4_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      O => \bitcount0_carry__4_i_4__4_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[28]\,
      DI(2) => \bitcount_reg_n_0_[27]\,
      DI(1) => \bitcount_reg_n_0_[26]\,
      DI(0) => \bitcount_reg_n_0_[25]\,
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__4_n_0\,
      S(2) => \bitcount0_carry__5_i_2__4_n_0\,
      S(1) => \bitcount0_carry__5_i_3__4_n_0\,
      S(0) => \bitcount0_carry__5_i_4__4_n_0\
    );
\bitcount0_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[28]\,
      O => \bitcount0_carry__5_i_1__4_n_0\
    );
\bitcount0_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      O => \bitcount0_carry__5_i_2__4_n_0\
    );
\bitcount0_carry__5_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      O => \bitcount0_carry__5_i_3__4_n_0\
    );
\bitcount0_carry__5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[25]\,
      O => \bitcount0_carry__5_i_4__4_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bitcount_reg_n_0_[30]\,
      DI(0) => \bitcount_reg_n_0_[29]\,
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__4_n_0\,
      S(1) => \bitcount0_carry__6_i_2__4_n_0\,
      S(0) => \bitcount0_carry__6_i_3__4_n_0\
    );
\bitcount0_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[31]\,
      O => \bitcount0_carry__6_i_1__4_n_0\
    );
\bitcount0_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[30]\,
      O => \bitcount0_carry__6_i_2__4_n_0\
    );
\bitcount0_carry__6_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      O => \bitcount0_carry__6_i_3__4_n_0\
    );
\bitcount0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[4]\,
      O => \bitcount0_carry_i_1__4_n_0\
    );
\bitcount0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      O => \bitcount0_carry_i_2__4_n_0\
    );
\bitcount0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      O => \bitcount0_carry_i_3__4_n_0\
    );
\bitcount0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      O => \bitcount0_carry_i_4__4_n_0\
    );
\bitcount[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[0]_i_1__4_n_0\
    );
\bitcount[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_6\,
      O => \bitcount[10]_i_1__4_n_0\
    );
\bitcount[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_5\,
      O => \bitcount[11]_i_1__4_n_0\
    );
\bitcount[12]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_4\,
      O => \bitcount[12]_i_1__4_n_0\
    );
\bitcount[13]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_7\,
      O => \bitcount[13]_i_1__4_n_0\
    );
\bitcount[14]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_6\,
      O => \bitcount[14]_i_1__4_n_0\
    );
\bitcount[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_5\,
      O => \bitcount[15]_i_1__4_n_0\
    );
\bitcount[16]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_4\,
      O => \bitcount[16]_i_1__4_n_0\
    );
\bitcount[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_7\,
      O => \bitcount[17]_i_1__4_n_0\
    );
\bitcount[18]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_6\,
      O => \bitcount[18]_i_1__4_n_0\
    );
\bitcount[19]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_5\,
      O => \bitcount[19]_i_1__4_n_0\
    );
\bitcount[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_7,
      I1 => state(0),
      O => \bitcount[1]_i_1__4_n_0\
    );
\bitcount[20]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_4\,
      O => \bitcount[20]_i_1__4_n_0\
    );
\bitcount[21]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_7\,
      O => \bitcount[21]_i_1__4_n_0\
    );
\bitcount[22]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_6\,
      O => \bitcount[22]_i_1__4_n_0\
    );
\bitcount[23]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_5\,
      O => \bitcount[23]_i_1__4_n_0\
    );
\bitcount[24]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_4\,
      O => \bitcount[24]_i_1__4_n_0\
    );
\bitcount[25]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_7\,
      O => \bitcount[25]_i_1__4_n_0\
    );
\bitcount[26]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_6\,
      O => \bitcount[26]_i_1__4_n_0\
    );
\bitcount[27]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_5\,
      O => \bitcount[27]_i_1__4_n_0\
    );
\bitcount[28]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_4\,
      O => \bitcount[28]_i_1__4_n_0\
    );
\bitcount[29]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_7\,
      O => \bitcount[29]_i_1__4_n_0\
    );
\bitcount[2]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_6,
      O => \bitcount[2]_i_1__10_n_0\
    );
\bitcount[30]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_6\,
      O => \bitcount[30]_i_1__4_n_0\
    );
\bitcount[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => state(1),
      O => bitcount
    );
\bitcount[31]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_5\,
      O => \bitcount[31]_i_2__4_n_0\
    );
\bitcount[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_5,
      O => \bitcount[3]_i_1__4_n_0\
    );
\bitcount[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_4,
      O => \bitcount[4]_i_1__4_n_0\
    );
\bitcount[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => state(0),
      O => \bitcount[5]_i_1__4_n_0\
    );
\bitcount[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_6\,
      O => \bitcount[6]_i_1__4_n_0\
    );
\bitcount[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_5\,
      O => \bitcount[7]_i_1__4_n_0\
    );
\bitcount[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_4\,
      O => \bitcount[8]_i_1__4_n_0\
    );
\bitcount[9]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_7\,
      O => \bitcount[9]_i_1__4_n_0\
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[0]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[0]\
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[10]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[10]\
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[11]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[11]\
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[12]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[12]\
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[13]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[13]\
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[14]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[14]\
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[15]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[15]\
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[16]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[16]\
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[17]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[17]\
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[18]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[18]\
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[19]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[19]\
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[1]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[1]\
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[20]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[20]\
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[21]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[21]\
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[22]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[22]\
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[23]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[23]\
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[24]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[24]\
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[25]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[25]\
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[26]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[26]\
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[27]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[27]\
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[28]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[28]\
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[29]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[29]\
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[2]_i_1__10_n_0\,
      Q => \bitcount_reg_n_0_[2]\
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[30]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[30]\
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[31]_i_2__4_n_0\,
      Q => \bitcount_reg_n_0_[31]\
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[3]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[3]\
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[4]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[4]\
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[5]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[5]\
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[6]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[6]\
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[7]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[7]\
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[8]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[8]\
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[9]_i_1__4_n_0\,
      Q => \bitcount_reg_n_0_[9]\
    );
\dout_rdy_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => p_0_in_0(16),
      I2 => p_0_in_0(17),
      I3 => p_0_in_0(20),
      I4 => p_0_in_0(19),
      O => \dout_rdy_i_10__4_n_0\
    );
\dout_rdy_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => \dout_rdy_i_2__4_n_0\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => dout_rdy1_out
    );
\dout_rdy_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dout_rdy_i_3__4_n_0\,
      I1 => \dout_rdy_i_4__4_n_0\,
      I2 => \dout_rdy_i_5__4_n_0\,
      I3 => \dout_rdy_i_6__4_n_0\,
      O => \dout_rdy_i_2__4_n_0\
    );
\dout_rdy_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => p_0_in_0(11),
      I2 => p_0_in_0(8),
      I3 => p_0_in_0(9),
      I4 => \dout_rdy_i_7__4_n_0\,
      O => \dout_rdy_i_3__4_n_0\
    );
\dout_rdy_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_8__4_n_0\,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(7),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      O => \dout_rdy_i_4__4_n_0\
    );
\dout_rdy_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_9__4_n_0\,
      I1 => p_0_in_0(32),
      I2 => p_0_in_0(33),
      I3 => p_0_in_0(30),
      I4 => p_0_in_0(31),
      O => \dout_rdy_i_5__4_n_0\
    );
\dout_rdy_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_10__4_n_0\,
      I1 => p_0_in_0(23),
      I2 => p_0_in_0(24),
      I3 => p_0_in_0(21),
      I4 => p_0_in_0(22),
      O => \dout_rdy_i_6__4_n_0\
    );
\dout_rdy_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => p_0_in_0(12),
      I2 => p_0_in_0(15),
      I3 => p_0_in_0(14),
      O => \dout_rdy_i_7__4_n_0\
    );
\dout_rdy_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \shift_reg_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \dout_rdy_i_8__4_n_0\
    );
\dout_rdy_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => p_0_in_0(25),
      I2 => p_0_in_0(26),
      I3 => p_0_in_0(29),
      I4 => p_0_in_0(28),
      O => \dout_rdy_i_9__4_n_0\
    );
dout_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => dout_rdy1_out,
      Q => rx_fifo_wr
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(0),
      Q => \status_reg_reg[2]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(10),
      Q => \status_reg_reg[2]\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(11),
      Q => \status_reg_reg[2]\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(12),
      Q => \status_reg_reg[2]\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(13),
      Q => \status_reg_reg[2]\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(14),
      Q => \status_reg_reg[2]\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(15),
      Q => \status_reg_reg[2]\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(16),
      Q => \status_reg_reg[2]\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(17),
      Q => \status_reg_reg[2]\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(18),
      Q => \status_reg_reg[2]\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(19),
      Q => \status_reg_reg[2]\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(1),
      Q => \status_reg_reg[2]\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(20),
      Q => \status_reg_reg[2]\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(21),
      Q => \status_reg_reg[2]\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(22),
      Q => \status_reg_reg[2]\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(23),
      Q => \status_reg_reg[2]\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(24),
      Q => \status_reg_reg[2]\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(25),
      Q => \status_reg_reg[2]\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(26),
      Q => \status_reg_reg[2]\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(27),
      Q => \status_reg_reg[2]\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(28),
      Q => \status_reg_reg[2]\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(29),
      Q => \status_reg_reg[2]\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(2),
      Q => \status_reg_reg[2]\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(30),
      Q => \status_reg_reg[2]\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(31),
      Q => \status_reg_reg[2]\(31)
    );
\dout_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(32),
      Q => \status_reg_reg[2]\(32)
    );
\dout_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(33),
      Q => \status_reg_reg[2]\(33)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(3),
      Q => \status_reg_reg[2]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(4),
      Q => \status_reg_reg[2]\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(5),
      Q => \status_reg_reg[2]\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(6),
      Q => \status_reg_reg[2]\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(7),
      Q => \status_reg_reg[2]\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(8),
      Q => \status_reg_reg[2]\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(9),
      Q => \status_reg_reg[2]\(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\parity_fail_cnt[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => \dout_rdy_i_2__4_n_0\,
      I4 => state(1),
      I5 => state(0),
      O => \parity_fail_cnt[0]_i_1__4_n_0\
    );
\parity_fail_cnt[0]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(3),
      O => \parity_fail_cnt[0]_i_3__4_n_0\
    );
\parity_fail_cnt[0]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(2),
      O => \parity_fail_cnt[0]_i_4__4_n_0\
    );
\parity_fail_cnt[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(1),
      O => \parity_fail_cnt[0]_i_5__4_n_0\
    );
\parity_fail_cnt[0]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_parity_fails(0),
      O => \parity_fail_cnt[0]_i_6__4_n_0\
    );
\parity_fail_cnt[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(15),
      O => \parity_fail_cnt[12]_i_2__4_n_0\
    );
\parity_fail_cnt[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(14),
      O => \parity_fail_cnt[12]_i_3__4_n_0\
    );
\parity_fail_cnt[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(13),
      O => \parity_fail_cnt[12]_i_4__4_n_0\
    );
\parity_fail_cnt[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(12),
      O => \parity_fail_cnt[12]_i_5__4_n_0\
    );
\parity_fail_cnt[16]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(19),
      O => \parity_fail_cnt[16]_i_2__4_n_0\
    );
\parity_fail_cnt[16]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(18),
      O => \parity_fail_cnt[16]_i_3__4_n_0\
    );
\parity_fail_cnt[16]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(17),
      O => \parity_fail_cnt[16]_i_4__4_n_0\
    );
\parity_fail_cnt[16]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(16),
      O => \parity_fail_cnt[16]_i_5__4_n_0\
    );
\parity_fail_cnt[20]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(23),
      O => \parity_fail_cnt[20]_i_2__4_n_0\
    );
\parity_fail_cnt[20]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(22),
      O => \parity_fail_cnt[20]_i_3__4_n_0\
    );
\parity_fail_cnt[20]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(21),
      O => \parity_fail_cnt[20]_i_4__4_n_0\
    );
\parity_fail_cnt[20]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(20),
      O => \parity_fail_cnt[20]_i_5__4_n_0\
    );
\parity_fail_cnt[24]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(27),
      O => \parity_fail_cnt[24]_i_2__4_n_0\
    );
\parity_fail_cnt[24]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(26),
      O => \parity_fail_cnt[24]_i_3__4_n_0\
    );
\parity_fail_cnt[24]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(25),
      O => \parity_fail_cnt[24]_i_4__4_n_0\
    );
\parity_fail_cnt[24]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(24),
      O => \parity_fail_cnt[24]_i_5__4_n_0\
    );
\parity_fail_cnt[28]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(31),
      O => \parity_fail_cnt[28]_i_2__4_n_0\
    );
\parity_fail_cnt[28]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(30),
      O => \parity_fail_cnt[28]_i_3__4_n_0\
    );
\parity_fail_cnt[28]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(29),
      O => \parity_fail_cnt[28]_i_4__4_n_0\
    );
\parity_fail_cnt[28]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(28),
      O => \parity_fail_cnt[28]_i_5__4_n_0\
    );
\parity_fail_cnt[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(7),
      O => \parity_fail_cnt[4]_i_2__4_n_0\
    );
\parity_fail_cnt[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(6),
      O => \parity_fail_cnt[4]_i_3__4_n_0\
    );
\parity_fail_cnt[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(5),
      O => \parity_fail_cnt[4]_i_4__4_n_0\
    );
\parity_fail_cnt[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(4),
      O => \parity_fail_cnt[4]_i_5__4_n_0\
    );
\parity_fail_cnt[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(11),
      O => \parity_fail_cnt[8]_i_2__4_n_0\
    );
\parity_fail_cnt[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(10),
      O => \parity_fail_cnt[8]_i_3__4_n_0\
    );
\parity_fail_cnt[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(9),
      O => \parity_fail_cnt[8]_i_4__4_n_0\
    );
\parity_fail_cnt[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(8),
      O => \parity_fail_cnt[8]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__4_n_7\,
      Q => rx_parity_fails(0)
    );
\parity_fail_cnt_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \parity_fail_cnt_reg[0]_i_2__4_n_0\,
      CO(2) => \parity_fail_cnt_reg[0]_i_2__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[0]_i_2__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \parity_fail_cnt_reg[0]_i_2__4_n_4\,
      O(2) => \parity_fail_cnt_reg[0]_i_2__4_n_5\,
      O(1) => \parity_fail_cnt_reg[0]_i_2__4_n_6\,
      O(0) => \parity_fail_cnt_reg[0]_i_2__4_n_7\,
      S(3) => \parity_fail_cnt[0]_i_3__4_n_0\,
      S(2) => \parity_fail_cnt[0]_i_4__4_n_0\,
      S(1) => \parity_fail_cnt[0]_i_5__4_n_0\,
      S(0) => \parity_fail_cnt[0]_i_6__4_n_0\
    );
\parity_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__4_n_5\,
      Q => parity_fail_cnt_reg(10)
    );
\parity_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__4_n_4\,
      Q => parity_fail_cnt_reg(11)
    );
\parity_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__4_n_7\,
      Q => parity_fail_cnt_reg(12)
    );
\parity_fail_cnt_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[8]_i_1__4_n_0\,
      CO(3) => \parity_fail_cnt_reg[12]_i_1__4_n_0\,
      CO(2) => \parity_fail_cnt_reg[12]_i_1__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[12]_i_1__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[12]_i_1__4_n_4\,
      O(2) => \parity_fail_cnt_reg[12]_i_1__4_n_5\,
      O(1) => \parity_fail_cnt_reg[12]_i_1__4_n_6\,
      O(0) => \parity_fail_cnt_reg[12]_i_1__4_n_7\,
      S(3) => \parity_fail_cnt[12]_i_2__4_n_0\,
      S(2) => \parity_fail_cnt[12]_i_3__4_n_0\,
      S(1) => \parity_fail_cnt[12]_i_4__4_n_0\,
      S(0) => \parity_fail_cnt[12]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__4_n_6\,
      Q => parity_fail_cnt_reg(13)
    );
\parity_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__4_n_5\,
      Q => parity_fail_cnt_reg(14)
    );
\parity_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__4_n_4\,
      Q => parity_fail_cnt_reg(15)
    );
\parity_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__4_n_7\,
      Q => parity_fail_cnt_reg(16)
    );
\parity_fail_cnt_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[12]_i_1__4_n_0\,
      CO(3) => \parity_fail_cnt_reg[16]_i_1__4_n_0\,
      CO(2) => \parity_fail_cnt_reg[16]_i_1__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[16]_i_1__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[16]_i_1__4_n_4\,
      O(2) => \parity_fail_cnt_reg[16]_i_1__4_n_5\,
      O(1) => \parity_fail_cnt_reg[16]_i_1__4_n_6\,
      O(0) => \parity_fail_cnt_reg[16]_i_1__4_n_7\,
      S(3) => \parity_fail_cnt[16]_i_2__4_n_0\,
      S(2) => \parity_fail_cnt[16]_i_3__4_n_0\,
      S(1) => \parity_fail_cnt[16]_i_4__4_n_0\,
      S(0) => \parity_fail_cnt[16]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__4_n_6\,
      Q => parity_fail_cnt_reg(17)
    );
\parity_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__4_n_5\,
      Q => parity_fail_cnt_reg(18)
    );
\parity_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__4_n_4\,
      Q => parity_fail_cnt_reg(19)
    );
\parity_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__4_n_6\,
      Q => parity_fail_cnt_reg(1)
    );
\parity_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__4_n_7\,
      Q => parity_fail_cnt_reg(20)
    );
\parity_fail_cnt_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[16]_i_1__4_n_0\,
      CO(3) => \parity_fail_cnt_reg[20]_i_1__4_n_0\,
      CO(2) => \parity_fail_cnt_reg[20]_i_1__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[20]_i_1__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[20]_i_1__4_n_4\,
      O(2) => \parity_fail_cnt_reg[20]_i_1__4_n_5\,
      O(1) => \parity_fail_cnt_reg[20]_i_1__4_n_6\,
      O(0) => \parity_fail_cnt_reg[20]_i_1__4_n_7\,
      S(3) => \parity_fail_cnt[20]_i_2__4_n_0\,
      S(2) => \parity_fail_cnt[20]_i_3__4_n_0\,
      S(1) => \parity_fail_cnt[20]_i_4__4_n_0\,
      S(0) => \parity_fail_cnt[20]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__4_n_6\,
      Q => parity_fail_cnt_reg(21)
    );
\parity_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__4_n_5\,
      Q => parity_fail_cnt_reg(22)
    );
\parity_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__4_n_4\,
      Q => parity_fail_cnt_reg(23)
    );
\parity_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__4_n_7\,
      Q => parity_fail_cnt_reg(24)
    );
\parity_fail_cnt_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[20]_i_1__4_n_0\,
      CO(3) => \parity_fail_cnt_reg[24]_i_1__4_n_0\,
      CO(2) => \parity_fail_cnt_reg[24]_i_1__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[24]_i_1__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[24]_i_1__4_n_4\,
      O(2) => \parity_fail_cnt_reg[24]_i_1__4_n_5\,
      O(1) => \parity_fail_cnt_reg[24]_i_1__4_n_6\,
      O(0) => \parity_fail_cnt_reg[24]_i_1__4_n_7\,
      S(3) => \parity_fail_cnt[24]_i_2__4_n_0\,
      S(2) => \parity_fail_cnt[24]_i_3__4_n_0\,
      S(1) => \parity_fail_cnt[24]_i_4__4_n_0\,
      S(0) => \parity_fail_cnt[24]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__4_n_6\,
      Q => parity_fail_cnt_reg(25)
    );
\parity_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__4_n_5\,
      Q => parity_fail_cnt_reg(26)
    );
\parity_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__4_n_4\,
      Q => parity_fail_cnt_reg(27)
    );
\parity_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__4_n_7\,
      Q => parity_fail_cnt_reg(28)
    );
\parity_fail_cnt_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[24]_i_1__4_n_0\,
      CO(3) => \NLW_parity_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \parity_fail_cnt_reg[28]_i_1__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[28]_i_1__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[28]_i_1__4_n_4\,
      O(2) => \parity_fail_cnt_reg[28]_i_1__4_n_5\,
      O(1) => \parity_fail_cnt_reg[28]_i_1__4_n_6\,
      O(0) => \parity_fail_cnt_reg[28]_i_1__4_n_7\,
      S(3) => \parity_fail_cnt[28]_i_2__4_n_0\,
      S(2) => \parity_fail_cnt[28]_i_3__4_n_0\,
      S(1) => \parity_fail_cnt[28]_i_4__4_n_0\,
      S(0) => \parity_fail_cnt[28]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__4_n_6\,
      Q => parity_fail_cnt_reg(29)
    );
\parity_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__4_n_5\,
      Q => parity_fail_cnt_reg(2)
    );
\parity_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__4_n_5\,
      Q => parity_fail_cnt_reg(30)
    );
\parity_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__4_n_4\,
      Q => parity_fail_cnt_reg(31)
    );
\parity_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__4_n_4\,
      Q => parity_fail_cnt_reg(3)
    );
\parity_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__4_n_7\,
      Q => parity_fail_cnt_reg(4)
    );
\parity_fail_cnt_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[0]_i_2__4_n_0\,
      CO(3) => \parity_fail_cnt_reg[4]_i_1__4_n_0\,
      CO(2) => \parity_fail_cnt_reg[4]_i_1__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[4]_i_1__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[4]_i_1__4_n_4\,
      O(2) => \parity_fail_cnt_reg[4]_i_1__4_n_5\,
      O(1) => \parity_fail_cnt_reg[4]_i_1__4_n_6\,
      O(0) => \parity_fail_cnt_reg[4]_i_1__4_n_7\,
      S(3) => \parity_fail_cnt[4]_i_2__4_n_0\,
      S(2) => \parity_fail_cnt[4]_i_3__4_n_0\,
      S(1) => \parity_fail_cnt[4]_i_4__4_n_0\,
      S(0) => \parity_fail_cnt[4]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__4_n_6\,
      Q => parity_fail_cnt_reg(5)
    );
\parity_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__4_n_5\,
      Q => parity_fail_cnt_reg(6)
    );
\parity_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__4_n_4\,
      Q => parity_fail_cnt_reg(7)
    );
\parity_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__4_n_7\,
      Q => parity_fail_cnt_reg(8)
    );
\parity_fail_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[4]_i_1__4_n_0\,
      CO(3) => \parity_fail_cnt_reg[8]_i_1__4_n_0\,
      CO(2) => \parity_fail_cnt_reg[8]_i_1__4_n_1\,
      CO(1) => \parity_fail_cnt_reg[8]_i_1__4_n_2\,
      CO(0) => \parity_fail_cnt_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[8]_i_1__4_n_4\,
      O(2) => \parity_fail_cnt_reg[8]_i_1__4_n_5\,
      O(1) => \parity_fail_cnt_reg[8]_i_1__4_n_6\,
      O(0) => \parity_fail_cnt_reg[8]_i_1__4_n_7\,
      S(3) => \parity_fail_cnt[8]_i_2__4_n_0\,
      S(2) => \parity_fail_cnt[8]_i_3__4_n_0\,
      S(1) => \parity_fail_cnt[8]_i_4__4_n_0\,
      S(0) => \parity_fail_cnt[8]_i_5__4_n_0\
    );
\parity_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__4_n_6\,
      Q => parity_fail_cnt_reg(9)
    );
\rd_data[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      I1 => rx_parity_fails(0),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(0),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(0),
      O => \rd_data_reg[0]\
    );
\rd_data[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      I1 => parity_fail_cnt_reg(10),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(10),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(10),
      O => \rd_data[10]_i_12_n_0\
    );
\rd_data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[10]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(6),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(6),
      O => \sector_rd_data[5]__0\(6)
    );
\rd_data[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      I1 => parity_fail_cnt_reg(11),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(11),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(11),
      O => \rd_data[11]_i_12_n_0\
    );
\rd_data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[11]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(7),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(7),
      O => \sector_rd_data[5]__0\(7)
    );
\rd_data[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      I1 => parity_fail_cnt_reg(12),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(12),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(12),
      O => \rd_data[12]_i_12_n_0\
    );
\rd_data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[12]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(8),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(8),
      O => \sector_rd_data[5]__0\(8)
    );
\rd_data[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      I1 => parity_fail_cnt_reg(13),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(13),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(13),
      O => \rd_data[13]_i_12_n_0\
    );
\rd_data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[13]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(9),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(9),
      O => \sector_rd_data[5]__0\(9)
    );
\rd_data[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      I1 => parity_fail_cnt_reg(14),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(14),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(14),
      O => \rd_data[14]_i_12_n_0\
    );
\rd_data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[14]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(10),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(10),
      O => \sector_rd_data[5]__0\(10)
    );
\rd_data[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      I1 => parity_fail_cnt_reg(15),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(15),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(15),
      O => \rd_data[15]_i_12_n_0\
    );
\rd_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[15]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(11),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(11),
      O => \sector_rd_data[5]__0\(11)
    );
\rd_data[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      I1 => parity_fail_cnt_reg(16),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(16),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(16),
      O => \rd_data[16]_i_12_n_0\
    );
\rd_data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[16]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(12),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(12),
      O => \sector_rd_data[5]__0\(12)
    );
\rd_data[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      I1 => parity_fail_cnt_reg(17),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(17),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(17),
      O => \rd_data[17]_i_12_n_0\
    );
\rd_data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[17]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(13),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(13),
      O => \sector_rd_data[5]__0\(13)
    );
\rd_data[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      I1 => parity_fail_cnt_reg(18),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(18),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(18),
      O => \rd_data[18]_i_12_n_0\
    );
\rd_data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[18]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(14),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(14),
      O => \sector_rd_data[5]__0\(14)
    );
\rd_data[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      I1 => parity_fail_cnt_reg(19),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(19),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(19),
      O => \rd_data[19]_i_12_n_0\
    );
\rd_data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[19]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(15),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(15),
      O => \sector_rd_data[5]__0\(15)
    );
\rd_data[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      I1 => parity_fail_cnt_reg(1),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(1),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(1),
      O => \rd_data_reg[1]\
    );
\rd_data[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      I1 => parity_fail_cnt_reg(20),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(20),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(20),
      O => \rd_data[20]_i_12_n_0\
    );
\rd_data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[20]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(16),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(16),
      O => \sector_rd_data[5]__0\(16)
    );
\rd_data[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      I1 => parity_fail_cnt_reg(21),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(21),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(21),
      O => \rd_data[21]_i_12_n_0\
    );
\rd_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[21]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(17),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(17),
      O => \sector_rd_data[5]__0\(17)
    );
\rd_data[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      I1 => parity_fail_cnt_reg(22),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(22),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(22),
      O => \rd_data[22]_i_12_n_0\
    );
\rd_data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[22]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(18),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(18),
      O => \sector_rd_data[5]__0\(18)
    );
\rd_data[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      I1 => parity_fail_cnt_reg(23),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(23),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(23),
      O => \rd_data[23]_i_12_n_0\
    );
\rd_data[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[23]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(19),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(19),
      O => \sector_rd_data[5]__0\(19)
    );
\rd_data[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      I1 => parity_fail_cnt_reg(24),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(24),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(24),
      O => \rd_data[24]_i_12_n_0\
    );
\rd_data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[24]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(20),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(20),
      O => \sector_rd_data[5]__0\(20)
    );
\rd_data[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      I1 => parity_fail_cnt_reg(25),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(25),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(25),
      O => \rd_data[25]_i_12_n_0\
    );
\rd_data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[25]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(21),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(21),
      O => \sector_rd_data[5]__0\(21)
    );
\rd_data[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      I1 => parity_fail_cnt_reg(26),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(26),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(26),
      O => \rd_data[26]_i_12_n_0\
    );
\rd_data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[26]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(22),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(22),
      O => \sector_rd_data[5]__0\(22)
    );
\rd_data[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      I1 => parity_fail_cnt_reg(27),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(27),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(27),
      O => \rd_data[27]_i_12_n_0\
    );
\rd_data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[27]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(23),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(23),
      O => \sector_rd_data[5]__0\(23)
    );
\rd_data[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      I1 => parity_fail_cnt_reg(28),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(28),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(28),
      O => \rd_data[28]_i_12_n_0\
    );
\rd_data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[28]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(24),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(24),
      O => \sector_rd_data[5]__0\(24)
    );
\rd_data[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      I1 => parity_fail_cnt_reg(29),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(29),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(29),
      O => \rd_data[29]_i_12_n_0\
    );
\rd_data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[29]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(25),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(25),
      O => \sector_rd_data[5]__0\(25)
    );
\rd_data[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      I1 => parity_fail_cnt_reg(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(2),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(2),
      O => \rd_data_reg[2]\
    );
\rd_data[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      I1 => parity_fail_cnt_reg(30),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(30),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(30),
      O => \rd_data[30]_i_12_n_0\
    );
\rd_data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[30]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(26),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(26),
      O => \sector_rd_data[5]__0\(26)
    );
\rd_data[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      I1 => parity_fail_cnt_reg(31),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(31),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(31),
      O => \rd_data[31]_i_12_n_0\
    );
\rd_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[31]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(27),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(27),
      O => \sector_rd_data[5]__0\(27)
    );
\rd_data[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      I1 => parity_fail_cnt_reg(3),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(3),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(3),
      O => \rd_data_reg[3]\
    );
\rd_data[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      I1 => parity_fail_cnt_reg(4),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(4),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(4),
      O => \rd_data[4]_i_12_n_0\
    );
\rd_data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[4]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(0),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(0),
      O => \sector_rd_data[5]__0\(0)
    );
\rd_data[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      I1 => parity_fail_cnt_reg(5),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(5),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(5),
      O => \rd_data[5]_i_12_n_0\
    );
\rd_data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[5]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(1),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(1),
      O => \sector_rd_data[5]__0\(1)
    );
\rd_data[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      I1 => parity_fail_cnt_reg(6),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(6),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(6),
      O => \rd_data[6]_i_12_n_0\
    );
\rd_data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[6]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(2),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(2),
      O => \sector_rd_data[5]__0\(2)
    );
\rd_data[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      I1 => parity_fail_cnt_reg(7),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(7),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(7),
      O => \rd_data[7]_i_12_n_0\
    );
\rd_data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[7]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(3),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(3),
      O => \sector_rd_data[5]__0\(3)
    );
\rd_data[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      I1 => parity_fail_cnt_reg(8),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(8),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(8),
      O => \rd_data[8]_i_12_n_0\
    );
\rd_data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[8]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(4),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(4),
      O => \sector_rd_data[5]__0\(4)
    );
\rd_data[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      I1 => parity_fail_cnt_reg(9),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(9),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(9),
      O => \rd_data[9]_i_12_n_0\
    );
\rd_data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[9]_i_12_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(5),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(5),
      O => \sector_rd_data[5]__0\(5)
    );
\rx_cnt[0]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(3),
      O => \rx_cnt[0]_i_2__4_n_0\
    );
\rx_cnt[0]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(2),
      O => \rx_cnt[0]_i_3__4_n_0\
    );
\rx_cnt[0]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(1),
      O => \rx_cnt[0]_i_4__4_n_0\
    );
\rx_cnt[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(0),
      O => \rx_cnt[0]_i_5__4_n_0\
    );
\rx_cnt[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(15),
      O => \rx_cnt[12]_i_2__4_n_0\
    );
\rx_cnt[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(14),
      O => \rx_cnt[12]_i_3__4_n_0\
    );
\rx_cnt[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(13),
      O => \rx_cnt[12]_i_4__4_n_0\
    );
\rx_cnt[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(12),
      O => \rx_cnt[12]_i_5__4_n_0\
    );
\rx_cnt[16]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(19),
      O => \rx_cnt[16]_i_2__4_n_0\
    );
\rx_cnt[16]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(18),
      O => \rx_cnt[16]_i_3__4_n_0\
    );
\rx_cnt[16]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(17),
      O => \rx_cnt[16]_i_4__4_n_0\
    );
\rx_cnt[16]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(16),
      O => \rx_cnt[16]_i_5__4_n_0\
    );
\rx_cnt[20]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(23),
      O => \rx_cnt[20]_i_2__4_n_0\
    );
\rx_cnt[20]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(22),
      O => \rx_cnt[20]_i_3__4_n_0\
    );
\rx_cnt[20]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(21),
      O => \rx_cnt[20]_i_4__4_n_0\
    );
\rx_cnt[20]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(20),
      O => \rx_cnt[20]_i_5__4_n_0\
    );
\rx_cnt[24]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(27),
      O => \rx_cnt[24]_i_2__4_n_0\
    );
\rx_cnt[24]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(26),
      O => \rx_cnt[24]_i_3__4_n_0\
    );
\rx_cnt[24]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(25),
      O => \rx_cnt[24]_i_4__4_n_0\
    );
\rx_cnt[24]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(24),
      O => \rx_cnt[24]_i_5__4_n_0\
    );
\rx_cnt[28]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(31),
      O => \rx_cnt[28]_i_2__4_n_0\
    );
\rx_cnt[28]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(30),
      O => \rx_cnt[28]_i_3__4_n_0\
    );
\rx_cnt[28]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(29),
      O => \rx_cnt[28]_i_4__4_n_0\
    );
\rx_cnt[28]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(28),
      O => \rx_cnt[28]_i_5__4_n_0\
    );
\rx_cnt[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(7),
      O => \rx_cnt[4]_i_2__4_n_0\
    );
\rx_cnt[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(6),
      O => \rx_cnt[4]_i_3__4_n_0\
    );
\rx_cnt[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(5),
      O => \rx_cnt[4]_i_4__4_n_0\
    );
\rx_cnt[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(4),
      O => \rx_cnt[4]_i_5__4_n_0\
    );
\rx_cnt[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(11),
      O => \rx_cnt[8]_i_2__4_n_0\
    );
\rx_cnt[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(10),
      O => \rx_cnt[8]_i_3__4_n_0\
    );
\rx_cnt[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(9),
      O => \rx_cnt[8]_i_4__4_n_0\
    );
\rx_cnt[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(8),
      O => \rx_cnt[8]_i_5__4_n_0\
    );
\rx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__4_n_7\,
      Q => rx_cnt_reg(0)
    );
\rx_cnt_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cnt_reg[0]_i_1__4_n_0\,
      CO(2) => \rx_cnt_reg[0]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[0]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_cnt_reg[0]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[0]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[0]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[0]_i_1__4_n_7\,
      S(3) => \rx_cnt[0]_i_2__4_n_0\,
      S(2) => \rx_cnt[0]_i_3__4_n_0\,
      S(1) => \rx_cnt[0]_i_4__4_n_0\,
      S(0) => \rx_cnt[0]_i_5__4_n_0\
    );
\rx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__4_n_5\,
      Q => rx_cnt_reg(10)
    );
\rx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__4_n_4\,
      Q => rx_cnt_reg(11)
    );
\rx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__4_n_7\,
      Q => rx_cnt_reg(12)
    );
\rx_cnt_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[8]_i_1__4_n_0\,
      CO(3) => \rx_cnt_reg[12]_i_1__4_n_0\,
      CO(2) => \rx_cnt_reg[12]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[12]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[12]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[12]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[12]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[12]_i_1__4_n_7\,
      S(3) => \rx_cnt[12]_i_2__4_n_0\,
      S(2) => \rx_cnt[12]_i_3__4_n_0\,
      S(1) => \rx_cnt[12]_i_4__4_n_0\,
      S(0) => \rx_cnt[12]_i_5__4_n_0\
    );
\rx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__4_n_6\,
      Q => rx_cnt_reg(13)
    );
\rx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__4_n_5\,
      Q => rx_cnt_reg(14)
    );
\rx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__4_n_4\,
      Q => rx_cnt_reg(15)
    );
\rx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__4_n_7\,
      Q => rx_cnt_reg(16)
    );
\rx_cnt_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[12]_i_1__4_n_0\,
      CO(3) => \rx_cnt_reg[16]_i_1__4_n_0\,
      CO(2) => \rx_cnt_reg[16]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[16]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[16]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[16]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[16]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[16]_i_1__4_n_7\,
      S(3) => \rx_cnt[16]_i_2__4_n_0\,
      S(2) => \rx_cnt[16]_i_3__4_n_0\,
      S(1) => \rx_cnt[16]_i_4__4_n_0\,
      S(0) => \rx_cnt[16]_i_5__4_n_0\
    );
\rx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__4_n_6\,
      Q => rx_cnt_reg(17)
    );
\rx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__4_n_5\,
      Q => rx_cnt_reg(18)
    );
\rx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__4_n_4\,
      Q => rx_cnt_reg(19)
    );
\rx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__4_n_6\,
      Q => rx_cnt_reg(1)
    );
\rx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__4_n_7\,
      Q => rx_cnt_reg(20)
    );
\rx_cnt_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[16]_i_1__4_n_0\,
      CO(3) => \rx_cnt_reg[20]_i_1__4_n_0\,
      CO(2) => \rx_cnt_reg[20]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[20]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[20]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[20]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[20]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[20]_i_1__4_n_7\,
      S(3) => \rx_cnt[20]_i_2__4_n_0\,
      S(2) => \rx_cnt[20]_i_3__4_n_0\,
      S(1) => \rx_cnt[20]_i_4__4_n_0\,
      S(0) => \rx_cnt[20]_i_5__4_n_0\
    );
\rx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__4_n_6\,
      Q => rx_cnt_reg(21)
    );
\rx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__4_n_5\,
      Q => rx_cnt_reg(22)
    );
\rx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__4_n_4\,
      Q => rx_cnt_reg(23)
    );
\rx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__4_n_7\,
      Q => rx_cnt_reg(24)
    );
\rx_cnt_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[20]_i_1__4_n_0\,
      CO(3) => \rx_cnt_reg[24]_i_1__4_n_0\,
      CO(2) => \rx_cnt_reg[24]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[24]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[24]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[24]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[24]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[24]_i_1__4_n_7\,
      S(3) => \rx_cnt[24]_i_2__4_n_0\,
      S(2) => \rx_cnt[24]_i_3__4_n_0\,
      S(1) => \rx_cnt[24]_i_4__4_n_0\,
      S(0) => \rx_cnt[24]_i_5__4_n_0\
    );
\rx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__4_n_6\,
      Q => rx_cnt_reg(25)
    );
\rx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__4_n_5\,
      Q => rx_cnt_reg(26)
    );
\rx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__4_n_4\,
      Q => rx_cnt_reg(27)
    );
\rx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__4_n_7\,
      Q => rx_cnt_reg(28)
    );
\rx_cnt_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[24]_i_1__4_n_0\,
      CO(3) => \NLW_rx_cnt_reg[28]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \rx_cnt_reg[28]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[28]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[28]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[28]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[28]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[28]_i_1__4_n_7\,
      S(3) => \rx_cnt[28]_i_2__4_n_0\,
      S(2) => \rx_cnt[28]_i_3__4_n_0\,
      S(1) => \rx_cnt[28]_i_4__4_n_0\,
      S(0) => \rx_cnt[28]_i_5__4_n_0\
    );
\rx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__4_n_6\,
      Q => rx_cnt_reg(29)
    );
\rx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__4_n_5\,
      Q => rx_cnt_reg(2)
    );
\rx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__4_n_5\,
      Q => rx_cnt_reg(30)
    );
\rx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__4_n_4\,
      Q => rx_cnt_reg(31)
    );
\rx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__4_n_4\,
      Q => rx_cnt_reg(3)
    );
\rx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__4_n_7\,
      Q => rx_cnt_reg(4)
    );
\rx_cnt_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[0]_i_1__4_n_0\,
      CO(3) => \rx_cnt_reg[4]_i_1__4_n_0\,
      CO(2) => \rx_cnt_reg[4]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[4]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[4]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[4]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[4]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[4]_i_1__4_n_7\,
      S(3) => \rx_cnt[4]_i_2__4_n_0\,
      S(2) => \rx_cnt[4]_i_3__4_n_0\,
      S(1) => \rx_cnt[4]_i_4__4_n_0\,
      S(0) => \rx_cnt[4]_i_5__4_n_0\
    );
\rx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__4_n_6\,
      Q => rx_cnt_reg(5)
    );
\rx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__4_n_5\,
      Q => rx_cnt_reg(6)
    );
\rx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__4_n_4\,
      Q => rx_cnt_reg(7)
    );
\rx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__4_n_7\,
      Q => rx_cnt_reg(8)
    );
\rx_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[4]_i_1__4_n_0\,
      CO(3) => \rx_cnt_reg[8]_i_1__4_n_0\,
      CO(2) => \rx_cnt_reg[8]_i_1__4_n_1\,
      CO(1) => \rx_cnt_reg[8]_i_1__4_n_2\,
      CO(0) => \rx_cnt_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[8]_i_1__4_n_4\,
      O(2) => \rx_cnt_reg[8]_i_1__4_n_5\,
      O(1) => \rx_cnt_reg[8]_i_1__4_n_6\,
      O(0) => \rx_cnt_reg[8]_i_1__4_n_7\,
      S(3) => \rx_cnt[8]_i_2__4_n_0\,
      S(2) => \rx_cnt[8]_i_3__4_n_0\,
      S(1) => \rx_cnt[8]_i_4__4_n_0\,
      S(0) => \rx_cnt[8]_i_5__4_n_0\
    );
\rx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__4_n_6\,
      Q => rx_cnt_reg(9)
    );
rx_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => rx_parity_fails(0),
      I3 => rx_err(0),
      I4 => rx_stopbit_fails(0),
      O => rx_err_reg
    );
sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rclk_nxt(0),
      Q => sclock_reg,
      R => '0'
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => z1_sin_reg,
      Q => \shift_reg_reg_n_0_[0]\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(8),
      Q => p_0_in_0(9)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(9),
      Q => p_0_in_0(10)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(10),
      Q => p_0_in_0(11)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(11),
      Q => p_0_in_0(12)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(12),
      Q => p_0_in_0(13)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(13),
      Q => p_0_in_0(14)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(14),
      Q => p_0_in_0(15)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(15),
      Q => p_0_in_0(16)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(16),
      Q => p_0_in_0(17)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(17),
      Q => p_0_in_0(18)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => \shift_reg_reg_n_0_[0]\,
      Q => p_0_in_0(0)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(18),
      Q => p_0_in_0(19)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(19),
      Q => p_0_in_0(20)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(20),
      Q => p_0_in_0(21)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(21),
      Q => p_0_in_0(22)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(22),
      Q => p_0_in_0(23)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(23),
      Q => p_0_in_0(24)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(24),
      Q => p_0_in_0(25)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(25),
      Q => p_0_in_0(26)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(26),
      Q => p_0_in_0(27)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(27),
      Q => p_0_in_0(28)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(0),
      Q => p_0_in_0(1)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(28),
      Q => p_0_in_0(29)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(29),
      Q => p_0_in_0(30)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(30),
      Q => p_0_in_0(31)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(31),
      Q => p_0_in_0(32)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(32),
      Q => p_0_in_0(33)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(1),
      Q => p_0_in_0(2)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(2),
      Q => p_0_in_0(3)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(3),
      Q => p_0_in_0(4)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(4),
      Q => p_0_in_0(5)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(5),
      Q => p_0_in_0(6)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(6),
      Q => p_0_in_0(7)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => p_0_in_0(7),
      Q => p_0_in_0(8)
    );
sin_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => resp_nxt(0),
      Q => sin_reg,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[0]_i_2__4_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFBFFFF0F3F0000"
    )
        port map (
      I0 => \state[2]_i_3__4_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__4_n_0\,
      I5 => state(0),
      O => \state[0]_i_2__4_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[1]_i_2__4_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFF3C000000"
    )
        port map (
      I0 => \state[2]_i_3__4_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__4_n_0\,
      I5 => state(1),
      O => \state[1]_i_2__4_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[2]_i_2__4_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      O => \state[2]_i_10__4_n_0\
    );
\state[2]_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      I1 => \bitcount_reg_n_0_[11]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[9]\,
      O => \state[2]_i_11__4_n_0\
    );
\state[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF10000000"
    )
        port map (
      I0 => \state[2]_i_3__4_n_0\,
      I1 => sin_reg,
      I2 => state(1),
      I3 => state(0),
      I4 => \z1_sin_reg_i_1__4_n_0\,
      I5 => state(2),
      O => \state[2]_i_2__4_n_0\
    );
\state[2]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_4__4_n_0\,
      I1 => \state[2]_i_5__4_n_0\,
      I2 => \state[2]_i_6__4_n_0\,
      I3 => \state[2]_i_7__4_n_0\,
      O => \state[2]_i_3__4_n_0\
    );
\state[2]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[23]\,
      I3 => \bitcount_reg_n_0_[22]\,
      I4 => \state[2]_i_8__4_n_0\,
      O => \state[2]_i_4__4_n_0\
    );
\state[2]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[30]\,
      I3 => \bitcount_reg_n_0_[31]\,
      I4 => \state[2]_i_9__4_n_0\,
      O => \state[2]_i_5__4_n_0\
    );
\state[2]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[7]\,
      I3 => \bitcount_reg_n_0_[6]\,
      I4 => \state[2]_i_10__4_n_0\,
      O => \state[2]_i_6__4_n_0\
    );
\state[2]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[15]\,
      I3 => \bitcount_reg_n_0_[14]\,
      I4 => \state[2]_i_11__4_n_0\,
      O => \state[2]_i_7__4_n_0\
    );
\state[2]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      I1 => \bitcount_reg_n_0_[19]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[17]\,
      O => \state[2]_i_8__4_n_0\
    );
\state[2]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      I1 => \bitcount_reg_n_0_[27]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[25]\,
      O => \state[2]_i_9__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => '0'
    );
\stopbit_fail_cnt[0]_i_10__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      O => \stopbit_fail_cnt[0]_i_10__4_n_0\
    );
\stopbit_fail_cnt[0]_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[25]\,
      I3 => \bitcount_reg_n_0_[26]\,
      O => \stopbit_fail_cnt[0]_i_11__4_n_0\
    );
\stopbit_fail_cnt[0]_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      I1 => \bitcount_reg_n_0_[21]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[23]\,
      I4 => \stopbit_fail_cnt[0]_i_15__4_n_0\,
      O => \stopbit_fail_cnt[0]_i_12__4_n_0\
    );
\stopbit_fail_cnt[0]_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[9]\,
      I3 => \bitcount_reg_n_0_[10]\,
      O => \stopbit_fail_cnt[0]_i_13__4_n_0\
    );
\stopbit_fail_cnt[0]_i_14__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      I1 => \bitcount_reg_n_0_[5]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[7]\,
      I4 => \stopbit_fail_cnt[0]_i_16__4_n_0\,
      O => \stopbit_fail_cnt[0]_i_14__4_n_0\
    );
\stopbit_fail_cnt[0]_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[17]\,
      I3 => \bitcount_reg_n_0_[18]\,
      O => \stopbit_fail_cnt[0]_i_15__4_n_0\
    );
\stopbit_fail_cnt[0]_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => \bitcount_reg_n_0_[2]\,
      O => \stopbit_fail_cnt[0]_i_16__4_n_0\
    );
\stopbit_fail_cnt[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \z1_sin_reg_i_1__4_n_0\,
      I1 => \stopbit_fail_cnt[0]_i_3__4_n_0\,
      I2 => state(2),
      I3 => \stopbit_fail_cnt[0]_i_4__4_n_0\,
      I4 => \stopbit_fail_cnt[0]_i_5__4_n_0\,
      I5 => \stopbit_fail_cnt[0]_i_6__4_n_0\,
      O => \stopbit_fail_cnt[0]_i_1__4_n_0\
    );
\stopbit_fail_cnt[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \stopbit_fail_cnt[0]_i_3__4_n_0\
    );
\stopbit_fail_cnt[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_11__4_n_0\,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[31]\,
      I3 => \bitcount_reg_n_0_[29]\,
      I4 => \bitcount_reg_n_0_[30]\,
      I5 => \stopbit_fail_cnt[0]_i_12__4_n_0\,
      O => \stopbit_fail_cnt[0]_i_4__4_n_0\
    );
\stopbit_fail_cnt[0]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_13__4_n_0\,
      I1 => \bitcount_reg_n_0_[15]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[13]\,
      I4 => \bitcount_reg_n_0_[14]\,
      I5 => \stopbit_fail_cnt[0]_i_14__4_n_0\,
      O => \stopbit_fail_cnt[0]_i_5__4_n_0\
    );
\stopbit_fail_cnt[0]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFCFCF"
    )
        port map (
      I0 => \state[2]_i_3__4_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__4_n_0\,
      I5 => state(0),
      O => \stopbit_fail_cnt[0]_i_6__4_n_0\
    );
\stopbit_fail_cnt[0]_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      O => \stopbit_fail_cnt[0]_i_7__4_n_0\
    );
\stopbit_fail_cnt[0]_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      O => \stopbit_fail_cnt[0]_i_8__4_n_0\
    );
\stopbit_fail_cnt[0]_i_9__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      O => \stopbit_fail_cnt[0]_i_9__4_n_0\
    );
\stopbit_fail_cnt[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      O => \stopbit_fail_cnt[12]_i_2__4_n_0\
    );
\stopbit_fail_cnt[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      O => \stopbit_fail_cnt[12]_i_3__4_n_0\
    );
\stopbit_fail_cnt[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      O => \stopbit_fail_cnt[12]_i_4__4_n_0\
    );
\stopbit_fail_cnt[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      O => \stopbit_fail_cnt[12]_i_5__4_n_0\
    );
\stopbit_fail_cnt[16]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      O => \stopbit_fail_cnt[16]_i_2__4_n_0\
    );
\stopbit_fail_cnt[16]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      O => \stopbit_fail_cnt[16]_i_3__4_n_0\
    );
\stopbit_fail_cnt[16]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      O => \stopbit_fail_cnt[16]_i_4__4_n_0\
    );
\stopbit_fail_cnt[16]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      O => \stopbit_fail_cnt[16]_i_5__4_n_0\
    );
\stopbit_fail_cnt[20]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      O => \stopbit_fail_cnt[20]_i_2__4_n_0\
    );
\stopbit_fail_cnt[20]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      O => \stopbit_fail_cnt[20]_i_3__4_n_0\
    );
\stopbit_fail_cnt[20]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      O => \stopbit_fail_cnt[20]_i_4__4_n_0\
    );
\stopbit_fail_cnt[20]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      O => \stopbit_fail_cnt[20]_i_5__4_n_0\
    );
\stopbit_fail_cnt[24]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      O => \stopbit_fail_cnt[24]_i_2__4_n_0\
    );
\stopbit_fail_cnt[24]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      O => \stopbit_fail_cnt[24]_i_3__4_n_0\
    );
\stopbit_fail_cnt[24]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      O => \stopbit_fail_cnt[24]_i_4__4_n_0\
    );
\stopbit_fail_cnt[24]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      O => \stopbit_fail_cnt[24]_i_5__4_n_0\
    );
\stopbit_fail_cnt[28]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      O => \stopbit_fail_cnt[28]_i_2__4_n_0\
    );
\stopbit_fail_cnt[28]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      O => \stopbit_fail_cnt[28]_i_3__4_n_0\
    );
\stopbit_fail_cnt[28]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      O => \stopbit_fail_cnt[28]_i_4__4_n_0\
    );
\stopbit_fail_cnt[28]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      O => \stopbit_fail_cnt[28]_i_5__4_n_0\
    );
\stopbit_fail_cnt[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      O => \stopbit_fail_cnt[4]_i_2__4_n_0\
    );
\stopbit_fail_cnt[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      O => \stopbit_fail_cnt[4]_i_3__4_n_0\
    );
\stopbit_fail_cnt[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      O => \stopbit_fail_cnt[4]_i_4__4_n_0\
    );
\stopbit_fail_cnt[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      O => \stopbit_fail_cnt[4]_i_5__4_n_0\
    );
\stopbit_fail_cnt[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      O => \stopbit_fail_cnt[8]_i_2__4_n_0\
    );
\stopbit_fail_cnt[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      O => \stopbit_fail_cnt[8]_i_3__4_n_0\
    );
\stopbit_fail_cnt[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      O => \stopbit_fail_cnt[8]_i_4__4_n_0\
    );
\stopbit_fail_cnt[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      O => \stopbit_fail_cnt[8]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__4_n_7\,
      Q => rx_stopbit_fails(0)
    );
\stopbit_fail_cnt_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stopbit_fail_cnt_reg[0]_i_2__4_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[0]_i_2__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[0]_i_2__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \stopbit_fail_cnt_reg[0]_i_2__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[0]_i_2__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[0]_i_2__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[0]_i_2__4_n_7\,
      S(3) => \stopbit_fail_cnt[0]_i_7__4_n_0\,
      S(2) => \stopbit_fail_cnt[0]_i_8__4_n_0\,
      S(1) => \stopbit_fail_cnt[0]_i_9__4_n_0\,
      S(0) => \stopbit_fail_cnt[0]_i_10__4_n_0\
    );
\stopbit_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__4_n_5\,
      Q => stopbit_fail_cnt_reg(10)
    );
\stopbit_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__4_n_4\,
      Q => stopbit_fail_cnt_reg(11)
    );
\stopbit_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__4_n_7\,
      Q => stopbit_fail_cnt_reg(12)
    );
\stopbit_fail_cnt_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[8]_i_1__4_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[12]_i_1__4_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[12]_i_1__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[12]_i_1__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[12]_i_1__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[12]_i_1__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[12]_i_1__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[12]_i_1__4_n_7\,
      S(3) => \stopbit_fail_cnt[12]_i_2__4_n_0\,
      S(2) => \stopbit_fail_cnt[12]_i_3__4_n_0\,
      S(1) => \stopbit_fail_cnt[12]_i_4__4_n_0\,
      S(0) => \stopbit_fail_cnt[12]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__4_n_6\,
      Q => stopbit_fail_cnt_reg(13)
    );
\stopbit_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__4_n_5\,
      Q => stopbit_fail_cnt_reg(14)
    );
\stopbit_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__4_n_4\,
      Q => stopbit_fail_cnt_reg(15)
    );
\stopbit_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__4_n_7\,
      Q => stopbit_fail_cnt_reg(16)
    );
\stopbit_fail_cnt_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[12]_i_1__4_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[16]_i_1__4_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[16]_i_1__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[16]_i_1__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[16]_i_1__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[16]_i_1__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[16]_i_1__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[16]_i_1__4_n_7\,
      S(3) => \stopbit_fail_cnt[16]_i_2__4_n_0\,
      S(2) => \stopbit_fail_cnt[16]_i_3__4_n_0\,
      S(1) => \stopbit_fail_cnt[16]_i_4__4_n_0\,
      S(0) => \stopbit_fail_cnt[16]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__4_n_6\,
      Q => stopbit_fail_cnt_reg(17)
    );
\stopbit_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__4_n_5\,
      Q => stopbit_fail_cnt_reg(18)
    );
\stopbit_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__4_n_4\,
      Q => stopbit_fail_cnt_reg(19)
    );
\stopbit_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__4_n_6\,
      Q => stopbit_fail_cnt_reg(1)
    );
\stopbit_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__4_n_7\,
      Q => stopbit_fail_cnt_reg(20)
    );
\stopbit_fail_cnt_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[16]_i_1__4_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[20]_i_1__4_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[20]_i_1__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[20]_i_1__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[20]_i_1__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[20]_i_1__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[20]_i_1__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[20]_i_1__4_n_7\,
      S(3) => \stopbit_fail_cnt[20]_i_2__4_n_0\,
      S(2) => \stopbit_fail_cnt[20]_i_3__4_n_0\,
      S(1) => \stopbit_fail_cnt[20]_i_4__4_n_0\,
      S(0) => \stopbit_fail_cnt[20]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__4_n_6\,
      Q => stopbit_fail_cnt_reg(21)
    );
\stopbit_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__4_n_5\,
      Q => stopbit_fail_cnt_reg(22)
    );
\stopbit_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__4_n_4\,
      Q => stopbit_fail_cnt_reg(23)
    );
\stopbit_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__4_n_7\,
      Q => stopbit_fail_cnt_reg(24)
    );
\stopbit_fail_cnt_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[20]_i_1__4_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[24]_i_1__4_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[24]_i_1__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[24]_i_1__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[24]_i_1__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[24]_i_1__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[24]_i_1__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[24]_i_1__4_n_7\,
      S(3) => \stopbit_fail_cnt[24]_i_2__4_n_0\,
      S(2) => \stopbit_fail_cnt[24]_i_3__4_n_0\,
      S(1) => \stopbit_fail_cnt[24]_i_4__4_n_0\,
      S(0) => \stopbit_fail_cnt[24]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__4_n_6\,
      Q => stopbit_fail_cnt_reg(25)
    );
\stopbit_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__4_n_5\,
      Q => stopbit_fail_cnt_reg(26)
    );
\stopbit_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__4_n_4\,
      Q => stopbit_fail_cnt_reg(27)
    );
\stopbit_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__4_n_7\,
      Q => stopbit_fail_cnt_reg(28)
    );
\stopbit_fail_cnt_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[24]_i_1__4_n_0\,
      CO(3) => \NLW_stopbit_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \stopbit_fail_cnt_reg[28]_i_1__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[28]_i_1__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[28]_i_1__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[28]_i_1__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[28]_i_1__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[28]_i_1__4_n_7\,
      S(3) => \stopbit_fail_cnt[28]_i_2__4_n_0\,
      S(2) => \stopbit_fail_cnt[28]_i_3__4_n_0\,
      S(1) => \stopbit_fail_cnt[28]_i_4__4_n_0\,
      S(0) => \stopbit_fail_cnt[28]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__4_n_6\,
      Q => stopbit_fail_cnt_reg(29)
    );
\stopbit_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__4_n_5\,
      Q => stopbit_fail_cnt_reg(2)
    );
\stopbit_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__4_n_5\,
      Q => stopbit_fail_cnt_reg(30)
    );
\stopbit_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__4_n_4\,
      Q => stopbit_fail_cnt_reg(31)
    );
\stopbit_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__4_n_4\,
      Q => stopbit_fail_cnt_reg(3)
    );
\stopbit_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__4_n_7\,
      Q => stopbit_fail_cnt_reg(4)
    );
\stopbit_fail_cnt_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[0]_i_2__4_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[4]_i_1__4_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[4]_i_1__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[4]_i_1__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[4]_i_1__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[4]_i_1__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[4]_i_1__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[4]_i_1__4_n_7\,
      S(3) => \stopbit_fail_cnt[4]_i_2__4_n_0\,
      S(2) => \stopbit_fail_cnt[4]_i_3__4_n_0\,
      S(1) => \stopbit_fail_cnt[4]_i_4__4_n_0\,
      S(0) => \stopbit_fail_cnt[4]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__4_n_6\,
      Q => stopbit_fail_cnt_reg(5)
    );
\stopbit_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__4_n_5\,
      Q => stopbit_fail_cnt_reg(6)
    );
\stopbit_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__4_n_4\,
      Q => stopbit_fail_cnt_reg(7)
    );
\stopbit_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__4_n_7\,
      Q => stopbit_fail_cnt_reg(8)
    );
\stopbit_fail_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[4]_i_1__4_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[8]_i_1__4_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[8]_i_1__4_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[8]_i_1__4_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[8]_i_1__4_n_4\,
      O(2) => \stopbit_fail_cnt_reg[8]_i_1__4_n_5\,
      O(1) => \stopbit_fail_cnt_reg[8]_i_1__4_n_6\,
      O(0) => \stopbit_fail_cnt_reg[8]_i_1__4_n_7\,
      S(3) => \stopbit_fail_cnt[8]_i_2__4_n_0\,
      S(2) => \stopbit_fail_cnt[8]_i_3__4_n_0\,
      S(1) => \stopbit_fail_cnt[8]_i_4__4_n_0\,
      S(0) => \stopbit_fail_cnt[8]_i_5__4_n_0\
    );
\stopbit_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__4_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__4_n_6\,
      Q => stopbit_fail_cnt_reg(9)
    );
z1_sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sclock_reg,
      Q => z1_sclock_reg,
      R => '0'
    );
\z1_sin_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_sclock_reg,
      I1 => sclock_reg,
      O => \z1_sin_reg_i_1__4_n_0\
    );
\z1_sin_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \z1_sin_reg_i_2__2_n_0\
    );
z1_sin_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__4_n_0\,
      CLR => \z1_sin_reg_i_2__2_n_0\,
      D => sin_reg,
      Q => z1_sin_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_deserialize_13 is
  port (
    rx_fifo_wr : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err_reg : out STD_LOGIC;
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \sector_rd_data[3]__0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \status_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rx_err : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    tx_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_deserialize_13 : entity is "deserialize";
end block_design_pfs_daughtercard_0_0_deserialize_13;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_deserialize_13 is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitcount : STD_LOGIC;
  signal \bitcount0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \bitcount[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[17]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[18]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[19]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[20]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[21]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[22]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[23]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[24]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[25]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[26]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[27]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[28]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[29]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[30]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[31]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_rdy1_out : STD_LOGIC;
  signal \dout_rdy_i_10__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_2__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_3__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_4__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_5__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_6__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_7__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_8__2_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_9__2_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \parity_fail_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_5__2_n_0\ : STD_LOGIC;
  signal parity_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \parity_fail_cnt_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \rd_data[10]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_14_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_5__2_n_0\ : STD_LOGIC;
  signal rx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cnt_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal rx_parity_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_stopbit_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sclock_reg : STD_LOGIC;
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sin_reg : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_5__2_n_0\ : STD_LOGIC;
  signal stopbit_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal z1_sclock_reg : STD_LOGIC;
  signal z1_sin_reg : STD_LOGIC;
  signal \z1_sin_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \z1_sin_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_parity_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rx_cnt_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stopbit_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bitcount[10]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bitcount[11]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \bitcount[12]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bitcount[13]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \bitcount[14]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bitcount[15]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bitcount[16]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \bitcount[17]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bitcount[18]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bitcount[20]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bitcount[21]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bitcount[22]_i_1__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \bitcount[23]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bitcount[24]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bitcount[25]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \bitcount[26]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bitcount[27]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \bitcount[28]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bitcount[29]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \bitcount[2]_i_1__8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bitcount[30]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bitcount[31]_i_2__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bitcount[3]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \bitcount[4]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bitcount[5]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bitcount[6]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bitcount[7]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bitcount[8]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bitcount[9]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \state[2]_i_10__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \state[2]_i_11__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \state[2]_i_8__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \state[2]_i_9__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_11__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_13__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_15__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_16__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_3__2\ : label is "soft_lutpair78";
begin
  AR(0) <= \^ar\(0);
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => \bitcount_reg_n_0_[0]\,
      DI(3) => \bitcount_reg_n_0_[4]\,
      DI(2) => \bitcount_reg_n_0_[3]\,
      DI(1) => \bitcount_reg_n_0_[2]\,
      DI(0) => \bitcount_reg_n_0_[1]\,
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__2_n_0\,
      S(2) => \bitcount0_carry_i_2__2_n_0\,
      S(1) => \bitcount0_carry_i_3__2_n_0\,
      S(0) => \bitcount0_carry_i_4__2_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[8]\,
      DI(2) => \bitcount_reg_n_0_[7]\,
      DI(1) => \bitcount_reg_n_0_[6]\,
      DI(0) => \bitcount_reg_n_0_[5]\,
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__2_n_0\,
      S(2) => \bitcount0_carry__0_i_2__2_n_0\,
      S(1) => \bitcount0_carry__0_i_3__2_n_0\,
      S(0) => \bitcount0_carry__0_i_4__2_n_0\
    );
\bitcount0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[8]\,
      O => \bitcount0_carry__0_i_1__2_n_0\
    );
\bitcount0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[7]\,
      O => \bitcount0_carry__0_i_2__2_n_0\
    );
\bitcount0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      O => \bitcount0_carry__0_i_3__2_n_0\
    );
\bitcount0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      O => \bitcount0_carry__0_i_4__2_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[12]\,
      DI(2) => \bitcount_reg_n_0_[11]\,
      DI(1) => \bitcount_reg_n_0_[10]\,
      DI(0) => \bitcount_reg_n_0_[9]\,
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__2_n_0\,
      S(2) => \bitcount0_carry__1_i_2__2_n_0\,
      S(1) => \bitcount0_carry__1_i_3__2_n_0\,
      S(0) => \bitcount0_carry__1_i_4__2_n_0\
    );
\bitcount0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[12]\,
      O => \bitcount0_carry__1_i_1__2_n_0\
    );
\bitcount0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      O => \bitcount0_carry__1_i_2__2_n_0\
    );
\bitcount0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      O => \bitcount0_carry__1_i_3__2_n_0\
    );
\bitcount0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[9]\,
      O => \bitcount0_carry__1_i_4__2_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[16]\,
      DI(2) => \bitcount_reg_n_0_[15]\,
      DI(1) => \bitcount_reg_n_0_[14]\,
      DI(0) => \bitcount_reg_n_0_[13]\,
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__2_n_0\,
      S(2) => \bitcount0_carry__2_i_2__2_n_0\,
      S(1) => \bitcount0_carry__2_i_3__2_n_0\,
      S(0) => \bitcount0_carry__2_i_4__2_n_0\
    );
\bitcount0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[16]\,
      O => \bitcount0_carry__2_i_1__2_n_0\
    );
\bitcount0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[15]\,
      O => \bitcount0_carry__2_i_2__2_n_0\
    );
\bitcount0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[14]\,
      O => \bitcount0_carry__2_i_3__2_n_0\
    );
\bitcount0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      O => \bitcount0_carry__2_i_4__2_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[20]\,
      DI(2) => \bitcount_reg_n_0_[19]\,
      DI(1) => \bitcount_reg_n_0_[18]\,
      DI(0) => \bitcount_reg_n_0_[17]\,
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__2_n_0\,
      S(2) => \bitcount0_carry__3_i_2__2_n_0\,
      S(1) => \bitcount0_carry__3_i_3__2_n_0\,
      S(0) => \bitcount0_carry__3_i_4__2_n_0\
    );
\bitcount0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[20]\,
      O => \bitcount0_carry__3_i_1__2_n_0\
    );
\bitcount0_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      O => \bitcount0_carry__3_i_2__2_n_0\
    );
\bitcount0_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      O => \bitcount0_carry__3_i_3__2_n_0\
    );
\bitcount0_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[17]\,
      O => \bitcount0_carry__3_i_4__2_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[24]\,
      DI(2) => \bitcount_reg_n_0_[23]\,
      DI(1) => \bitcount_reg_n_0_[22]\,
      DI(0) => \bitcount_reg_n_0_[21]\,
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__2_n_0\,
      S(2) => \bitcount0_carry__4_i_2__2_n_0\,
      S(1) => \bitcount0_carry__4_i_3__2_n_0\,
      S(0) => \bitcount0_carry__4_i_4__2_n_0\
    );
\bitcount0_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[24]\,
      O => \bitcount0_carry__4_i_1__2_n_0\
    );
\bitcount0_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[23]\,
      O => \bitcount0_carry__4_i_2__2_n_0\
    );
\bitcount0_carry__4_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      O => \bitcount0_carry__4_i_3__2_n_0\
    );
\bitcount0_carry__4_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      O => \bitcount0_carry__4_i_4__2_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[28]\,
      DI(2) => \bitcount_reg_n_0_[27]\,
      DI(1) => \bitcount_reg_n_0_[26]\,
      DI(0) => \bitcount_reg_n_0_[25]\,
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__2_n_0\,
      S(2) => \bitcount0_carry__5_i_2__2_n_0\,
      S(1) => \bitcount0_carry__5_i_3__2_n_0\,
      S(0) => \bitcount0_carry__5_i_4__2_n_0\
    );
\bitcount0_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[28]\,
      O => \bitcount0_carry__5_i_1__2_n_0\
    );
\bitcount0_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      O => \bitcount0_carry__5_i_2__2_n_0\
    );
\bitcount0_carry__5_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      O => \bitcount0_carry__5_i_3__2_n_0\
    );
\bitcount0_carry__5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[25]\,
      O => \bitcount0_carry__5_i_4__2_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bitcount_reg_n_0_[30]\,
      DI(0) => \bitcount_reg_n_0_[29]\,
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__2_n_0\,
      S(1) => \bitcount0_carry__6_i_2__2_n_0\,
      S(0) => \bitcount0_carry__6_i_3__2_n_0\
    );
\bitcount0_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[31]\,
      O => \bitcount0_carry__6_i_1__2_n_0\
    );
\bitcount0_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[30]\,
      O => \bitcount0_carry__6_i_2__2_n_0\
    );
\bitcount0_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      O => \bitcount0_carry__6_i_3__2_n_0\
    );
\bitcount0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[4]\,
      O => \bitcount0_carry_i_1__2_n_0\
    );
\bitcount0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      O => \bitcount0_carry_i_2__2_n_0\
    );
\bitcount0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      O => \bitcount0_carry_i_3__2_n_0\
    );
\bitcount0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      O => \bitcount0_carry_i_4__2_n_0\
    );
\bitcount[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[0]_i_1__2_n_0\
    );
\bitcount[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_6\,
      O => \bitcount[10]_i_1__2_n_0\
    );
\bitcount[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_5\,
      O => \bitcount[11]_i_1__2_n_0\
    );
\bitcount[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_4\,
      O => \bitcount[12]_i_1__2_n_0\
    );
\bitcount[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_7\,
      O => \bitcount[13]_i_1__2_n_0\
    );
\bitcount[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_6\,
      O => \bitcount[14]_i_1__2_n_0\
    );
\bitcount[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_5\,
      O => \bitcount[15]_i_1__2_n_0\
    );
\bitcount[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_4\,
      O => \bitcount[16]_i_1__2_n_0\
    );
\bitcount[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_7\,
      O => \bitcount[17]_i_1__2_n_0\
    );
\bitcount[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_6\,
      O => \bitcount[18]_i_1__2_n_0\
    );
\bitcount[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_5\,
      O => \bitcount[19]_i_1__2_n_0\
    );
\bitcount[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_7,
      I1 => state(0),
      O => \bitcount[1]_i_1__2_n_0\
    );
\bitcount[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_4\,
      O => \bitcount[20]_i_1__2_n_0\
    );
\bitcount[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_7\,
      O => \bitcount[21]_i_1__2_n_0\
    );
\bitcount[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_6\,
      O => \bitcount[22]_i_1__2_n_0\
    );
\bitcount[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_5\,
      O => \bitcount[23]_i_1__2_n_0\
    );
\bitcount[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_4\,
      O => \bitcount[24]_i_1__2_n_0\
    );
\bitcount[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_7\,
      O => \bitcount[25]_i_1__2_n_0\
    );
\bitcount[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_6\,
      O => \bitcount[26]_i_1__2_n_0\
    );
\bitcount[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_5\,
      O => \bitcount[27]_i_1__2_n_0\
    );
\bitcount[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_4\,
      O => \bitcount[28]_i_1__2_n_0\
    );
\bitcount[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_7\,
      O => \bitcount[29]_i_1__2_n_0\
    );
\bitcount[2]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_6,
      O => \bitcount[2]_i_1__8_n_0\
    );
\bitcount[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_6\,
      O => \bitcount[30]_i_1__2_n_0\
    );
\bitcount[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => state(1),
      O => bitcount
    );
\bitcount[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_5\,
      O => \bitcount[31]_i_2__2_n_0\
    );
\bitcount[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_5,
      O => \bitcount[3]_i_1__2_n_0\
    );
\bitcount[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_4,
      O => \bitcount[4]_i_1__2_n_0\
    );
\bitcount[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => state(0),
      O => \bitcount[5]_i_1__2_n_0\
    );
\bitcount[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_6\,
      O => \bitcount[6]_i_1__2_n_0\
    );
\bitcount[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_5\,
      O => \bitcount[7]_i_1__2_n_0\
    );
\bitcount[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_4\,
      O => \bitcount[8]_i_1__2_n_0\
    );
\bitcount[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_7\,
      O => \bitcount[9]_i_1__2_n_0\
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[0]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[0]\
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[10]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[10]\
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[11]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[11]\
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[12]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[12]\
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[13]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[13]\
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[14]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[14]\
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[15]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[15]\
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[16]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[16]\
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[17]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[17]\
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[18]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[18]\
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[19]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[19]\
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[1]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[1]\
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[20]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[20]\
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[21]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[21]\
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[22]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[22]\
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[23]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[23]\
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[24]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[24]\
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[25]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[25]\
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[26]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[26]\
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[27]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[27]\
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[28]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[28]\
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[29]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[29]\
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[2]_i_1__8_n_0\,
      Q => \bitcount_reg_n_0_[2]\
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[30]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[30]\
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[31]_i_2__2_n_0\,
      Q => \bitcount_reg_n_0_[31]\
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[3]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[3]\
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[4]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[4]\
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[5]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[5]\
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[6]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[6]\
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[7]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[7]\
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[8]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[8]\
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[9]_i_1__2_n_0\,
      Q => \bitcount_reg_n_0_[9]\
    );
\dout_rdy_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => p_0_in_0(16),
      I2 => p_0_in_0(17),
      I3 => p_0_in_0(20),
      I4 => p_0_in_0(19),
      O => \dout_rdy_i_10__2_n_0\
    );
\dout_rdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => \dout_rdy_i_2__2_n_0\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => dout_rdy1_out
    );
\dout_rdy_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dout_rdy_i_3__2_n_0\,
      I1 => \dout_rdy_i_4__2_n_0\,
      I2 => \dout_rdy_i_5__2_n_0\,
      I3 => \dout_rdy_i_6__2_n_0\,
      O => \dout_rdy_i_2__2_n_0\
    );
\dout_rdy_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => p_0_in_0(11),
      I2 => p_0_in_0(8),
      I3 => p_0_in_0(9),
      I4 => \dout_rdy_i_7__2_n_0\,
      O => \dout_rdy_i_3__2_n_0\
    );
\dout_rdy_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_8__2_n_0\,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(7),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      O => \dout_rdy_i_4__2_n_0\
    );
\dout_rdy_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_9__2_n_0\,
      I1 => p_0_in_0(32),
      I2 => p_0_in_0(33),
      I3 => p_0_in_0(30),
      I4 => p_0_in_0(31),
      O => \dout_rdy_i_5__2_n_0\
    );
\dout_rdy_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_10__2_n_0\,
      I1 => p_0_in_0(23),
      I2 => p_0_in_0(24),
      I3 => p_0_in_0(21),
      I4 => p_0_in_0(22),
      O => \dout_rdy_i_6__2_n_0\
    );
\dout_rdy_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => p_0_in_0(12),
      I2 => p_0_in_0(15),
      I3 => p_0_in_0(14),
      O => \dout_rdy_i_7__2_n_0\
    );
\dout_rdy_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \shift_reg_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \dout_rdy_i_8__2_n_0\
    );
\dout_rdy_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => p_0_in_0(25),
      I2 => p_0_in_0(26),
      I3 => p_0_in_0(29),
      I4 => p_0_in_0(28),
      O => \dout_rdy_i_9__2_n_0\
    );
dout_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => dout_rdy1_out,
      Q => rx_fifo_wr
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(0),
      Q => \status_reg_reg[2]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(10),
      Q => \status_reg_reg[2]\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(11),
      Q => \status_reg_reg[2]\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(12),
      Q => \status_reg_reg[2]\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(13),
      Q => \status_reg_reg[2]\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(14),
      Q => \status_reg_reg[2]\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(15),
      Q => \status_reg_reg[2]\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(16),
      Q => \status_reg_reg[2]\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(17),
      Q => \status_reg_reg[2]\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(18),
      Q => \status_reg_reg[2]\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(19),
      Q => \status_reg_reg[2]\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(1),
      Q => \status_reg_reg[2]\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(20),
      Q => \status_reg_reg[2]\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(21),
      Q => \status_reg_reg[2]\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(22),
      Q => \status_reg_reg[2]\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(23),
      Q => \status_reg_reg[2]\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(24),
      Q => \status_reg_reg[2]\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(25),
      Q => \status_reg_reg[2]\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(26),
      Q => \status_reg_reg[2]\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(27),
      Q => \status_reg_reg[2]\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(28),
      Q => \status_reg_reg[2]\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(29),
      Q => \status_reg_reg[2]\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(2),
      Q => \status_reg_reg[2]\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(30),
      Q => \status_reg_reg[2]\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(31),
      Q => \status_reg_reg[2]\(31)
    );
\dout_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(32),
      Q => \status_reg_reg[2]\(32)
    );
\dout_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(33),
      Q => \status_reg_reg[2]\(33)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(3),
      Q => \status_reg_reg[2]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(4),
      Q => \status_reg_reg[2]\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(5),
      Q => \status_reg_reg[2]\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(6),
      Q => \status_reg_reg[2]\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(7),
      Q => \status_reg_reg[2]\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(8),
      Q => \status_reg_reg[2]\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(9),
      Q => \status_reg_reg[2]\(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\parity_fail_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => \dout_rdy_i_2__2_n_0\,
      I4 => state(1),
      I5 => state(0),
      O => \parity_fail_cnt[0]_i_1__2_n_0\
    );
\parity_fail_cnt[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(3),
      O => \parity_fail_cnt[0]_i_3__2_n_0\
    );
\parity_fail_cnt[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(2),
      O => \parity_fail_cnt[0]_i_4__2_n_0\
    );
\parity_fail_cnt[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(1),
      O => \parity_fail_cnt[0]_i_5__2_n_0\
    );
\parity_fail_cnt[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_parity_fails(0),
      O => \parity_fail_cnt[0]_i_6__2_n_0\
    );
\parity_fail_cnt[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(15),
      O => \parity_fail_cnt[12]_i_2__2_n_0\
    );
\parity_fail_cnt[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(14),
      O => \parity_fail_cnt[12]_i_3__2_n_0\
    );
\parity_fail_cnt[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(13),
      O => \parity_fail_cnt[12]_i_4__2_n_0\
    );
\parity_fail_cnt[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(12),
      O => \parity_fail_cnt[12]_i_5__2_n_0\
    );
\parity_fail_cnt[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(19),
      O => \parity_fail_cnt[16]_i_2__2_n_0\
    );
\parity_fail_cnt[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(18),
      O => \parity_fail_cnt[16]_i_3__2_n_0\
    );
\parity_fail_cnt[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(17),
      O => \parity_fail_cnt[16]_i_4__2_n_0\
    );
\parity_fail_cnt[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(16),
      O => \parity_fail_cnt[16]_i_5__2_n_0\
    );
\parity_fail_cnt[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(23),
      O => \parity_fail_cnt[20]_i_2__2_n_0\
    );
\parity_fail_cnt[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(22),
      O => \parity_fail_cnt[20]_i_3__2_n_0\
    );
\parity_fail_cnt[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(21),
      O => \parity_fail_cnt[20]_i_4__2_n_0\
    );
\parity_fail_cnt[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(20),
      O => \parity_fail_cnt[20]_i_5__2_n_0\
    );
\parity_fail_cnt[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(27),
      O => \parity_fail_cnt[24]_i_2__2_n_0\
    );
\parity_fail_cnt[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(26),
      O => \parity_fail_cnt[24]_i_3__2_n_0\
    );
\parity_fail_cnt[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(25),
      O => \parity_fail_cnt[24]_i_4__2_n_0\
    );
\parity_fail_cnt[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(24),
      O => \parity_fail_cnt[24]_i_5__2_n_0\
    );
\parity_fail_cnt[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(31),
      O => \parity_fail_cnt[28]_i_2__2_n_0\
    );
\parity_fail_cnt[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(30),
      O => \parity_fail_cnt[28]_i_3__2_n_0\
    );
\parity_fail_cnt[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(29),
      O => \parity_fail_cnt[28]_i_4__2_n_0\
    );
\parity_fail_cnt[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(28),
      O => \parity_fail_cnt[28]_i_5__2_n_0\
    );
\parity_fail_cnt[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(7),
      O => \parity_fail_cnt[4]_i_2__2_n_0\
    );
\parity_fail_cnt[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(6),
      O => \parity_fail_cnt[4]_i_3__2_n_0\
    );
\parity_fail_cnt[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(5),
      O => \parity_fail_cnt[4]_i_4__2_n_0\
    );
\parity_fail_cnt[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(4),
      O => \parity_fail_cnt[4]_i_5__2_n_0\
    );
\parity_fail_cnt[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(11),
      O => \parity_fail_cnt[8]_i_2__2_n_0\
    );
\parity_fail_cnt[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(10),
      O => \parity_fail_cnt[8]_i_3__2_n_0\
    );
\parity_fail_cnt[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(9),
      O => \parity_fail_cnt[8]_i_4__2_n_0\
    );
\parity_fail_cnt[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(8),
      O => \parity_fail_cnt[8]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__2_n_7\,
      Q => rx_parity_fails(0)
    );
\parity_fail_cnt_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \parity_fail_cnt_reg[0]_i_2__2_n_0\,
      CO(2) => \parity_fail_cnt_reg[0]_i_2__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[0]_i_2__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \parity_fail_cnt_reg[0]_i_2__2_n_4\,
      O(2) => \parity_fail_cnt_reg[0]_i_2__2_n_5\,
      O(1) => \parity_fail_cnt_reg[0]_i_2__2_n_6\,
      O(0) => \parity_fail_cnt_reg[0]_i_2__2_n_7\,
      S(3) => \parity_fail_cnt[0]_i_3__2_n_0\,
      S(2) => \parity_fail_cnt[0]_i_4__2_n_0\,
      S(1) => \parity_fail_cnt[0]_i_5__2_n_0\,
      S(0) => \parity_fail_cnt[0]_i_6__2_n_0\
    );
\parity_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__2_n_5\,
      Q => parity_fail_cnt_reg(10)
    );
\parity_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__2_n_4\,
      Q => parity_fail_cnt_reg(11)
    );
\parity_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__2_n_7\,
      Q => parity_fail_cnt_reg(12)
    );
\parity_fail_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \parity_fail_cnt_reg[12]_i_1__2_n_0\,
      CO(2) => \parity_fail_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \parity_fail_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \parity_fail_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \parity_fail_cnt_reg[12]_i_1__2_n_7\,
      S(3) => \parity_fail_cnt[12]_i_2__2_n_0\,
      S(2) => \parity_fail_cnt[12]_i_3__2_n_0\,
      S(1) => \parity_fail_cnt[12]_i_4__2_n_0\,
      S(0) => \parity_fail_cnt[12]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__2_n_6\,
      Q => parity_fail_cnt_reg(13)
    );
\parity_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__2_n_5\,
      Q => parity_fail_cnt_reg(14)
    );
\parity_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__2_n_4\,
      Q => parity_fail_cnt_reg(15)
    );
\parity_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__2_n_7\,
      Q => parity_fail_cnt_reg(16)
    );
\parity_fail_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[12]_i_1__2_n_0\,
      CO(3) => \parity_fail_cnt_reg[16]_i_1__2_n_0\,
      CO(2) => \parity_fail_cnt_reg[16]_i_1__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[16]_i_1__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[16]_i_1__2_n_4\,
      O(2) => \parity_fail_cnt_reg[16]_i_1__2_n_5\,
      O(1) => \parity_fail_cnt_reg[16]_i_1__2_n_6\,
      O(0) => \parity_fail_cnt_reg[16]_i_1__2_n_7\,
      S(3) => \parity_fail_cnt[16]_i_2__2_n_0\,
      S(2) => \parity_fail_cnt[16]_i_3__2_n_0\,
      S(1) => \parity_fail_cnt[16]_i_4__2_n_0\,
      S(0) => \parity_fail_cnt[16]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__2_n_6\,
      Q => parity_fail_cnt_reg(17)
    );
\parity_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__2_n_5\,
      Q => parity_fail_cnt_reg(18)
    );
\parity_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__2_n_4\,
      Q => parity_fail_cnt_reg(19)
    );
\parity_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__2_n_6\,
      Q => parity_fail_cnt_reg(1)
    );
\parity_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__2_n_7\,
      Q => parity_fail_cnt_reg(20)
    );
\parity_fail_cnt_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[16]_i_1__2_n_0\,
      CO(3) => \parity_fail_cnt_reg[20]_i_1__2_n_0\,
      CO(2) => \parity_fail_cnt_reg[20]_i_1__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[20]_i_1__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[20]_i_1__2_n_4\,
      O(2) => \parity_fail_cnt_reg[20]_i_1__2_n_5\,
      O(1) => \parity_fail_cnt_reg[20]_i_1__2_n_6\,
      O(0) => \parity_fail_cnt_reg[20]_i_1__2_n_7\,
      S(3) => \parity_fail_cnt[20]_i_2__2_n_0\,
      S(2) => \parity_fail_cnt[20]_i_3__2_n_0\,
      S(1) => \parity_fail_cnt[20]_i_4__2_n_0\,
      S(0) => \parity_fail_cnt[20]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__2_n_6\,
      Q => parity_fail_cnt_reg(21)
    );
\parity_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__2_n_5\,
      Q => parity_fail_cnt_reg(22)
    );
\parity_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__2_n_4\,
      Q => parity_fail_cnt_reg(23)
    );
\parity_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__2_n_7\,
      Q => parity_fail_cnt_reg(24)
    );
\parity_fail_cnt_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[20]_i_1__2_n_0\,
      CO(3) => \parity_fail_cnt_reg[24]_i_1__2_n_0\,
      CO(2) => \parity_fail_cnt_reg[24]_i_1__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[24]_i_1__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[24]_i_1__2_n_4\,
      O(2) => \parity_fail_cnt_reg[24]_i_1__2_n_5\,
      O(1) => \parity_fail_cnt_reg[24]_i_1__2_n_6\,
      O(0) => \parity_fail_cnt_reg[24]_i_1__2_n_7\,
      S(3) => \parity_fail_cnt[24]_i_2__2_n_0\,
      S(2) => \parity_fail_cnt[24]_i_3__2_n_0\,
      S(1) => \parity_fail_cnt[24]_i_4__2_n_0\,
      S(0) => \parity_fail_cnt[24]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__2_n_6\,
      Q => parity_fail_cnt_reg(25)
    );
\parity_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__2_n_5\,
      Q => parity_fail_cnt_reg(26)
    );
\parity_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__2_n_4\,
      Q => parity_fail_cnt_reg(27)
    );
\parity_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__2_n_7\,
      Q => parity_fail_cnt_reg(28)
    );
\parity_fail_cnt_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_parity_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \parity_fail_cnt_reg[28]_i_1__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[28]_i_1__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[28]_i_1__2_n_4\,
      O(2) => \parity_fail_cnt_reg[28]_i_1__2_n_5\,
      O(1) => \parity_fail_cnt_reg[28]_i_1__2_n_6\,
      O(0) => \parity_fail_cnt_reg[28]_i_1__2_n_7\,
      S(3) => \parity_fail_cnt[28]_i_2__2_n_0\,
      S(2) => \parity_fail_cnt[28]_i_3__2_n_0\,
      S(1) => \parity_fail_cnt[28]_i_4__2_n_0\,
      S(0) => \parity_fail_cnt[28]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__2_n_6\,
      Q => parity_fail_cnt_reg(29)
    );
\parity_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__2_n_5\,
      Q => parity_fail_cnt_reg(2)
    );
\parity_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__2_n_5\,
      Q => parity_fail_cnt_reg(30)
    );
\parity_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__2_n_4\,
      Q => parity_fail_cnt_reg(31)
    );
\parity_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__2_n_4\,
      Q => parity_fail_cnt_reg(3)
    );
\parity_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__2_n_7\,
      Q => parity_fail_cnt_reg(4)
    );
\parity_fail_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[0]_i_2__2_n_0\,
      CO(3) => \parity_fail_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \parity_fail_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \parity_fail_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \parity_fail_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \parity_fail_cnt_reg[4]_i_1__2_n_7\,
      S(3) => \parity_fail_cnt[4]_i_2__2_n_0\,
      S(2) => \parity_fail_cnt[4]_i_3__2_n_0\,
      S(1) => \parity_fail_cnt[4]_i_4__2_n_0\,
      S(0) => \parity_fail_cnt[4]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__2_n_6\,
      Q => parity_fail_cnt_reg(5)
    );
\parity_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__2_n_5\,
      Q => parity_fail_cnt_reg(6)
    );
\parity_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__2_n_4\,
      Q => parity_fail_cnt_reg(7)
    );
\parity_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__2_n_7\,
      Q => parity_fail_cnt_reg(8)
    );
\parity_fail_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \parity_fail_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \parity_fail_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \parity_fail_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \parity_fail_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \parity_fail_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \parity_fail_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \parity_fail_cnt_reg[8]_i_1__2_n_7\,
      S(3) => \parity_fail_cnt[8]_i_2__2_n_0\,
      S(2) => \parity_fail_cnt[8]_i_3__2_n_0\,
      S(1) => \parity_fail_cnt[8]_i_4__2_n_0\,
      S(0) => \parity_fail_cnt[8]_i_5__2_n_0\
    );
\parity_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__2_n_6\,
      Q => parity_fail_cnt_reg(9)
    );
\rd_data[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      I1 => rx_parity_fails(0),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(0),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(0),
      O => \rd_data_reg[0]\
    );
\rd_data[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      I1 => parity_fail_cnt_reg(10),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(10),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(10),
      O => \rd_data[10]_i_14_n_0\
    );
\rd_data[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[10]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(6),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(6),
      O => \sector_rd_data[3]__0\(6)
    );
\rd_data[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      I1 => parity_fail_cnt_reg(11),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(11),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(11),
      O => \rd_data[11]_i_14_n_0\
    );
\rd_data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[11]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(7),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(7),
      O => \sector_rd_data[3]__0\(7)
    );
\rd_data[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      I1 => parity_fail_cnt_reg(12),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(12),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(12),
      O => \rd_data[12]_i_14_n_0\
    );
\rd_data[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[12]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(8),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(8),
      O => \sector_rd_data[3]__0\(8)
    );
\rd_data[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      I1 => parity_fail_cnt_reg(13),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(13),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(13),
      O => \rd_data[13]_i_14_n_0\
    );
\rd_data[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[13]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(9),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(9),
      O => \sector_rd_data[3]__0\(9)
    );
\rd_data[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      I1 => parity_fail_cnt_reg(14),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(14),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(14),
      O => \rd_data[14]_i_14_n_0\
    );
\rd_data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[14]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(10),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(10),
      O => \sector_rd_data[3]__0\(10)
    );
\rd_data[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      I1 => parity_fail_cnt_reg(15),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(15),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(15),
      O => \rd_data[15]_i_14_n_0\
    );
\rd_data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[15]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(11),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(11),
      O => \sector_rd_data[3]__0\(11)
    );
\rd_data[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      I1 => parity_fail_cnt_reg(16),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(16),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(16),
      O => \rd_data[16]_i_14_n_0\
    );
\rd_data[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[16]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(12),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(12),
      O => \sector_rd_data[3]__0\(12)
    );
\rd_data[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      I1 => parity_fail_cnt_reg(17),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(17),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(17),
      O => \rd_data[17]_i_14_n_0\
    );
\rd_data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[17]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(13),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(13),
      O => \sector_rd_data[3]__0\(13)
    );
\rd_data[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      I1 => parity_fail_cnt_reg(18),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(18),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(18),
      O => \rd_data[18]_i_14_n_0\
    );
\rd_data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[18]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(14),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(14),
      O => \sector_rd_data[3]__0\(14)
    );
\rd_data[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      I1 => parity_fail_cnt_reg(19),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(19),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(19),
      O => \rd_data[19]_i_14_n_0\
    );
\rd_data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[19]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(15),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(15),
      O => \sector_rd_data[3]__0\(15)
    );
\rd_data[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      I1 => parity_fail_cnt_reg(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(1),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(1),
      O => \rd_data_reg[1]\
    );
\rd_data[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      I1 => parity_fail_cnt_reg(20),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(20),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(20),
      O => \rd_data[20]_i_14_n_0\
    );
\rd_data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[20]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(16),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(16),
      O => \sector_rd_data[3]__0\(16)
    );
\rd_data[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      I1 => parity_fail_cnt_reg(21),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(21),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(21),
      O => \rd_data[21]_i_14_n_0\
    );
\rd_data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[21]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(17),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(17),
      O => \sector_rd_data[3]__0\(17)
    );
\rd_data[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      I1 => parity_fail_cnt_reg(22),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(22),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(22),
      O => \rd_data[22]_i_14_n_0\
    );
\rd_data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[22]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(18),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(18),
      O => \sector_rd_data[3]__0\(18)
    );
\rd_data[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      I1 => parity_fail_cnt_reg(23),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(23),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(23),
      O => \rd_data[23]_i_14_n_0\
    );
\rd_data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[23]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(19),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(19),
      O => \sector_rd_data[3]__0\(19)
    );
\rd_data[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      I1 => parity_fail_cnt_reg(24),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(24),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(24),
      O => \rd_data[24]_i_14_n_0\
    );
\rd_data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[24]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(20),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(20),
      O => \sector_rd_data[3]__0\(20)
    );
\rd_data[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      I1 => parity_fail_cnt_reg(25),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(25),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(25),
      O => \rd_data[25]_i_14_n_0\
    );
\rd_data[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[25]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(21),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(21),
      O => \sector_rd_data[3]__0\(21)
    );
\rd_data[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      I1 => parity_fail_cnt_reg(26),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(26),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(26),
      O => \rd_data[26]_i_14_n_0\
    );
\rd_data[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[26]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(22),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(22),
      O => \sector_rd_data[3]__0\(22)
    );
\rd_data[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      I1 => parity_fail_cnt_reg(27),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(27),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(27),
      O => \rd_data[27]_i_14_n_0\
    );
\rd_data[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[27]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(23),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(23),
      O => \sector_rd_data[3]__0\(23)
    );
\rd_data[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      I1 => parity_fail_cnt_reg(28),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(28),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(28),
      O => \rd_data[28]_i_14_n_0\
    );
\rd_data[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[28]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(24),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(24),
      O => \sector_rd_data[3]__0\(24)
    );
\rd_data[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      I1 => parity_fail_cnt_reg(29),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(29),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(29),
      O => \rd_data[29]_i_14_n_0\
    );
\rd_data[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[29]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(25),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(25),
      O => \sector_rd_data[3]__0\(25)
    );
\rd_data[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      I1 => parity_fail_cnt_reg(2),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(2),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(2),
      O => \rd_data_reg[2]\
    );
\rd_data[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      I1 => parity_fail_cnt_reg(30),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(30),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(30),
      O => \rd_data[30]_i_14_n_0\
    );
\rd_data[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[30]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(26),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(26),
      O => \sector_rd_data[3]__0\(26)
    );
\rd_data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      I1 => parity_fail_cnt_reg(31),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(31),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(31),
      O => \rd_data[31]_i_14_n_0\
    );
\rd_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[31]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(27),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(27),
      O => \sector_rd_data[3]__0\(27)
    );
\rd_data[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      I1 => parity_fail_cnt_reg(3),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(3),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(3),
      O => \rd_data_reg[3]\
    );
\rd_data[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      I1 => parity_fail_cnt_reg(4),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(4),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(4),
      O => \rd_data[4]_i_14_n_0\
    );
\rd_data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[4]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(0),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(0),
      O => \sector_rd_data[3]__0\(0)
    );
\rd_data[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      I1 => parity_fail_cnt_reg(5),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(5),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(5),
      O => \rd_data[5]_i_14_n_0\
    );
\rd_data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[5]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(1),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(1),
      O => \sector_rd_data[3]__0\(1)
    );
\rd_data[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      I1 => parity_fail_cnt_reg(6),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(6),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(6),
      O => \rd_data[6]_i_14_n_0\
    );
\rd_data[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[6]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(2),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(2),
      O => \sector_rd_data[3]__0\(2)
    );
\rd_data[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      I1 => parity_fail_cnt_reg(7),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(7),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(7),
      O => \rd_data[7]_i_14_n_0\
    );
\rd_data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[7]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(3),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(3),
      O => \sector_rd_data[3]__0\(3)
    );
\rd_data[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      I1 => parity_fail_cnt_reg(8),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(8),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(8),
      O => \rd_data[8]_i_14_n_0\
    );
\rd_data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[8]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(4),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(4),
      O => \sector_rd_data[3]__0\(4)
    );
\rd_data[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      I1 => parity_fail_cnt_reg(9),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(9),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(9),
      O => \rd_data[9]_i_14_n_0\
    );
\rd_data[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[9]_i_14_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(5),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(5),
      O => \sector_rd_data[3]__0\(5)
    );
\rx_cnt[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(3),
      O => \rx_cnt[0]_i_2__2_n_0\
    );
\rx_cnt[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(2),
      O => \rx_cnt[0]_i_3__2_n_0\
    );
\rx_cnt[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(1),
      O => \rx_cnt[0]_i_4__2_n_0\
    );
\rx_cnt[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(0),
      O => \rx_cnt[0]_i_5__2_n_0\
    );
\rx_cnt[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(15),
      O => \rx_cnt[12]_i_2__2_n_0\
    );
\rx_cnt[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(14),
      O => \rx_cnt[12]_i_3__2_n_0\
    );
\rx_cnt[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(13),
      O => \rx_cnt[12]_i_4__2_n_0\
    );
\rx_cnt[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(12),
      O => \rx_cnt[12]_i_5__2_n_0\
    );
\rx_cnt[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(19),
      O => \rx_cnt[16]_i_2__2_n_0\
    );
\rx_cnt[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(18),
      O => \rx_cnt[16]_i_3__2_n_0\
    );
\rx_cnt[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(17),
      O => \rx_cnt[16]_i_4__2_n_0\
    );
\rx_cnt[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(16),
      O => \rx_cnt[16]_i_5__2_n_0\
    );
\rx_cnt[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(23),
      O => \rx_cnt[20]_i_2__2_n_0\
    );
\rx_cnt[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(22),
      O => \rx_cnt[20]_i_3__2_n_0\
    );
\rx_cnt[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(21),
      O => \rx_cnt[20]_i_4__2_n_0\
    );
\rx_cnt[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(20),
      O => \rx_cnt[20]_i_5__2_n_0\
    );
\rx_cnt[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(27),
      O => \rx_cnt[24]_i_2__2_n_0\
    );
\rx_cnt[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(26),
      O => \rx_cnt[24]_i_3__2_n_0\
    );
\rx_cnt[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(25),
      O => \rx_cnt[24]_i_4__2_n_0\
    );
\rx_cnt[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(24),
      O => \rx_cnt[24]_i_5__2_n_0\
    );
\rx_cnt[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(31),
      O => \rx_cnt[28]_i_2__2_n_0\
    );
\rx_cnt[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(30),
      O => \rx_cnt[28]_i_3__2_n_0\
    );
\rx_cnt[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(29),
      O => \rx_cnt[28]_i_4__2_n_0\
    );
\rx_cnt[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(28),
      O => \rx_cnt[28]_i_5__2_n_0\
    );
\rx_cnt[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(7),
      O => \rx_cnt[4]_i_2__2_n_0\
    );
\rx_cnt[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(6),
      O => \rx_cnt[4]_i_3__2_n_0\
    );
\rx_cnt[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(5),
      O => \rx_cnt[4]_i_4__2_n_0\
    );
\rx_cnt[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(4),
      O => \rx_cnt[4]_i_5__2_n_0\
    );
\rx_cnt[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(11),
      O => \rx_cnt[8]_i_2__2_n_0\
    );
\rx_cnt[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(10),
      O => \rx_cnt[8]_i_3__2_n_0\
    );
\rx_cnt[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(9),
      O => \rx_cnt[8]_i_4__2_n_0\
    );
\rx_cnt[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(8),
      O => \rx_cnt[8]_i_5__2_n_0\
    );
\rx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__2_n_7\,
      Q => rx_cnt_reg(0)
    );
\rx_cnt_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cnt_reg[0]_i_1__2_n_0\,
      CO(2) => \rx_cnt_reg[0]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[0]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_cnt_reg[0]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[0]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[0]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[0]_i_1__2_n_7\,
      S(3) => \rx_cnt[0]_i_2__2_n_0\,
      S(2) => \rx_cnt[0]_i_3__2_n_0\,
      S(1) => \rx_cnt[0]_i_4__2_n_0\,
      S(0) => \rx_cnt[0]_i_5__2_n_0\
    );
\rx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__2_n_5\,
      Q => rx_cnt_reg(10)
    );
\rx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__2_n_4\,
      Q => rx_cnt_reg(11)
    );
\rx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__2_n_7\,
      Q => rx_cnt_reg(12)
    );
\rx_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \rx_cnt_reg[12]_i_1__2_n_0\,
      CO(2) => \rx_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[12]_i_1__2_n_7\,
      S(3) => \rx_cnt[12]_i_2__2_n_0\,
      S(2) => \rx_cnt[12]_i_3__2_n_0\,
      S(1) => \rx_cnt[12]_i_4__2_n_0\,
      S(0) => \rx_cnt[12]_i_5__2_n_0\
    );
\rx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__2_n_6\,
      Q => rx_cnt_reg(13)
    );
\rx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__2_n_5\,
      Q => rx_cnt_reg(14)
    );
\rx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__2_n_4\,
      Q => rx_cnt_reg(15)
    );
\rx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__2_n_7\,
      Q => rx_cnt_reg(16)
    );
\rx_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[12]_i_1__2_n_0\,
      CO(3) => \rx_cnt_reg[16]_i_1__2_n_0\,
      CO(2) => \rx_cnt_reg[16]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[16]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[16]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[16]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[16]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[16]_i_1__2_n_7\,
      S(3) => \rx_cnt[16]_i_2__2_n_0\,
      S(2) => \rx_cnt[16]_i_3__2_n_0\,
      S(1) => \rx_cnt[16]_i_4__2_n_0\,
      S(0) => \rx_cnt[16]_i_5__2_n_0\
    );
\rx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__2_n_6\,
      Q => rx_cnt_reg(17)
    );
\rx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__2_n_5\,
      Q => rx_cnt_reg(18)
    );
\rx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__2_n_4\,
      Q => rx_cnt_reg(19)
    );
\rx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__2_n_6\,
      Q => rx_cnt_reg(1)
    );
\rx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__2_n_7\,
      Q => rx_cnt_reg(20)
    );
\rx_cnt_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[16]_i_1__2_n_0\,
      CO(3) => \rx_cnt_reg[20]_i_1__2_n_0\,
      CO(2) => \rx_cnt_reg[20]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[20]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[20]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[20]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[20]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[20]_i_1__2_n_7\,
      S(3) => \rx_cnt[20]_i_2__2_n_0\,
      S(2) => \rx_cnt[20]_i_3__2_n_0\,
      S(1) => \rx_cnt[20]_i_4__2_n_0\,
      S(0) => \rx_cnt[20]_i_5__2_n_0\
    );
\rx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__2_n_6\,
      Q => rx_cnt_reg(21)
    );
\rx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__2_n_5\,
      Q => rx_cnt_reg(22)
    );
\rx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__2_n_4\,
      Q => rx_cnt_reg(23)
    );
\rx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__2_n_7\,
      Q => rx_cnt_reg(24)
    );
\rx_cnt_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[20]_i_1__2_n_0\,
      CO(3) => \rx_cnt_reg[24]_i_1__2_n_0\,
      CO(2) => \rx_cnt_reg[24]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[24]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[24]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[24]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[24]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[24]_i_1__2_n_7\,
      S(3) => \rx_cnt[24]_i_2__2_n_0\,
      S(2) => \rx_cnt[24]_i_3__2_n_0\,
      S(1) => \rx_cnt[24]_i_4__2_n_0\,
      S(0) => \rx_cnt[24]_i_5__2_n_0\
    );
\rx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__2_n_6\,
      Q => rx_cnt_reg(25)
    );
\rx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__2_n_5\,
      Q => rx_cnt_reg(26)
    );
\rx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__2_n_4\,
      Q => rx_cnt_reg(27)
    );
\rx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__2_n_7\,
      Q => rx_cnt_reg(28)
    );
\rx_cnt_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_rx_cnt_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \rx_cnt_reg[28]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[28]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[28]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[28]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[28]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[28]_i_1__2_n_7\,
      S(3) => \rx_cnt[28]_i_2__2_n_0\,
      S(2) => \rx_cnt[28]_i_3__2_n_0\,
      S(1) => \rx_cnt[28]_i_4__2_n_0\,
      S(0) => \rx_cnt[28]_i_5__2_n_0\
    );
\rx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__2_n_6\,
      Q => rx_cnt_reg(29)
    );
\rx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__2_n_5\,
      Q => rx_cnt_reg(2)
    );
\rx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__2_n_5\,
      Q => rx_cnt_reg(30)
    );
\rx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__2_n_4\,
      Q => rx_cnt_reg(31)
    );
\rx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__2_n_4\,
      Q => rx_cnt_reg(3)
    );
\rx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__2_n_7\,
      Q => rx_cnt_reg(4)
    );
\rx_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[0]_i_1__2_n_0\,
      CO(3) => \rx_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \rx_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[4]_i_1__2_n_7\,
      S(3) => \rx_cnt[4]_i_2__2_n_0\,
      S(2) => \rx_cnt[4]_i_3__2_n_0\,
      S(1) => \rx_cnt[4]_i_4__2_n_0\,
      S(0) => \rx_cnt[4]_i_5__2_n_0\
    );
\rx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__2_n_6\,
      Q => rx_cnt_reg(5)
    );
\rx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__2_n_5\,
      Q => rx_cnt_reg(6)
    );
\rx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__2_n_4\,
      Q => rx_cnt_reg(7)
    );
\rx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__2_n_7\,
      Q => rx_cnt_reg(8)
    );
\rx_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \rx_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \rx_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \rx_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \rx_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \rx_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \rx_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \rx_cnt_reg[8]_i_1__2_n_7\,
      S(3) => \rx_cnt[8]_i_2__2_n_0\,
      S(2) => \rx_cnt[8]_i_3__2_n_0\,
      S(1) => \rx_cnt[8]_i_4__2_n_0\,
      S(0) => \rx_cnt[8]_i_5__2_n_0\
    );
\rx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__2_n_6\,
      Q => rx_cnt_reg(9)
    );
\rx_err_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => rx_parity_fails(0),
      I3 => rx_err(0),
      I4 => rx_stopbit_fails(0),
      O => rx_err_reg
    );
sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rclk_nxt(0),
      Q => sclock_reg,
      R => '0'
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => z1_sin_reg,
      Q => \shift_reg_reg_n_0_[0]\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(8),
      Q => p_0_in_0(9)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(9),
      Q => p_0_in_0(10)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(10),
      Q => p_0_in_0(11)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(11),
      Q => p_0_in_0(12)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(12),
      Q => p_0_in_0(13)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(13),
      Q => p_0_in_0(14)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(14),
      Q => p_0_in_0(15)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(15),
      Q => p_0_in_0(16)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(16),
      Q => p_0_in_0(17)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(17),
      Q => p_0_in_0(18)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => \shift_reg_reg_n_0_[0]\,
      Q => p_0_in_0(0)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(18),
      Q => p_0_in_0(19)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(19),
      Q => p_0_in_0(20)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(20),
      Q => p_0_in_0(21)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(21),
      Q => p_0_in_0(22)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(22),
      Q => p_0_in_0(23)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(23),
      Q => p_0_in_0(24)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(24),
      Q => p_0_in_0(25)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(25),
      Q => p_0_in_0(26)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(26),
      Q => p_0_in_0(27)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(27),
      Q => p_0_in_0(28)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(0),
      Q => p_0_in_0(1)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(28),
      Q => p_0_in_0(29)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(29),
      Q => p_0_in_0(30)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(30),
      Q => p_0_in_0(31)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(31),
      Q => p_0_in_0(32)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(32),
      Q => p_0_in_0(33)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(1),
      Q => p_0_in_0(2)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(2),
      Q => p_0_in_0(3)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(3),
      Q => p_0_in_0(4)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(4),
      Q => p_0_in_0(5)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(5),
      Q => p_0_in_0(6)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(6),
      Q => p_0_in_0(7)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => p_0_in_0(7),
      Q => p_0_in_0(8)
    );
sin_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => resp_nxt(0),
      Q => sin_reg,
      R => '0'
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[0]_i_2__2_n_0\,
      O => \state[0]_i_1__1_n_0\
    );
\state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFBFFFF0F3F0000"
    )
        port map (
      I0 => \state[2]_i_3__2_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__2_n_0\,
      I5 => state(0),
      O => \state[0]_i_2__2_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[1]_i_2__2_n_0\,
      O => \state[1]_i_1__1_n_0\
    );
\state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFF3C000000"
    )
        port map (
      I0 => \state[2]_i_3__2_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__2_n_0\,
      I5 => state(1),
      O => \state[1]_i_2__2_n_0\
    );
\state[2]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      O => \state[2]_i_10__2_n_0\
    );
\state[2]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      I1 => \bitcount_reg_n_0_[11]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[9]\,
      O => \state[2]_i_11__2_n_0\
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[2]_i_2__2_n_0\,
      O => \state[2]_i_1__1_n_0\
    );
\state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF10000000"
    )
        port map (
      I0 => \state[2]_i_3__2_n_0\,
      I1 => sin_reg,
      I2 => state(1),
      I3 => state(0),
      I4 => \z1_sin_reg_i_1__2_n_0\,
      I5 => state(2),
      O => \state[2]_i_2__2_n_0\
    );
\state[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_4__2_n_0\,
      I1 => \state[2]_i_5__2_n_0\,
      I2 => \state[2]_i_6__2_n_0\,
      I3 => \state[2]_i_7__2_n_0\,
      O => \state[2]_i_3__2_n_0\
    );
\state[2]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[23]\,
      I3 => \bitcount_reg_n_0_[22]\,
      I4 => \state[2]_i_8__2_n_0\,
      O => \state[2]_i_4__2_n_0\
    );
\state[2]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[30]\,
      I3 => \bitcount_reg_n_0_[31]\,
      I4 => \state[2]_i_9__2_n_0\,
      O => \state[2]_i_5__2_n_0\
    );
\state[2]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[7]\,
      I3 => \bitcount_reg_n_0_[6]\,
      I4 => \state[2]_i_10__2_n_0\,
      O => \state[2]_i_6__2_n_0\
    );
\state[2]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[15]\,
      I3 => \bitcount_reg_n_0_[14]\,
      I4 => \state[2]_i_11__2_n_0\,
      O => \state[2]_i_7__2_n_0\
    );
\state[2]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      I1 => \bitcount_reg_n_0_[19]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[17]\,
      O => \state[2]_i_8__2_n_0\
    );
\state[2]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      I1 => \bitcount_reg_n_0_[27]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[25]\,
      O => \state[2]_i_9__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__1_n_0\,
      Q => state(2),
      R => '0'
    );
\stopbit_fail_cnt[0]_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      O => \stopbit_fail_cnt[0]_i_10__2_n_0\
    );
\stopbit_fail_cnt[0]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[25]\,
      I3 => \bitcount_reg_n_0_[26]\,
      O => \stopbit_fail_cnt[0]_i_11__2_n_0\
    );
\stopbit_fail_cnt[0]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      I1 => \bitcount_reg_n_0_[21]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[23]\,
      I4 => \stopbit_fail_cnt[0]_i_15__2_n_0\,
      O => \stopbit_fail_cnt[0]_i_12__2_n_0\
    );
\stopbit_fail_cnt[0]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[9]\,
      I3 => \bitcount_reg_n_0_[10]\,
      O => \stopbit_fail_cnt[0]_i_13__2_n_0\
    );
\stopbit_fail_cnt[0]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      I1 => \bitcount_reg_n_0_[5]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[7]\,
      I4 => \stopbit_fail_cnt[0]_i_16__2_n_0\,
      O => \stopbit_fail_cnt[0]_i_14__2_n_0\
    );
\stopbit_fail_cnt[0]_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[17]\,
      I3 => \bitcount_reg_n_0_[18]\,
      O => \stopbit_fail_cnt[0]_i_15__2_n_0\
    );
\stopbit_fail_cnt[0]_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => \bitcount_reg_n_0_[2]\,
      O => \stopbit_fail_cnt[0]_i_16__2_n_0\
    );
\stopbit_fail_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \z1_sin_reg_i_1__2_n_0\,
      I1 => \stopbit_fail_cnt[0]_i_3__2_n_0\,
      I2 => state(2),
      I3 => \stopbit_fail_cnt[0]_i_4__2_n_0\,
      I4 => \stopbit_fail_cnt[0]_i_5__2_n_0\,
      I5 => \stopbit_fail_cnt[0]_i_6__2_n_0\,
      O => \stopbit_fail_cnt[0]_i_1__2_n_0\
    );
\stopbit_fail_cnt[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \stopbit_fail_cnt[0]_i_3__2_n_0\
    );
\stopbit_fail_cnt[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_11__2_n_0\,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[31]\,
      I3 => \bitcount_reg_n_0_[29]\,
      I4 => \bitcount_reg_n_0_[30]\,
      I5 => \stopbit_fail_cnt[0]_i_12__2_n_0\,
      O => \stopbit_fail_cnt[0]_i_4__2_n_0\
    );
\stopbit_fail_cnt[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_13__2_n_0\,
      I1 => \bitcount_reg_n_0_[15]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[13]\,
      I4 => \bitcount_reg_n_0_[14]\,
      I5 => \stopbit_fail_cnt[0]_i_14__2_n_0\,
      O => \stopbit_fail_cnt[0]_i_5__2_n_0\
    );
\stopbit_fail_cnt[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFCFCF"
    )
        port map (
      I0 => \state[2]_i_3__2_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__2_n_0\,
      I5 => state(0),
      O => \stopbit_fail_cnt[0]_i_6__2_n_0\
    );
\stopbit_fail_cnt[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      O => \stopbit_fail_cnt[0]_i_7__2_n_0\
    );
\stopbit_fail_cnt[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      O => \stopbit_fail_cnt[0]_i_8__2_n_0\
    );
\stopbit_fail_cnt[0]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      O => \stopbit_fail_cnt[0]_i_9__2_n_0\
    );
\stopbit_fail_cnt[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      O => \stopbit_fail_cnt[12]_i_2__2_n_0\
    );
\stopbit_fail_cnt[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      O => \stopbit_fail_cnt[12]_i_3__2_n_0\
    );
\stopbit_fail_cnt[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      O => \stopbit_fail_cnt[12]_i_4__2_n_0\
    );
\stopbit_fail_cnt[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      O => \stopbit_fail_cnt[12]_i_5__2_n_0\
    );
\stopbit_fail_cnt[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      O => \stopbit_fail_cnt[16]_i_2__2_n_0\
    );
\stopbit_fail_cnt[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      O => \stopbit_fail_cnt[16]_i_3__2_n_0\
    );
\stopbit_fail_cnt[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      O => \stopbit_fail_cnt[16]_i_4__2_n_0\
    );
\stopbit_fail_cnt[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      O => \stopbit_fail_cnt[16]_i_5__2_n_0\
    );
\stopbit_fail_cnt[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      O => \stopbit_fail_cnt[20]_i_2__2_n_0\
    );
\stopbit_fail_cnt[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      O => \stopbit_fail_cnt[20]_i_3__2_n_0\
    );
\stopbit_fail_cnt[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      O => \stopbit_fail_cnt[20]_i_4__2_n_0\
    );
\stopbit_fail_cnt[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      O => \stopbit_fail_cnt[20]_i_5__2_n_0\
    );
\stopbit_fail_cnt[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      O => \stopbit_fail_cnt[24]_i_2__2_n_0\
    );
\stopbit_fail_cnt[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      O => \stopbit_fail_cnt[24]_i_3__2_n_0\
    );
\stopbit_fail_cnt[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      O => \stopbit_fail_cnt[24]_i_4__2_n_0\
    );
\stopbit_fail_cnt[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      O => \stopbit_fail_cnt[24]_i_5__2_n_0\
    );
\stopbit_fail_cnt[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      O => \stopbit_fail_cnt[28]_i_2__2_n_0\
    );
\stopbit_fail_cnt[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      O => \stopbit_fail_cnt[28]_i_3__2_n_0\
    );
\stopbit_fail_cnt[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      O => \stopbit_fail_cnt[28]_i_4__2_n_0\
    );
\stopbit_fail_cnt[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      O => \stopbit_fail_cnt[28]_i_5__2_n_0\
    );
\stopbit_fail_cnt[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      O => \stopbit_fail_cnt[4]_i_2__2_n_0\
    );
\stopbit_fail_cnt[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      O => \stopbit_fail_cnt[4]_i_3__2_n_0\
    );
\stopbit_fail_cnt[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      O => \stopbit_fail_cnt[4]_i_4__2_n_0\
    );
\stopbit_fail_cnt[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      O => \stopbit_fail_cnt[4]_i_5__2_n_0\
    );
\stopbit_fail_cnt[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      O => \stopbit_fail_cnt[8]_i_2__2_n_0\
    );
\stopbit_fail_cnt[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      O => \stopbit_fail_cnt[8]_i_3__2_n_0\
    );
\stopbit_fail_cnt[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      O => \stopbit_fail_cnt[8]_i_4__2_n_0\
    );
\stopbit_fail_cnt[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      O => \stopbit_fail_cnt[8]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__2_n_7\,
      Q => rx_stopbit_fails(0)
    );
\stopbit_fail_cnt_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stopbit_fail_cnt_reg[0]_i_2__2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[0]_i_2__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[0]_i_2__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \stopbit_fail_cnt_reg[0]_i_2__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[0]_i_2__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[0]_i_2__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[0]_i_2__2_n_7\,
      S(3) => \stopbit_fail_cnt[0]_i_7__2_n_0\,
      S(2) => \stopbit_fail_cnt[0]_i_8__2_n_0\,
      S(1) => \stopbit_fail_cnt[0]_i_9__2_n_0\,
      S(0) => \stopbit_fail_cnt[0]_i_10__2_n_0\
    );
\stopbit_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__2_n_5\,
      Q => stopbit_fail_cnt_reg(10)
    );
\stopbit_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__2_n_4\,
      Q => stopbit_fail_cnt_reg(11)
    );
\stopbit_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__2_n_7\,
      Q => stopbit_fail_cnt_reg(12)
    );
\stopbit_fail_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[12]_i_1__2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[12]_i_1__2_n_7\,
      S(3) => \stopbit_fail_cnt[12]_i_2__2_n_0\,
      S(2) => \stopbit_fail_cnt[12]_i_3__2_n_0\,
      S(1) => \stopbit_fail_cnt[12]_i_4__2_n_0\,
      S(0) => \stopbit_fail_cnt[12]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__2_n_6\,
      Q => stopbit_fail_cnt_reg(13)
    );
\stopbit_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__2_n_5\,
      Q => stopbit_fail_cnt_reg(14)
    );
\stopbit_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__2_n_4\,
      Q => stopbit_fail_cnt_reg(15)
    );
\stopbit_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__2_n_7\,
      Q => stopbit_fail_cnt_reg(16)
    );
\stopbit_fail_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[12]_i_1__2_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[16]_i_1__2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[16]_i_1__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[16]_i_1__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[16]_i_1__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[16]_i_1__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[16]_i_1__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[16]_i_1__2_n_7\,
      S(3) => \stopbit_fail_cnt[16]_i_2__2_n_0\,
      S(2) => \stopbit_fail_cnt[16]_i_3__2_n_0\,
      S(1) => \stopbit_fail_cnt[16]_i_4__2_n_0\,
      S(0) => \stopbit_fail_cnt[16]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__2_n_6\,
      Q => stopbit_fail_cnt_reg(17)
    );
\stopbit_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__2_n_5\,
      Q => stopbit_fail_cnt_reg(18)
    );
\stopbit_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__2_n_4\,
      Q => stopbit_fail_cnt_reg(19)
    );
\stopbit_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__2_n_6\,
      Q => stopbit_fail_cnt_reg(1)
    );
\stopbit_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__2_n_7\,
      Q => stopbit_fail_cnt_reg(20)
    );
\stopbit_fail_cnt_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[16]_i_1__2_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[20]_i_1__2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[20]_i_1__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[20]_i_1__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[20]_i_1__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[20]_i_1__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[20]_i_1__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[20]_i_1__2_n_7\,
      S(3) => \stopbit_fail_cnt[20]_i_2__2_n_0\,
      S(2) => \stopbit_fail_cnt[20]_i_3__2_n_0\,
      S(1) => \stopbit_fail_cnt[20]_i_4__2_n_0\,
      S(0) => \stopbit_fail_cnt[20]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__2_n_6\,
      Q => stopbit_fail_cnt_reg(21)
    );
\stopbit_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__2_n_5\,
      Q => stopbit_fail_cnt_reg(22)
    );
\stopbit_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__2_n_4\,
      Q => stopbit_fail_cnt_reg(23)
    );
\stopbit_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__2_n_7\,
      Q => stopbit_fail_cnt_reg(24)
    );
\stopbit_fail_cnt_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[20]_i_1__2_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[24]_i_1__2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[24]_i_1__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[24]_i_1__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[24]_i_1__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[24]_i_1__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[24]_i_1__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[24]_i_1__2_n_7\,
      S(3) => \stopbit_fail_cnt[24]_i_2__2_n_0\,
      S(2) => \stopbit_fail_cnt[24]_i_3__2_n_0\,
      S(1) => \stopbit_fail_cnt[24]_i_4__2_n_0\,
      S(0) => \stopbit_fail_cnt[24]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__2_n_6\,
      Q => stopbit_fail_cnt_reg(25)
    );
\stopbit_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__2_n_5\,
      Q => stopbit_fail_cnt_reg(26)
    );
\stopbit_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__2_n_4\,
      Q => stopbit_fail_cnt_reg(27)
    );
\stopbit_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__2_n_7\,
      Q => stopbit_fail_cnt_reg(28)
    );
\stopbit_fail_cnt_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_stopbit_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \stopbit_fail_cnt_reg[28]_i_1__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[28]_i_1__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[28]_i_1__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[28]_i_1__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[28]_i_1__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[28]_i_1__2_n_7\,
      S(3) => \stopbit_fail_cnt[28]_i_2__2_n_0\,
      S(2) => \stopbit_fail_cnt[28]_i_3__2_n_0\,
      S(1) => \stopbit_fail_cnt[28]_i_4__2_n_0\,
      S(0) => \stopbit_fail_cnt[28]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__2_n_6\,
      Q => stopbit_fail_cnt_reg(29)
    );
\stopbit_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__2_n_5\,
      Q => stopbit_fail_cnt_reg(2)
    );
\stopbit_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__2_n_5\,
      Q => stopbit_fail_cnt_reg(30)
    );
\stopbit_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__2_n_4\,
      Q => stopbit_fail_cnt_reg(31)
    );
\stopbit_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__2_n_4\,
      Q => stopbit_fail_cnt_reg(3)
    );
\stopbit_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__2_n_7\,
      Q => stopbit_fail_cnt_reg(4)
    );
\stopbit_fail_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[0]_i_2__2_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[4]_i_1__2_n_7\,
      S(3) => \stopbit_fail_cnt[4]_i_2__2_n_0\,
      S(2) => \stopbit_fail_cnt[4]_i_3__2_n_0\,
      S(1) => \stopbit_fail_cnt[4]_i_4__2_n_0\,
      S(0) => \stopbit_fail_cnt[4]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__2_n_6\,
      Q => stopbit_fail_cnt_reg(5)
    );
\stopbit_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__2_n_5\,
      Q => stopbit_fail_cnt_reg(6)
    );
\stopbit_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__2_n_4\,
      Q => stopbit_fail_cnt_reg(7)
    );
\stopbit_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__2_n_7\,
      Q => stopbit_fail_cnt_reg(8)
    );
\stopbit_fail_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[8]_i_1__2_n_7\,
      S(3) => \stopbit_fail_cnt[8]_i_2__2_n_0\,
      S(2) => \stopbit_fail_cnt[8]_i_3__2_n_0\,
      S(1) => \stopbit_fail_cnt[8]_i_4__2_n_0\,
      S(0) => \stopbit_fail_cnt[8]_i_5__2_n_0\
    );
\stopbit_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__2_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__2_n_6\,
      Q => stopbit_fail_cnt_reg(9)
    );
z1_sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sclock_reg,
      Q => z1_sclock_reg,
      R => '0'
    );
\z1_sin_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_sclock_reg,
      I1 => sclock_reg,
      O => \z1_sin_reg_i_1__2_n_0\
    );
\z1_sin_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \z1_sin_reg_i_2__0_n_0\
    );
z1_sin_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__2_n_0\,
      CLR => \z1_sin_reg_i_2__0_n_0\,
      D => sin_reg,
      Q => z1_sin_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_deserialize_19 is
  port (
    rx_fifo_wr : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err_reg : out STD_LOGIC;
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \rd_data_reg[4]\ : out STD_LOGIC;
    \rd_data_reg[5]\ : out STD_LOGIC;
    \rd_data_reg[6]\ : out STD_LOGIC;
    \rd_data_reg[7]\ : out STD_LOGIC;
    \rd_data_reg[8]\ : out STD_LOGIC;
    \rd_data_reg[9]\ : out STD_LOGIC;
    \rd_data_reg[10]\ : out STD_LOGIC;
    \rd_data_reg[11]\ : out STD_LOGIC;
    \rd_data_reg[12]\ : out STD_LOGIC;
    \rd_data_reg[13]\ : out STD_LOGIC;
    \rd_data_reg[14]\ : out STD_LOGIC;
    \rd_data_reg[15]\ : out STD_LOGIC;
    \rd_data_reg[16]\ : out STD_LOGIC;
    \rd_data_reg[17]\ : out STD_LOGIC;
    \rd_data_reg[18]\ : out STD_LOGIC;
    \rd_data_reg[19]\ : out STD_LOGIC;
    \rd_data_reg[20]\ : out STD_LOGIC;
    \rd_data_reg[21]\ : out STD_LOGIC;
    \rd_data_reg[22]\ : out STD_LOGIC;
    \rd_data_reg[23]\ : out STD_LOGIC;
    \rd_data_reg[24]\ : out STD_LOGIC;
    \rd_data_reg[25]\ : out STD_LOGIC;
    \rd_data_reg[26]\ : out STD_LOGIC;
    \rd_data_reg[27]\ : out STD_LOGIC;
    \rd_data_reg[28]\ : out STD_LOGIC;
    \rd_data_reg[29]\ : out STD_LOGIC;
    \rd_data_reg[30]\ : out STD_LOGIC;
    \rd_data_reg[31]\ : out STD_LOGIC;
    \status_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rx_err : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    tx_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sector_rd_data[3]__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_deserialize_19 : entity is "deserialize";
end block_design_pfs_daughtercard_0_0_deserialize_19;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_deserialize_19 is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitcount : STD_LOGIC;
  signal \bitcount0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \bitcount[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[17]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[18]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[19]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[20]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[21]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[22]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[23]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[24]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[25]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[26]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[27]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[28]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[29]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[30]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[31]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_rdy1_out : STD_LOGIC;
  signal \dout_rdy_i_10__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_3__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_4__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_5__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_6__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_7__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_8__1_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_9__1_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \parity_fail_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_5__1_n_0\ : STD_LOGIC;
  signal parity_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \parity_fail_cnt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \rd_data[10]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_13_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_5__1_n_0\ : STD_LOGIC;
  signal rx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cnt_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal rx_parity_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_stopbit_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sclock_reg : STD_LOGIC;
  signal \sector_rd_data[2]__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sin_reg : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_5__1_n_0\ : STD_LOGIC;
  signal stopbit_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal z1_sclock_reg : STD_LOGIC;
  signal z1_sin_reg : STD_LOGIC;
  signal \z1_sin_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \z1_sin_reg_i_2__4_n_0\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_parity_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rx_cnt_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stopbit_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bitcount[10]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \bitcount[11]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \bitcount[12]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bitcount[13]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \bitcount[14]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bitcount[15]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bitcount[16]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bitcount[17]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bitcount[18]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \bitcount[20]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bitcount[21]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bitcount[22]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bitcount[23]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bitcount[24]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bitcount[25]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \bitcount[26]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bitcount[27]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \bitcount[28]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \bitcount[29]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \bitcount[2]_i_1__7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \bitcount[30]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bitcount[31]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bitcount[3]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bitcount[4]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bitcount[5]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bitcount[6]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bitcount[7]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bitcount[8]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bitcount[9]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \state[1]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \state[2]_i_10__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \state[2]_i_11__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \state[2]_i_8__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \state[2]_i_9__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_11__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_13__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_15__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_16__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_3__1\ : label is "soft_lutpair54";
begin
  AR(0) <= \^ar\(0);
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => \bitcount_reg_n_0_[0]\,
      DI(3) => \bitcount_reg_n_0_[4]\,
      DI(2) => \bitcount_reg_n_0_[3]\,
      DI(1) => \bitcount_reg_n_0_[2]\,
      DI(0) => \bitcount_reg_n_0_[1]\,
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__1_n_0\,
      S(2) => \bitcount0_carry_i_2__1_n_0\,
      S(1) => \bitcount0_carry_i_3__1_n_0\,
      S(0) => \bitcount0_carry_i_4__1_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[8]\,
      DI(2) => \bitcount_reg_n_0_[7]\,
      DI(1) => \bitcount_reg_n_0_[6]\,
      DI(0) => \bitcount_reg_n_0_[5]\,
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__1_n_0\,
      S(2) => \bitcount0_carry__0_i_2__1_n_0\,
      S(1) => \bitcount0_carry__0_i_3__1_n_0\,
      S(0) => \bitcount0_carry__0_i_4__1_n_0\
    );
\bitcount0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[8]\,
      O => \bitcount0_carry__0_i_1__1_n_0\
    );
\bitcount0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[7]\,
      O => \bitcount0_carry__0_i_2__1_n_0\
    );
\bitcount0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      O => \bitcount0_carry__0_i_3__1_n_0\
    );
\bitcount0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      O => \bitcount0_carry__0_i_4__1_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[12]\,
      DI(2) => \bitcount_reg_n_0_[11]\,
      DI(1) => \bitcount_reg_n_0_[10]\,
      DI(0) => \bitcount_reg_n_0_[9]\,
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__1_n_0\,
      S(2) => \bitcount0_carry__1_i_2__1_n_0\,
      S(1) => \bitcount0_carry__1_i_3__1_n_0\,
      S(0) => \bitcount0_carry__1_i_4__1_n_0\
    );
\bitcount0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[12]\,
      O => \bitcount0_carry__1_i_1__1_n_0\
    );
\bitcount0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      O => \bitcount0_carry__1_i_2__1_n_0\
    );
\bitcount0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      O => \bitcount0_carry__1_i_3__1_n_0\
    );
\bitcount0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[9]\,
      O => \bitcount0_carry__1_i_4__1_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[16]\,
      DI(2) => \bitcount_reg_n_0_[15]\,
      DI(1) => \bitcount_reg_n_0_[14]\,
      DI(0) => \bitcount_reg_n_0_[13]\,
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__1_n_0\,
      S(2) => \bitcount0_carry__2_i_2__1_n_0\,
      S(1) => \bitcount0_carry__2_i_3__1_n_0\,
      S(0) => \bitcount0_carry__2_i_4__1_n_0\
    );
\bitcount0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[16]\,
      O => \bitcount0_carry__2_i_1__1_n_0\
    );
\bitcount0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[15]\,
      O => \bitcount0_carry__2_i_2__1_n_0\
    );
\bitcount0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[14]\,
      O => \bitcount0_carry__2_i_3__1_n_0\
    );
\bitcount0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      O => \bitcount0_carry__2_i_4__1_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[20]\,
      DI(2) => \bitcount_reg_n_0_[19]\,
      DI(1) => \bitcount_reg_n_0_[18]\,
      DI(0) => \bitcount_reg_n_0_[17]\,
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__1_n_0\,
      S(2) => \bitcount0_carry__3_i_2__1_n_0\,
      S(1) => \bitcount0_carry__3_i_3__1_n_0\,
      S(0) => \bitcount0_carry__3_i_4__1_n_0\
    );
\bitcount0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[20]\,
      O => \bitcount0_carry__3_i_1__1_n_0\
    );
\bitcount0_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      O => \bitcount0_carry__3_i_2__1_n_0\
    );
\bitcount0_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      O => \bitcount0_carry__3_i_3__1_n_0\
    );
\bitcount0_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[17]\,
      O => \bitcount0_carry__3_i_4__1_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[24]\,
      DI(2) => \bitcount_reg_n_0_[23]\,
      DI(1) => \bitcount_reg_n_0_[22]\,
      DI(0) => \bitcount_reg_n_0_[21]\,
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__1_n_0\,
      S(2) => \bitcount0_carry__4_i_2__1_n_0\,
      S(1) => \bitcount0_carry__4_i_3__1_n_0\,
      S(0) => \bitcount0_carry__4_i_4__1_n_0\
    );
\bitcount0_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[24]\,
      O => \bitcount0_carry__4_i_1__1_n_0\
    );
\bitcount0_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[23]\,
      O => \bitcount0_carry__4_i_2__1_n_0\
    );
\bitcount0_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      O => \bitcount0_carry__4_i_3__1_n_0\
    );
\bitcount0_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      O => \bitcount0_carry__4_i_4__1_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[28]\,
      DI(2) => \bitcount_reg_n_0_[27]\,
      DI(1) => \bitcount_reg_n_0_[26]\,
      DI(0) => \bitcount_reg_n_0_[25]\,
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__1_n_0\,
      S(2) => \bitcount0_carry__5_i_2__1_n_0\,
      S(1) => \bitcount0_carry__5_i_3__1_n_0\,
      S(0) => \bitcount0_carry__5_i_4__1_n_0\
    );
\bitcount0_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[28]\,
      O => \bitcount0_carry__5_i_1__1_n_0\
    );
\bitcount0_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      O => \bitcount0_carry__5_i_2__1_n_0\
    );
\bitcount0_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      O => \bitcount0_carry__5_i_3__1_n_0\
    );
\bitcount0_carry__5_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[25]\,
      O => \bitcount0_carry__5_i_4__1_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bitcount_reg_n_0_[30]\,
      DI(0) => \bitcount_reg_n_0_[29]\,
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__1_n_0\,
      S(1) => \bitcount0_carry__6_i_2__1_n_0\,
      S(0) => \bitcount0_carry__6_i_3__1_n_0\
    );
\bitcount0_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[31]\,
      O => \bitcount0_carry__6_i_1__1_n_0\
    );
\bitcount0_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[30]\,
      O => \bitcount0_carry__6_i_2__1_n_0\
    );
\bitcount0_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      O => \bitcount0_carry__6_i_3__1_n_0\
    );
\bitcount0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[4]\,
      O => \bitcount0_carry_i_1__1_n_0\
    );
\bitcount0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      O => \bitcount0_carry_i_2__1_n_0\
    );
\bitcount0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      O => \bitcount0_carry_i_3__1_n_0\
    );
\bitcount0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      O => \bitcount0_carry_i_4__1_n_0\
    );
\bitcount[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[0]_i_1__1_n_0\
    );
\bitcount[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_6\,
      O => \bitcount[10]_i_1__1_n_0\
    );
\bitcount[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_5\,
      O => \bitcount[11]_i_1__1_n_0\
    );
\bitcount[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_4\,
      O => \bitcount[12]_i_1__1_n_0\
    );
\bitcount[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_7\,
      O => \bitcount[13]_i_1__1_n_0\
    );
\bitcount[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_6\,
      O => \bitcount[14]_i_1__1_n_0\
    );
\bitcount[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_5\,
      O => \bitcount[15]_i_1__1_n_0\
    );
\bitcount[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_4\,
      O => \bitcount[16]_i_1__1_n_0\
    );
\bitcount[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_7\,
      O => \bitcount[17]_i_1__1_n_0\
    );
\bitcount[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_6\,
      O => \bitcount[18]_i_1__1_n_0\
    );
\bitcount[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_5\,
      O => \bitcount[19]_i_1__1_n_0\
    );
\bitcount[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_7,
      I1 => state(0),
      O => \bitcount[1]_i_1__1_n_0\
    );
\bitcount[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_4\,
      O => \bitcount[20]_i_1__1_n_0\
    );
\bitcount[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_7\,
      O => \bitcount[21]_i_1__1_n_0\
    );
\bitcount[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_6\,
      O => \bitcount[22]_i_1__1_n_0\
    );
\bitcount[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_5\,
      O => \bitcount[23]_i_1__1_n_0\
    );
\bitcount[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_4\,
      O => \bitcount[24]_i_1__1_n_0\
    );
\bitcount[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_7\,
      O => \bitcount[25]_i_1__1_n_0\
    );
\bitcount[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_6\,
      O => \bitcount[26]_i_1__1_n_0\
    );
\bitcount[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_5\,
      O => \bitcount[27]_i_1__1_n_0\
    );
\bitcount[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_4\,
      O => \bitcount[28]_i_1__1_n_0\
    );
\bitcount[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_7\,
      O => \bitcount[29]_i_1__1_n_0\
    );
\bitcount[2]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_6,
      O => \bitcount[2]_i_1__7_n_0\
    );
\bitcount[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_6\,
      O => \bitcount[30]_i_1__1_n_0\
    );
\bitcount[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => state(1),
      O => bitcount
    );
\bitcount[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_5\,
      O => \bitcount[31]_i_2__1_n_0\
    );
\bitcount[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_5,
      O => \bitcount[3]_i_1__1_n_0\
    );
\bitcount[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_4,
      O => \bitcount[4]_i_1__1_n_0\
    );
\bitcount[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => state(0),
      O => \bitcount[5]_i_1__1_n_0\
    );
\bitcount[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_6\,
      O => \bitcount[6]_i_1__1_n_0\
    );
\bitcount[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_5\,
      O => \bitcount[7]_i_1__1_n_0\
    );
\bitcount[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_4\,
      O => \bitcount[8]_i_1__1_n_0\
    );
\bitcount[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_7\,
      O => \bitcount[9]_i_1__1_n_0\
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[0]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[0]\
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[10]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[10]\
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[11]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[11]\
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[12]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[12]\
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[13]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[13]\
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[14]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[14]\
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[15]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[15]\
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[16]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[16]\
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[17]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[17]\
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[18]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[18]\
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[19]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[19]\
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[1]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[1]\
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[20]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[20]\
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[21]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[21]\
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[22]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[22]\
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[23]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[23]\
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[24]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[24]\
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[25]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[25]\
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[26]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[26]\
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[27]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[27]\
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[28]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[28]\
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[29]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[29]\
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[2]_i_1__7_n_0\,
      Q => \bitcount_reg_n_0_[2]\
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[30]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[30]\
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[31]_i_2__1_n_0\,
      Q => \bitcount_reg_n_0_[31]\
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[3]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[3]\
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[4]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[4]\
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[5]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[5]\
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[6]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[6]\
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[7]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[7]\
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[8]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[8]\
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[9]_i_1__1_n_0\,
      Q => \bitcount_reg_n_0_[9]\
    );
\dout_rdy_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => p_0_in_0(16),
      I2 => p_0_in_0(17),
      I3 => p_0_in_0(20),
      I4 => p_0_in_0(19),
      O => \dout_rdy_i_10__1_n_0\
    );
\dout_rdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => \dout_rdy_i_2__1_n_0\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => dout_rdy1_out
    );
\dout_rdy_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dout_rdy_i_3__1_n_0\,
      I1 => \dout_rdy_i_4__1_n_0\,
      I2 => \dout_rdy_i_5__1_n_0\,
      I3 => \dout_rdy_i_6__1_n_0\,
      O => \dout_rdy_i_2__1_n_0\
    );
\dout_rdy_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => p_0_in_0(11),
      I2 => p_0_in_0(8),
      I3 => p_0_in_0(9),
      I4 => \dout_rdy_i_7__1_n_0\,
      O => \dout_rdy_i_3__1_n_0\
    );
\dout_rdy_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_8__1_n_0\,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(7),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      O => \dout_rdy_i_4__1_n_0\
    );
\dout_rdy_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_9__1_n_0\,
      I1 => p_0_in_0(32),
      I2 => p_0_in_0(33),
      I3 => p_0_in_0(30),
      I4 => p_0_in_0(31),
      O => \dout_rdy_i_5__1_n_0\
    );
\dout_rdy_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_10__1_n_0\,
      I1 => p_0_in_0(23),
      I2 => p_0_in_0(24),
      I3 => p_0_in_0(21),
      I4 => p_0_in_0(22),
      O => \dout_rdy_i_6__1_n_0\
    );
\dout_rdy_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => p_0_in_0(12),
      I2 => p_0_in_0(15),
      I3 => p_0_in_0(14),
      O => \dout_rdy_i_7__1_n_0\
    );
\dout_rdy_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \shift_reg_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \dout_rdy_i_8__1_n_0\
    );
\dout_rdy_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => p_0_in_0(25),
      I2 => p_0_in_0(26),
      I3 => p_0_in_0(29),
      I4 => p_0_in_0(28),
      O => \dout_rdy_i_9__1_n_0\
    );
dout_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => dout_rdy1_out,
      Q => rx_fifo_wr
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(0),
      Q => \status_reg_reg[2]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(10),
      Q => \status_reg_reg[2]\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(11),
      Q => \status_reg_reg[2]\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(12),
      Q => \status_reg_reg[2]\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(13),
      Q => \status_reg_reg[2]\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(14),
      Q => \status_reg_reg[2]\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(15),
      Q => \status_reg_reg[2]\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(16),
      Q => \status_reg_reg[2]\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(17),
      Q => \status_reg_reg[2]\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(18),
      Q => \status_reg_reg[2]\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(19),
      Q => \status_reg_reg[2]\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(1),
      Q => \status_reg_reg[2]\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(20),
      Q => \status_reg_reg[2]\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(21),
      Q => \status_reg_reg[2]\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(22),
      Q => \status_reg_reg[2]\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(23),
      Q => \status_reg_reg[2]\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(24),
      Q => \status_reg_reg[2]\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(25),
      Q => \status_reg_reg[2]\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(26),
      Q => \status_reg_reg[2]\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(27),
      Q => \status_reg_reg[2]\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(28),
      Q => \status_reg_reg[2]\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(29),
      Q => \status_reg_reg[2]\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(2),
      Q => \status_reg_reg[2]\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(30),
      Q => \status_reg_reg[2]\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(31),
      Q => \status_reg_reg[2]\(31)
    );
\dout_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(32),
      Q => \status_reg_reg[2]\(32)
    );
\dout_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(33),
      Q => \status_reg_reg[2]\(33)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(3),
      Q => \status_reg_reg[2]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(4),
      Q => \status_reg_reg[2]\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(5),
      Q => \status_reg_reg[2]\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(6),
      Q => \status_reg_reg[2]\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(7),
      Q => \status_reg_reg[2]\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(8),
      Q => \status_reg_reg[2]\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(9),
      Q => \status_reg_reg[2]\(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\parity_fail_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => \dout_rdy_i_2__1_n_0\,
      I4 => state(1),
      I5 => state(0),
      O => \parity_fail_cnt[0]_i_1__1_n_0\
    );
\parity_fail_cnt[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(3),
      O => \parity_fail_cnt[0]_i_3__1_n_0\
    );
\parity_fail_cnt[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(2),
      O => \parity_fail_cnt[0]_i_4__1_n_0\
    );
\parity_fail_cnt[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(1),
      O => \parity_fail_cnt[0]_i_5__1_n_0\
    );
\parity_fail_cnt[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_parity_fails(0),
      O => \parity_fail_cnt[0]_i_6__1_n_0\
    );
\parity_fail_cnt[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(15),
      O => \parity_fail_cnt[12]_i_2__1_n_0\
    );
\parity_fail_cnt[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(14),
      O => \parity_fail_cnt[12]_i_3__1_n_0\
    );
\parity_fail_cnt[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(13),
      O => \parity_fail_cnt[12]_i_4__1_n_0\
    );
\parity_fail_cnt[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(12),
      O => \parity_fail_cnt[12]_i_5__1_n_0\
    );
\parity_fail_cnt[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(19),
      O => \parity_fail_cnt[16]_i_2__1_n_0\
    );
\parity_fail_cnt[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(18),
      O => \parity_fail_cnt[16]_i_3__1_n_0\
    );
\parity_fail_cnt[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(17),
      O => \parity_fail_cnt[16]_i_4__1_n_0\
    );
\parity_fail_cnt[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(16),
      O => \parity_fail_cnt[16]_i_5__1_n_0\
    );
\parity_fail_cnt[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(23),
      O => \parity_fail_cnt[20]_i_2__1_n_0\
    );
\parity_fail_cnt[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(22),
      O => \parity_fail_cnt[20]_i_3__1_n_0\
    );
\parity_fail_cnt[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(21),
      O => \parity_fail_cnt[20]_i_4__1_n_0\
    );
\parity_fail_cnt[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(20),
      O => \parity_fail_cnt[20]_i_5__1_n_0\
    );
\parity_fail_cnt[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(27),
      O => \parity_fail_cnt[24]_i_2__1_n_0\
    );
\parity_fail_cnt[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(26),
      O => \parity_fail_cnt[24]_i_3__1_n_0\
    );
\parity_fail_cnt[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(25),
      O => \parity_fail_cnt[24]_i_4__1_n_0\
    );
\parity_fail_cnt[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(24),
      O => \parity_fail_cnt[24]_i_5__1_n_0\
    );
\parity_fail_cnt[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(31),
      O => \parity_fail_cnt[28]_i_2__1_n_0\
    );
\parity_fail_cnt[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(30),
      O => \parity_fail_cnt[28]_i_3__1_n_0\
    );
\parity_fail_cnt[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(29),
      O => \parity_fail_cnt[28]_i_4__1_n_0\
    );
\parity_fail_cnt[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(28),
      O => \parity_fail_cnt[28]_i_5__1_n_0\
    );
\parity_fail_cnt[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(7),
      O => \parity_fail_cnt[4]_i_2__1_n_0\
    );
\parity_fail_cnt[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(6),
      O => \parity_fail_cnt[4]_i_3__1_n_0\
    );
\parity_fail_cnt[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(5),
      O => \parity_fail_cnt[4]_i_4__1_n_0\
    );
\parity_fail_cnt[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(4),
      O => \parity_fail_cnt[4]_i_5__1_n_0\
    );
\parity_fail_cnt[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(11),
      O => \parity_fail_cnt[8]_i_2__1_n_0\
    );
\parity_fail_cnt[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(10),
      O => \parity_fail_cnt[8]_i_3__1_n_0\
    );
\parity_fail_cnt[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(9),
      O => \parity_fail_cnt[8]_i_4__1_n_0\
    );
\parity_fail_cnt[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(8),
      O => \parity_fail_cnt[8]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__1_n_7\,
      Q => rx_parity_fails(0)
    );
\parity_fail_cnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \parity_fail_cnt_reg[0]_i_2__1_n_0\,
      CO(2) => \parity_fail_cnt_reg[0]_i_2__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[0]_i_2__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \parity_fail_cnt_reg[0]_i_2__1_n_4\,
      O(2) => \parity_fail_cnt_reg[0]_i_2__1_n_5\,
      O(1) => \parity_fail_cnt_reg[0]_i_2__1_n_6\,
      O(0) => \parity_fail_cnt_reg[0]_i_2__1_n_7\,
      S(3) => \parity_fail_cnt[0]_i_3__1_n_0\,
      S(2) => \parity_fail_cnt[0]_i_4__1_n_0\,
      S(1) => \parity_fail_cnt[0]_i_5__1_n_0\,
      S(0) => \parity_fail_cnt[0]_i_6__1_n_0\
    );
\parity_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__1_n_5\,
      Q => parity_fail_cnt_reg(10)
    );
\parity_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__1_n_4\,
      Q => parity_fail_cnt_reg(11)
    );
\parity_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__1_n_7\,
      Q => parity_fail_cnt_reg(12)
    );
\parity_fail_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \parity_fail_cnt_reg[12]_i_1__1_n_0\,
      CO(2) => \parity_fail_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \parity_fail_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \parity_fail_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \parity_fail_cnt_reg[12]_i_1__1_n_7\,
      S(3) => \parity_fail_cnt[12]_i_2__1_n_0\,
      S(2) => \parity_fail_cnt[12]_i_3__1_n_0\,
      S(1) => \parity_fail_cnt[12]_i_4__1_n_0\,
      S(0) => \parity_fail_cnt[12]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__1_n_6\,
      Q => parity_fail_cnt_reg(13)
    );
\parity_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__1_n_5\,
      Q => parity_fail_cnt_reg(14)
    );
\parity_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__1_n_4\,
      Q => parity_fail_cnt_reg(15)
    );
\parity_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__1_n_7\,
      Q => parity_fail_cnt_reg(16)
    );
\parity_fail_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[12]_i_1__1_n_0\,
      CO(3) => \parity_fail_cnt_reg[16]_i_1__1_n_0\,
      CO(2) => \parity_fail_cnt_reg[16]_i_1__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[16]_i_1__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[16]_i_1__1_n_4\,
      O(2) => \parity_fail_cnt_reg[16]_i_1__1_n_5\,
      O(1) => \parity_fail_cnt_reg[16]_i_1__1_n_6\,
      O(0) => \parity_fail_cnt_reg[16]_i_1__1_n_7\,
      S(3) => \parity_fail_cnt[16]_i_2__1_n_0\,
      S(2) => \parity_fail_cnt[16]_i_3__1_n_0\,
      S(1) => \parity_fail_cnt[16]_i_4__1_n_0\,
      S(0) => \parity_fail_cnt[16]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__1_n_6\,
      Q => parity_fail_cnt_reg(17)
    );
\parity_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__1_n_5\,
      Q => parity_fail_cnt_reg(18)
    );
\parity_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__1_n_4\,
      Q => parity_fail_cnt_reg(19)
    );
\parity_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__1_n_6\,
      Q => parity_fail_cnt_reg(1)
    );
\parity_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__1_n_7\,
      Q => parity_fail_cnt_reg(20)
    );
\parity_fail_cnt_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[16]_i_1__1_n_0\,
      CO(3) => \parity_fail_cnt_reg[20]_i_1__1_n_0\,
      CO(2) => \parity_fail_cnt_reg[20]_i_1__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[20]_i_1__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[20]_i_1__1_n_4\,
      O(2) => \parity_fail_cnt_reg[20]_i_1__1_n_5\,
      O(1) => \parity_fail_cnt_reg[20]_i_1__1_n_6\,
      O(0) => \parity_fail_cnt_reg[20]_i_1__1_n_7\,
      S(3) => \parity_fail_cnt[20]_i_2__1_n_0\,
      S(2) => \parity_fail_cnt[20]_i_3__1_n_0\,
      S(1) => \parity_fail_cnt[20]_i_4__1_n_0\,
      S(0) => \parity_fail_cnt[20]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__1_n_6\,
      Q => parity_fail_cnt_reg(21)
    );
\parity_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__1_n_5\,
      Q => parity_fail_cnt_reg(22)
    );
\parity_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__1_n_4\,
      Q => parity_fail_cnt_reg(23)
    );
\parity_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__1_n_7\,
      Q => parity_fail_cnt_reg(24)
    );
\parity_fail_cnt_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[20]_i_1__1_n_0\,
      CO(3) => \parity_fail_cnt_reg[24]_i_1__1_n_0\,
      CO(2) => \parity_fail_cnt_reg[24]_i_1__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[24]_i_1__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[24]_i_1__1_n_4\,
      O(2) => \parity_fail_cnt_reg[24]_i_1__1_n_5\,
      O(1) => \parity_fail_cnt_reg[24]_i_1__1_n_6\,
      O(0) => \parity_fail_cnt_reg[24]_i_1__1_n_7\,
      S(3) => \parity_fail_cnt[24]_i_2__1_n_0\,
      S(2) => \parity_fail_cnt[24]_i_3__1_n_0\,
      S(1) => \parity_fail_cnt[24]_i_4__1_n_0\,
      S(0) => \parity_fail_cnt[24]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__1_n_6\,
      Q => parity_fail_cnt_reg(25)
    );
\parity_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__1_n_5\,
      Q => parity_fail_cnt_reg(26)
    );
\parity_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__1_n_4\,
      Q => parity_fail_cnt_reg(27)
    );
\parity_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__1_n_7\,
      Q => parity_fail_cnt_reg(28)
    );
\parity_fail_cnt_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_parity_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \parity_fail_cnt_reg[28]_i_1__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[28]_i_1__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[28]_i_1__1_n_4\,
      O(2) => \parity_fail_cnt_reg[28]_i_1__1_n_5\,
      O(1) => \parity_fail_cnt_reg[28]_i_1__1_n_6\,
      O(0) => \parity_fail_cnt_reg[28]_i_1__1_n_7\,
      S(3) => \parity_fail_cnt[28]_i_2__1_n_0\,
      S(2) => \parity_fail_cnt[28]_i_3__1_n_0\,
      S(1) => \parity_fail_cnt[28]_i_4__1_n_0\,
      S(0) => \parity_fail_cnt[28]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__1_n_6\,
      Q => parity_fail_cnt_reg(29)
    );
\parity_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__1_n_5\,
      Q => parity_fail_cnt_reg(2)
    );
\parity_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__1_n_5\,
      Q => parity_fail_cnt_reg(30)
    );
\parity_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__1_n_4\,
      Q => parity_fail_cnt_reg(31)
    );
\parity_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__1_n_4\,
      Q => parity_fail_cnt_reg(3)
    );
\parity_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__1_n_7\,
      Q => parity_fail_cnt_reg(4)
    );
\parity_fail_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[0]_i_2__1_n_0\,
      CO(3) => \parity_fail_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \parity_fail_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \parity_fail_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \parity_fail_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \parity_fail_cnt_reg[4]_i_1__1_n_7\,
      S(3) => \parity_fail_cnt[4]_i_2__1_n_0\,
      S(2) => \parity_fail_cnt[4]_i_3__1_n_0\,
      S(1) => \parity_fail_cnt[4]_i_4__1_n_0\,
      S(0) => \parity_fail_cnt[4]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__1_n_6\,
      Q => parity_fail_cnt_reg(5)
    );
\parity_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__1_n_5\,
      Q => parity_fail_cnt_reg(6)
    );
\parity_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__1_n_4\,
      Q => parity_fail_cnt_reg(7)
    );
\parity_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__1_n_7\,
      Q => parity_fail_cnt_reg(8)
    );
\parity_fail_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \parity_fail_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \parity_fail_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \parity_fail_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \parity_fail_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \parity_fail_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \parity_fail_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \parity_fail_cnt_reg[8]_i_1__1_n_7\,
      S(3) => \parity_fail_cnt[8]_i_2__1_n_0\,
      S(2) => \parity_fail_cnt[8]_i_3__1_n_0\,
      S(1) => \parity_fail_cnt[8]_i_4__1_n_0\,
      S(0) => \parity_fail_cnt[8]_i_5__1_n_0\
    );
\parity_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__1_n_6\,
      Q => parity_fail_cnt_reg(9)
    );
\rd_data[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      I1 => rx_parity_fails(0),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(0),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(0),
      O => \rd_data_reg[0]\
    );
\rd_data[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      I1 => parity_fail_cnt_reg(10),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(10),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(10),
      O => \rd_data[10]_i_13_n_0\
    );
\rd_data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[10]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(6),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(6),
      O => \sector_rd_data[2]__0\(10)
    );
\rd_data[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      I1 => parity_fail_cnt_reg(11),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(11),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(11),
      O => \rd_data[11]_i_13_n_0\
    );
\rd_data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[11]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(7),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(7),
      O => \sector_rd_data[2]__0\(11)
    );
\rd_data[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      I1 => parity_fail_cnt_reg(12),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(12),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(12),
      O => \rd_data[12]_i_13_n_0\
    );
\rd_data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[12]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(8),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(8),
      O => \sector_rd_data[2]__0\(12)
    );
\rd_data[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      I1 => parity_fail_cnt_reg(13),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(13),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(13),
      O => \rd_data[13]_i_13_n_0\
    );
\rd_data[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[13]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(9),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(9),
      O => \sector_rd_data[2]__0\(13)
    );
\rd_data[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      I1 => parity_fail_cnt_reg(14),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(14),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(14),
      O => \rd_data[14]_i_13_n_0\
    );
\rd_data[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[14]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(10),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(10),
      O => \sector_rd_data[2]__0\(14)
    );
\rd_data[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      I1 => parity_fail_cnt_reg(15),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(15),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(15),
      O => \rd_data[15]_i_13_n_0\
    );
\rd_data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[15]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(11),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(11),
      O => \sector_rd_data[2]__0\(15)
    );
\rd_data[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      I1 => parity_fail_cnt_reg(16),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(16),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(16),
      O => \rd_data[16]_i_13_n_0\
    );
\rd_data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[16]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(12),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(12),
      O => \sector_rd_data[2]__0\(16)
    );
\rd_data[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      I1 => parity_fail_cnt_reg(17),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(17),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(17),
      O => \rd_data[17]_i_13_n_0\
    );
\rd_data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[17]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(13),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(13),
      O => \sector_rd_data[2]__0\(17)
    );
\rd_data[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      I1 => parity_fail_cnt_reg(18),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(18),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(18),
      O => \rd_data[18]_i_13_n_0\
    );
\rd_data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[18]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(14),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(14),
      O => \sector_rd_data[2]__0\(18)
    );
\rd_data[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      I1 => parity_fail_cnt_reg(19),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(19),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(19),
      O => \rd_data[19]_i_13_n_0\
    );
\rd_data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[19]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(15),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(15),
      O => \sector_rd_data[2]__0\(19)
    );
\rd_data[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      I1 => parity_fail_cnt_reg(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(1),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(1),
      O => \rd_data_reg[1]\
    );
\rd_data[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      I1 => parity_fail_cnt_reg(20),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(20),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(20),
      O => \rd_data[20]_i_13_n_0\
    );
\rd_data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[20]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(16),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(16),
      O => \sector_rd_data[2]__0\(20)
    );
\rd_data[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      I1 => parity_fail_cnt_reg(21),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(21),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(21),
      O => \rd_data[21]_i_13_n_0\
    );
\rd_data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[21]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(17),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(17),
      O => \sector_rd_data[2]__0\(21)
    );
\rd_data[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      I1 => parity_fail_cnt_reg(22),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(22),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(22),
      O => \rd_data[22]_i_13_n_0\
    );
\rd_data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[22]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(18),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(18),
      O => \sector_rd_data[2]__0\(22)
    );
\rd_data[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      I1 => parity_fail_cnt_reg(23),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(23),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(23),
      O => \rd_data[23]_i_13_n_0\
    );
\rd_data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[23]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(19),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(19),
      O => \sector_rd_data[2]__0\(23)
    );
\rd_data[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      I1 => parity_fail_cnt_reg(24),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(24),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(24),
      O => \rd_data[24]_i_13_n_0\
    );
\rd_data[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[24]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(20),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(20),
      O => \sector_rd_data[2]__0\(24)
    );
\rd_data[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      I1 => parity_fail_cnt_reg(25),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(25),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(25),
      O => \rd_data[25]_i_13_n_0\
    );
\rd_data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[25]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(21),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(21),
      O => \sector_rd_data[2]__0\(25)
    );
\rd_data[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      I1 => parity_fail_cnt_reg(26),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(26),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(26),
      O => \rd_data[26]_i_13_n_0\
    );
\rd_data[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[26]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(22),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(22),
      O => \sector_rd_data[2]__0\(26)
    );
\rd_data[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      I1 => parity_fail_cnt_reg(27),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(27),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(27),
      O => \rd_data[27]_i_13_n_0\
    );
\rd_data[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[27]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(23),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(23),
      O => \sector_rd_data[2]__0\(27)
    );
\rd_data[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      I1 => parity_fail_cnt_reg(28),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(28),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(28),
      O => \rd_data[28]_i_13_n_0\
    );
\rd_data[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[28]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(24),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(24),
      O => \sector_rd_data[2]__0\(28)
    );
\rd_data[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      I1 => parity_fail_cnt_reg(29),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(29),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(29),
      O => \rd_data[29]_i_13_n_0\
    );
\rd_data[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[29]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(25),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(25),
      O => \sector_rd_data[2]__0\(29)
    );
\rd_data[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      I1 => parity_fail_cnt_reg(2),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(2),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(2),
      O => \rd_data_reg[2]\
    );
\rd_data[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      I1 => parity_fail_cnt_reg(30),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(30),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(30),
      O => \rd_data[30]_i_13_n_0\
    );
\rd_data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[30]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(26),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(26),
      O => \sector_rd_data[2]__0\(30)
    );
\rd_data[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      I1 => parity_fail_cnt_reg(31),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(31),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(31),
      O => \rd_data[31]_i_13_n_0\
    );
\rd_data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[31]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(27),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(27),
      O => \sector_rd_data[2]__0\(31)
    );
\rd_data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      I1 => parity_fail_cnt_reg(3),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(3),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(3),
      O => \rd_data_reg[3]\
    );
\rd_data[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      I1 => parity_fail_cnt_reg(4),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(4),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(4),
      O => \rd_data[4]_i_13_n_0\
    );
\rd_data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[4]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(0),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(0),
      O => \sector_rd_data[2]__0\(4)
    );
\rd_data[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      I1 => parity_fail_cnt_reg(5),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(5),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(5),
      O => \rd_data[5]_i_13_n_0\
    );
\rd_data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[5]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(1),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(1),
      O => \sector_rd_data[2]__0\(5)
    );
\rd_data[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      I1 => parity_fail_cnt_reg(6),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(6),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(6),
      O => \rd_data[6]_i_13_n_0\
    );
\rd_data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[6]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(2),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(2),
      O => \sector_rd_data[2]__0\(6)
    );
\rd_data[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      I1 => parity_fail_cnt_reg(7),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(7),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(7),
      O => \rd_data[7]_i_13_n_0\
    );
\rd_data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[7]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(3),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(3),
      O => \sector_rd_data[2]__0\(7)
    );
\rd_data[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      I1 => parity_fail_cnt_reg(8),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(8),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(8),
      O => \rd_data[8]_i_13_n_0\
    );
\rd_data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[8]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(4),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(4),
      O => \sector_rd_data[2]__0\(8)
    );
\rd_data[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      I1 => parity_fail_cnt_reg(9),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(9),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => tx_cnt_reg(9),
      O => \rd_data[9]_i_13_n_0\
    );
\rd_data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[9]_i_13_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(5),
      I4 => \rd_sector_addr_reg[0]_rep\,
      I5 => DO(5),
      O => \sector_rd_data[2]__0\(9)
    );
\rd_data_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(10),
      I1 => \sector_rd_data[3]__0\(6),
      O => \rd_data_reg[10]\,
      S => p_0_in(0)
    );
\rd_data_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(11),
      I1 => \sector_rd_data[3]__0\(7),
      O => \rd_data_reg[11]\,
      S => p_0_in(0)
    );
\rd_data_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(12),
      I1 => \sector_rd_data[3]__0\(8),
      O => \rd_data_reg[12]\,
      S => p_0_in(0)
    );
\rd_data_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(13),
      I1 => \sector_rd_data[3]__0\(9),
      O => \rd_data_reg[13]\,
      S => p_0_in(0)
    );
\rd_data_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(14),
      I1 => \sector_rd_data[3]__0\(10),
      O => \rd_data_reg[14]\,
      S => p_0_in(0)
    );
\rd_data_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(15),
      I1 => \sector_rd_data[3]__0\(11),
      O => \rd_data_reg[15]\,
      S => p_0_in(0)
    );
\rd_data_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(16),
      I1 => \sector_rd_data[3]__0\(12),
      O => \rd_data_reg[16]\,
      S => p_0_in(0)
    );
\rd_data_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(17),
      I1 => \sector_rd_data[3]__0\(13),
      O => \rd_data_reg[17]\,
      S => p_0_in(0)
    );
\rd_data_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(18),
      I1 => \sector_rd_data[3]__0\(14),
      O => \rd_data_reg[18]\,
      S => p_0_in(0)
    );
\rd_data_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(19),
      I1 => \sector_rd_data[3]__0\(15),
      O => \rd_data_reg[19]\,
      S => p_0_in(0)
    );
\rd_data_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(20),
      I1 => \sector_rd_data[3]__0\(16),
      O => \rd_data_reg[20]\,
      S => p_0_in(0)
    );
\rd_data_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(21),
      I1 => \sector_rd_data[3]__0\(17),
      O => \rd_data_reg[21]\,
      S => p_0_in(0)
    );
\rd_data_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(22),
      I1 => \sector_rd_data[3]__0\(18),
      O => \rd_data_reg[22]\,
      S => p_0_in(0)
    );
\rd_data_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(23),
      I1 => \sector_rd_data[3]__0\(19),
      O => \rd_data_reg[23]\,
      S => p_0_in(0)
    );
\rd_data_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(24),
      I1 => \sector_rd_data[3]__0\(20),
      O => \rd_data_reg[24]\,
      S => p_0_in(0)
    );
\rd_data_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(25),
      I1 => \sector_rd_data[3]__0\(21),
      O => \rd_data_reg[25]\,
      S => p_0_in(0)
    );
\rd_data_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(26),
      I1 => \sector_rd_data[3]__0\(22),
      O => \rd_data_reg[26]\,
      S => p_0_in(0)
    );
\rd_data_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(27),
      I1 => \sector_rd_data[3]__0\(23),
      O => \rd_data_reg[27]\,
      S => p_0_in(0)
    );
\rd_data_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(28),
      I1 => \sector_rd_data[3]__0\(24),
      O => \rd_data_reg[28]\,
      S => p_0_in(0)
    );
\rd_data_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(29),
      I1 => \sector_rd_data[3]__0\(25),
      O => \rd_data_reg[29]\,
      S => p_0_in(0)
    );
\rd_data_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(30),
      I1 => \sector_rd_data[3]__0\(26),
      O => \rd_data_reg[30]\,
      S => p_0_in(0)
    );
\rd_data_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(31),
      I1 => \sector_rd_data[3]__0\(27),
      O => \rd_data_reg[31]\,
      S => p_0_in(0)
    );
\rd_data_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(4),
      I1 => \sector_rd_data[3]__0\(0),
      O => \rd_data_reg[4]\,
      S => p_0_in(0)
    );
\rd_data_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(5),
      I1 => \sector_rd_data[3]__0\(1),
      O => \rd_data_reg[5]\,
      S => p_0_in(0)
    );
\rd_data_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(6),
      I1 => \sector_rd_data[3]__0\(2),
      O => \rd_data_reg[6]\,
      S => p_0_in(0)
    );
\rd_data_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(7),
      I1 => \sector_rd_data[3]__0\(3),
      O => \rd_data_reg[7]\,
      S => p_0_in(0)
    );
\rd_data_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(8),
      I1 => \sector_rd_data[3]__0\(4),
      O => \rd_data_reg[8]\,
      S => p_0_in(0)
    );
\rd_data_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[2]__0\(9),
      I1 => \sector_rd_data[3]__0\(5),
      O => \rd_data_reg[9]\,
      S => p_0_in(0)
    );
\rx_cnt[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(3),
      O => \rx_cnt[0]_i_2__1_n_0\
    );
\rx_cnt[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(2),
      O => \rx_cnt[0]_i_3__1_n_0\
    );
\rx_cnt[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(1),
      O => \rx_cnt[0]_i_4__1_n_0\
    );
\rx_cnt[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(0),
      O => \rx_cnt[0]_i_5__1_n_0\
    );
\rx_cnt[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(15),
      O => \rx_cnt[12]_i_2__1_n_0\
    );
\rx_cnt[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(14),
      O => \rx_cnt[12]_i_3__1_n_0\
    );
\rx_cnt[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(13),
      O => \rx_cnt[12]_i_4__1_n_0\
    );
\rx_cnt[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(12),
      O => \rx_cnt[12]_i_5__1_n_0\
    );
\rx_cnt[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(19),
      O => \rx_cnt[16]_i_2__1_n_0\
    );
\rx_cnt[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(18),
      O => \rx_cnt[16]_i_3__1_n_0\
    );
\rx_cnt[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(17),
      O => \rx_cnt[16]_i_4__1_n_0\
    );
\rx_cnt[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(16),
      O => \rx_cnt[16]_i_5__1_n_0\
    );
\rx_cnt[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(23),
      O => \rx_cnt[20]_i_2__1_n_0\
    );
\rx_cnt[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(22),
      O => \rx_cnt[20]_i_3__1_n_0\
    );
\rx_cnt[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(21),
      O => \rx_cnt[20]_i_4__1_n_0\
    );
\rx_cnt[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(20),
      O => \rx_cnt[20]_i_5__1_n_0\
    );
\rx_cnt[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(27),
      O => \rx_cnt[24]_i_2__1_n_0\
    );
\rx_cnt[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(26),
      O => \rx_cnt[24]_i_3__1_n_0\
    );
\rx_cnt[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(25),
      O => \rx_cnt[24]_i_4__1_n_0\
    );
\rx_cnt[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(24),
      O => \rx_cnt[24]_i_5__1_n_0\
    );
\rx_cnt[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(31),
      O => \rx_cnt[28]_i_2__1_n_0\
    );
\rx_cnt[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(30),
      O => \rx_cnt[28]_i_3__1_n_0\
    );
\rx_cnt[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(29),
      O => \rx_cnt[28]_i_4__1_n_0\
    );
\rx_cnt[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(28),
      O => \rx_cnt[28]_i_5__1_n_0\
    );
\rx_cnt[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(7),
      O => \rx_cnt[4]_i_2__1_n_0\
    );
\rx_cnt[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(6),
      O => \rx_cnt[4]_i_3__1_n_0\
    );
\rx_cnt[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(5),
      O => \rx_cnt[4]_i_4__1_n_0\
    );
\rx_cnt[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(4),
      O => \rx_cnt[4]_i_5__1_n_0\
    );
\rx_cnt[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(11),
      O => \rx_cnt[8]_i_2__1_n_0\
    );
\rx_cnt[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(10),
      O => \rx_cnt[8]_i_3__1_n_0\
    );
\rx_cnt[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(9),
      O => \rx_cnt[8]_i_4__1_n_0\
    );
\rx_cnt[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(8),
      O => \rx_cnt[8]_i_5__1_n_0\
    );
\rx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__1_n_7\,
      Q => rx_cnt_reg(0)
    );
\rx_cnt_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cnt_reg[0]_i_1__1_n_0\,
      CO(2) => \rx_cnt_reg[0]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[0]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_cnt_reg[0]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[0]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[0]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[0]_i_1__1_n_7\,
      S(3) => \rx_cnt[0]_i_2__1_n_0\,
      S(2) => \rx_cnt[0]_i_3__1_n_0\,
      S(1) => \rx_cnt[0]_i_4__1_n_0\,
      S(0) => \rx_cnt[0]_i_5__1_n_0\
    );
\rx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__1_n_5\,
      Q => rx_cnt_reg(10)
    );
\rx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__1_n_4\,
      Q => rx_cnt_reg(11)
    );
\rx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__1_n_7\,
      Q => rx_cnt_reg(12)
    );
\rx_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \rx_cnt_reg[12]_i_1__1_n_0\,
      CO(2) => \rx_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[12]_i_1__1_n_7\,
      S(3) => \rx_cnt[12]_i_2__1_n_0\,
      S(2) => \rx_cnt[12]_i_3__1_n_0\,
      S(1) => \rx_cnt[12]_i_4__1_n_0\,
      S(0) => \rx_cnt[12]_i_5__1_n_0\
    );
\rx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__1_n_6\,
      Q => rx_cnt_reg(13)
    );
\rx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__1_n_5\,
      Q => rx_cnt_reg(14)
    );
\rx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__1_n_4\,
      Q => rx_cnt_reg(15)
    );
\rx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__1_n_7\,
      Q => rx_cnt_reg(16)
    );
\rx_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[12]_i_1__1_n_0\,
      CO(3) => \rx_cnt_reg[16]_i_1__1_n_0\,
      CO(2) => \rx_cnt_reg[16]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[16]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[16]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[16]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[16]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[16]_i_1__1_n_7\,
      S(3) => \rx_cnt[16]_i_2__1_n_0\,
      S(2) => \rx_cnt[16]_i_3__1_n_0\,
      S(1) => \rx_cnt[16]_i_4__1_n_0\,
      S(0) => \rx_cnt[16]_i_5__1_n_0\
    );
\rx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__1_n_6\,
      Q => rx_cnt_reg(17)
    );
\rx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__1_n_5\,
      Q => rx_cnt_reg(18)
    );
\rx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__1_n_4\,
      Q => rx_cnt_reg(19)
    );
\rx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__1_n_6\,
      Q => rx_cnt_reg(1)
    );
\rx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__1_n_7\,
      Q => rx_cnt_reg(20)
    );
\rx_cnt_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[16]_i_1__1_n_0\,
      CO(3) => \rx_cnt_reg[20]_i_1__1_n_0\,
      CO(2) => \rx_cnt_reg[20]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[20]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[20]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[20]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[20]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[20]_i_1__1_n_7\,
      S(3) => \rx_cnt[20]_i_2__1_n_0\,
      S(2) => \rx_cnt[20]_i_3__1_n_0\,
      S(1) => \rx_cnt[20]_i_4__1_n_0\,
      S(0) => \rx_cnt[20]_i_5__1_n_0\
    );
\rx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__1_n_6\,
      Q => rx_cnt_reg(21)
    );
\rx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__1_n_5\,
      Q => rx_cnt_reg(22)
    );
\rx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__1_n_4\,
      Q => rx_cnt_reg(23)
    );
\rx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__1_n_7\,
      Q => rx_cnt_reg(24)
    );
\rx_cnt_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[20]_i_1__1_n_0\,
      CO(3) => \rx_cnt_reg[24]_i_1__1_n_0\,
      CO(2) => \rx_cnt_reg[24]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[24]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[24]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[24]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[24]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[24]_i_1__1_n_7\,
      S(3) => \rx_cnt[24]_i_2__1_n_0\,
      S(2) => \rx_cnt[24]_i_3__1_n_0\,
      S(1) => \rx_cnt[24]_i_4__1_n_0\,
      S(0) => \rx_cnt[24]_i_5__1_n_0\
    );
\rx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__1_n_6\,
      Q => rx_cnt_reg(25)
    );
\rx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__1_n_5\,
      Q => rx_cnt_reg(26)
    );
\rx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__1_n_4\,
      Q => rx_cnt_reg(27)
    );
\rx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__1_n_7\,
      Q => rx_cnt_reg(28)
    );
\rx_cnt_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_rx_cnt_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \rx_cnt_reg[28]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[28]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[28]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[28]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[28]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[28]_i_1__1_n_7\,
      S(3) => \rx_cnt[28]_i_2__1_n_0\,
      S(2) => \rx_cnt[28]_i_3__1_n_0\,
      S(1) => \rx_cnt[28]_i_4__1_n_0\,
      S(0) => \rx_cnt[28]_i_5__1_n_0\
    );
\rx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__1_n_6\,
      Q => rx_cnt_reg(29)
    );
\rx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__1_n_5\,
      Q => rx_cnt_reg(2)
    );
\rx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__1_n_5\,
      Q => rx_cnt_reg(30)
    );
\rx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__1_n_4\,
      Q => rx_cnt_reg(31)
    );
\rx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__1_n_4\,
      Q => rx_cnt_reg(3)
    );
\rx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__1_n_7\,
      Q => rx_cnt_reg(4)
    );
\rx_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[0]_i_1__1_n_0\,
      CO(3) => \rx_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \rx_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[4]_i_1__1_n_7\,
      S(3) => \rx_cnt[4]_i_2__1_n_0\,
      S(2) => \rx_cnt[4]_i_3__1_n_0\,
      S(1) => \rx_cnt[4]_i_4__1_n_0\,
      S(0) => \rx_cnt[4]_i_5__1_n_0\
    );
\rx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__1_n_6\,
      Q => rx_cnt_reg(5)
    );
\rx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__1_n_5\,
      Q => rx_cnt_reg(6)
    );
\rx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__1_n_4\,
      Q => rx_cnt_reg(7)
    );
\rx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__1_n_7\,
      Q => rx_cnt_reg(8)
    );
\rx_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \rx_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \rx_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \rx_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \rx_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \rx_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \rx_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \rx_cnt_reg[8]_i_1__1_n_7\,
      S(3) => \rx_cnt[8]_i_2__1_n_0\,
      S(2) => \rx_cnt[8]_i_3__1_n_0\,
      S(1) => \rx_cnt[8]_i_4__1_n_0\,
      S(0) => \rx_cnt[8]_i_5__1_n_0\
    );
\rx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__1_n_6\,
      Q => rx_cnt_reg(9)
    );
\rx_err_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => rx_parity_fails(0),
      I3 => rx_err(0),
      I4 => rx_stopbit_fails(0),
      O => rx_err_reg
    );
sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rclk_nxt(0),
      Q => sclock_reg,
      R => '0'
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => z1_sin_reg,
      Q => \shift_reg_reg_n_0_[0]\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(8),
      Q => p_0_in_0(9)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(9),
      Q => p_0_in_0(10)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(10),
      Q => p_0_in_0(11)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(11),
      Q => p_0_in_0(12)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(12),
      Q => p_0_in_0(13)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(13),
      Q => p_0_in_0(14)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(14),
      Q => p_0_in_0(15)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(15),
      Q => p_0_in_0(16)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(16),
      Q => p_0_in_0(17)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(17),
      Q => p_0_in_0(18)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => \shift_reg_reg_n_0_[0]\,
      Q => p_0_in_0(0)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(18),
      Q => p_0_in_0(19)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(19),
      Q => p_0_in_0(20)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(20),
      Q => p_0_in_0(21)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(21),
      Q => p_0_in_0(22)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(22),
      Q => p_0_in_0(23)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(23),
      Q => p_0_in_0(24)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(24),
      Q => p_0_in_0(25)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(25),
      Q => p_0_in_0(26)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(26),
      Q => p_0_in_0(27)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(27),
      Q => p_0_in_0(28)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(0),
      Q => p_0_in_0(1)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(28),
      Q => p_0_in_0(29)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(29),
      Q => p_0_in_0(30)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(30),
      Q => p_0_in_0(31)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(31),
      Q => p_0_in_0(32)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(32),
      Q => p_0_in_0(33)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(1),
      Q => p_0_in_0(2)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(2),
      Q => p_0_in_0(3)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(3),
      Q => p_0_in_0(4)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(4),
      Q => p_0_in_0(5)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(5),
      Q => p_0_in_0(6)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(6),
      Q => p_0_in_0(7)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => p_0_in_0(7),
      Q => p_0_in_0(8)
    );
sin_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => resp_nxt(0),
      Q => sin_reg,
      R => '0'
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[0]_i_2__1_n_0\,
      O => \state[0]_i_1__2_n_0\
    );
\state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFBFFFF0F3F0000"
    )
        port map (
      I0 => \state[2]_i_3__1_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__1_n_0\,
      I5 => state(0),
      O => \state[0]_i_2__1_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[1]_i_2__1_n_0\,
      O => \state[1]_i_1__2_n_0\
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFF3C000000"
    )
        port map (
      I0 => \state[2]_i_3__1_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__1_n_0\,
      I5 => state(1),
      O => \state[1]_i_2__1_n_0\
    );
\state[2]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      O => \state[2]_i_10__1_n_0\
    );
\state[2]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      I1 => \bitcount_reg_n_0_[11]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[9]\,
      O => \state[2]_i_11__1_n_0\
    );
\state[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[2]_i_2__1_n_0\,
      O => \state[2]_i_1__2_n_0\
    );
\state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF10000000"
    )
        port map (
      I0 => \state[2]_i_3__1_n_0\,
      I1 => sin_reg,
      I2 => state(1),
      I3 => state(0),
      I4 => \z1_sin_reg_i_1__1_n_0\,
      I5 => state(2),
      O => \state[2]_i_2__1_n_0\
    );
\state[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_4__1_n_0\,
      I1 => \state[2]_i_5__1_n_0\,
      I2 => \state[2]_i_6__1_n_0\,
      I3 => \state[2]_i_7__1_n_0\,
      O => \state[2]_i_3__1_n_0\
    );
\state[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[23]\,
      I3 => \bitcount_reg_n_0_[22]\,
      I4 => \state[2]_i_8__1_n_0\,
      O => \state[2]_i_4__1_n_0\
    );
\state[2]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[30]\,
      I3 => \bitcount_reg_n_0_[31]\,
      I4 => \state[2]_i_9__1_n_0\,
      O => \state[2]_i_5__1_n_0\
    );
\state[2]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[7]\,
      I3 => \bitcount_reg_n_0_[6]\,
      I4 => \state[2]_i_10__1_n_0\,
      O => \state[2]_i_6__1_n_0\
    );
\state[2]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[15]\,
      I3 => \bitcount_reg_n_0_[14]\,
      I4 => \state[2]_i_11__1_n_0\,
      O => \state[2]_i_7__1_n_0\
    );
\state[2]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      I1 => \bitcount_reg_n_0_[19]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[17]\,
      O => \state[2]_i_8__1_n_0\
    );
\state[2]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      I1 => \bitcount_reg_n_0_[27]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[25]\,
      O => \state[2]_i_9__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__2_n_0\,
      Q => state(2),
      R => '0'
    );
\stopbit_fail_cnt[0]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      O => \stopbit_fail_cnt[0]_i_10__1_n_0\
    );
\stopbit_fail_cnt[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[25]\,
      I3 => \bitcount_reg_n_0_[26]\,
      O => \stopbit_fail_cnt[0]_i_11__1_n_0\
    );
\stopbit_fail_cnt[0]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      I1 => \bitcount_reg_n_0_[21]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[23]\,
      I4 => \stopbit_fail_cnt[0]_i_15__1_n_0\,
      O => \stopbit_fail_cnt[0]_i_12__1_n_0\
    );
\stopbit_fail_cnt[0]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[9]\,
      I3 => \bitcount_reg_n_0_[10]\,
      O => \stopbit_fail_cnt[0]_i_13__1_n_0\
    );
\stopbit_fail_cnt[0]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      I1 => \bitcount_reg_n_0_[5]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[7]\,
      I4 => \stopbit_fail_cnt[0]_i_16__1_n_0\,
      O => \stopbit_fail_cnt[0]_i_14__1_n_0\
    );
\stopbit_fail_cnt[0]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[17]\,
      I3 => \bitcount_reg_n_0_[18]\,
      O => \stopbit_fail_cnt[0]_i_15__1_n_0\
    );
\stopbit_fail_cnt[0]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => \bitcount_reg_n_0_[2]\,
      O => \stopbit_fail_cnt[0]_i_16__1_n_0\
    );
\stopbit_fail_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \z1_sin_reg_i_1__1_n_0\,
      I1 => \stopbit_fail_cnt[0]_i_3__1_n_0\,
      I2 => state(2),
      I3 => \stopbit_fail_cnt[0]_i_4__1_n_0\,
      I4 => \stopbit_fail_cnt[0]_i_5__1_n_0\,
      I5 => \stopbit_fail_cnt[0]_i_6__1_n_0\,
      O => \stopbit_fail_cnt[0]_i_1__1_n_0\
    );
\stopbit_fail_cnt[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \stopbit_fail_cnt[0]_i_3__1_n_0\
    );
\stopbit_fail_cnt[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_11__1_n_0\,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[31]\,
      I3 => \bitcount_reg_n_0_[29]\,
      I4 => \bitcount_reg_n_0_[30]\,
      I5 => \stopbit_fail_cnt[0]_i_12__1_n_0\,
      O => \stopbit_fail_cnt[0]_i_4__1_n_0\
    );
\stopbit_fail_cnt[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_13__1_n_0\,
      I1 => \bitcount_reg_n_0_[15]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[13]\,
      I4 => \bitcount_reg_n_0_[14]\,
      I5 => \stopbit_fail_cnt[0]_i_14__1_n_0\,
      O => \stopbit_fail_cnt[0]_i_5__1_n_0\
    );
\stopbit_fail_cnt[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFCFCF"
    )
        port map (
      I0 => \state[2]_i_3__1_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__1_n_0\,
      I5 => state(0),
      O => \stopbit_fail_cnt[0]_i_6__1_n_0\
    );
\stopbit_fail_cnt[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      O => \stopbit_fail_cnt[0]_i_7__1_n_0\
    );
\stopbit_fail_cnt[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      O => \stopbit_fail_cnt[0]_i_8__1_n_0\
    );
\stopbit_fail_cnt[0]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      O => \stopbit_fail_cnt[0]_i_9__1_n_0\
    );
\stopbit_fail_cnt[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      O => \stopbit_fail_cnt[12]_i_2__1_n_0\
    );
\stopbit_fail_cnt[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      O => \stopbit_fail_cnt[12]_i_3__1_n_0\
    );
\stopbit_fail_cnt[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      O => \stopbit_fail_cnt[12]_i_4__1_n_0\
    );
\stopbit_fail_cnt[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      O => \stopbit_fail_cnt[12]_i_5__1_n_0\
    );
\stopbit_fail_cnt[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      O => \stopbit_fail_cnt[16]_i_2__1_n_0\
    );
\stopbit_fail_cnt[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      O => \stopbit_fail_cnt[16]_i_3__1_n_0\
    );
\stopbit_fail_cnt[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      O => \stopbit_fail_cnt[16]_i_4__1_n_0\
    );
\stopbit_fail_cnt[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      O => \stopbit_fail_cnt[16]_i_5__1_n_0\
    );
\stopbit_fail_cnt[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      O => \stopbit_fail_cnt[20]_i_2__1_n_0\
    );
\stopbit_fail_cnt[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      O => \stopbit_fail_cnt[20]_i_3__1_n_0\
    );
\stopbit_fail_cnt[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      O => \stopbit_fail_cnt[20]_i_4__1_n_0\
    );
\stopbit_fail_cnt[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      O => \stopbit_fail_cnt[20]_i_5__1_n_0\
    );
\stopbit_fail_cnt[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      O => \stopbit_fail_cnt[24]_i_2__1_n_0\
    );
\stopbit_fail_cnt[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      O => \stopbit_fail_cnt[24]_i_3__1_n_0\
    );
\stopbit_fail_cnt[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      O => \stopbit_fail_cnt[24]_i_4__1_n_0\
    );
\stopbit_fail_cnt[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      O => \stopbit_fail_cnt[24]_i_5__1_n_0\
    );
\stopbit_fail_cnt[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      O => \stopbit_fail_cnt[28]_i_2__1_n_0\
    );
\stopbit_fail_cnt[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      O => \stopbit_fail_cnt[28]_i_3__1_n_0\
    );
\stopbit_fail_cnt[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      O => \stopbit_fail_cnt[28]_i_4__1_n_0\
    );
\stopbit_fail_cnt[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      O => \stopbit_fail_cnt[28]_i_5__1_n_0\
    );
\stopbit_fail_cnt[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      O => \stopbit_fail_cnt[4]_i_2__1_n_0\
    );
\stopbit_fail_cnt[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      O => \stopbit_fail_cnt[4]_i_3__1_n_0\
    );
\stopbit_fail_cnt[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      O => \stopbit_fail_cnt[4]_i_4__1_n_0\
    );
\stopbit_fail_cnt[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      O => \stopbit_fail_cnt[4]_i_5__1_n_0\
    );
\stopbit_fail_cnt[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      O => \stopbit_fail_cnt[8]_i_2__1_n_0\
    );
\stopbit_fail_cnt[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      O => \stopbit_fail_cnt[8]_i_3__1_n_0\
    );
\stopbit_fail_cnt[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      O => \stopbit_fail_cnt[8]_i_4__1_n_0\
    );
\stopbit_fail_cnt[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      O => \stopbit_fail_cnt[8]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__1_n_7\,
      Q => rx_stopbit_fails(0)
    );
\stopbit_fail_cnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stopbit_fail_cnt_reg[0]_i_2__1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[0]_i_2__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[0]_i_2__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \stopbit_fail_cnt_reg[0]_i_2__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[0]_i_2__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[0]_i_2__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[0]_i_2__1_n_7\,
      S(3) => \stopbit_fail_cnt[0]_i_7__1_n_0\,
      S(2) => \stopbit_fail_cnt[0]_i_8__1_n_0\,
      S(1) => \stopbit_fail_cnt[0]_i_9__1_n_0\,
      S(0) => \stopbit_fail_cnt[0]_i_10__1_n_0\
    );
\stopbit_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__1_n_5\,
      Q => stopbit_fail_cnt_reg(10)
    );
\stopbit_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__1_n_4\,
      Q => stopbit_fail_cnt_reg(11)
    );
\stopbit_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__1_n_7\,
      Q => stopbit_fail_cnt_reg(12)
    );
\stopbit_fail_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[12]_i_1__1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[12]_i_1__1_n_7\,
      S(3) => \stopbit_fail_cnt[12]_i_2__1_n_0\,
      S(2) => \stopbit_fail_cnt[12]_i_3__1_n_0\,
      S(1) => \stopbit_fail_cnt[12]_i_4__1_n_0\,
      S(0) => \stopbit_fail_cnt[12]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__1_n_6\,
      Q => stopbit_fail_cnt_reg(13)
    );
\stopbit_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__1_n_5\,
      Q => stopbit_fail_cnt_reg(14)
    );
\stopbit_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__1_n_4\,
      Q => stopbit_fail_cnt_reg(15)
    );
\stopbit_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__1_n_7\,
      Q => stopbit_fail_cnt_reg(16)
    );
\stopbit_fail_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[12]_i_1__1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[16]_i_1__1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[16]_i_1__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[16]_i_1__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[16]_i_1__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[16]_i_1__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[16]_i_1__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[16]_i_1__1_n_7\,
      S(3) => \stopbit_fail_cnt[16]_i_2__1_n_0\,
      S(2) => \stopbit_fail_cnt[16]_i_3__1_n_0\,
      S(1) => \stopbit_fail_cnt[16]_i_4__1_n_0\,
      S(0) => \stopbit_fail_cnt[16]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__1_n_6\,
      Q => stopbit_fail_cnt_reg(17)
    );
\stopbit_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__1_n_5\,
      Q => stopbit_fail_cnt_reg(18)
    );
\stopbit_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__1_n_4\,
      Q => stopbit_fail_cnt_reg(19)
    );
\stopbit_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__1_n_6\,
      Q => stopbit_fail_cnt_reg(1)
    );
\stopbit_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__1_n_7\,
      Q => stopbit_fail_cnt_reg(20)
    );
\stopbit_fail_cnt_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[16]_i_1__1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[20]_i_1__1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[20]_i_1__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[20]_i_1__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[20]_i_1__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[20]_i_1__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[20]_i_1__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[20]_i_1__1_n_7\,
      S(3) => \stopbit_fail_cnt[20]_i_2__1_n_0\,
      S(2) => \stopbit_fail_cnt[20]_i_3__1_n_0\,
      S(1) => \stopbit_fail_cnt[20]_i_4__1_n_0\,
      S(0) => \stopbit_fail_cnt[20]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__1_n_6\,
      Q => stopbit_fail_cnt_reg(21)
    );
\stopbit_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__1_n_5\,
      Q => stopbit_fail_cnt_reg(22)
    );
\stopbit_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__1_n_4\,
      Q => stopbit_fail_cnt_reg(23)
    );
\stopbit_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__1_n_7\,
      Q => stopbit_fail_cnt_reg(24)
    );
\stopbit_fail_cnt_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[20]_i_1__1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[24]_i_1__1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[24]_i_1__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[24]_i_1__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[24]_i_1__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[24]_i_1__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[24]_i_1__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[24]_i_1__1_n_7\,
      S(3) => \stopbit_fail_cnt[24]_i_2__1_n_0\,
      S(2) => \stopbit_fail_cnt[24]_i_3__1_n_0\,
      S(1) => \stopbit_fail_cnt[24]_i_4__1_n_0\,
      S(0) => \stopbit_fail_cnt[24]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__1_n_6\,
      Q => stopbit_fail_cnt_reg(25)
    );
\stopbit_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__1_n_5\,
      Q => stopbit_fail_cnt_reg(26)
    );
\stopbit_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__1_n_4\,
      Q => stopbit_fail_cnt_reg(27)
    );
\stopbit_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__1_n_7\,
      Q => stopbit_fail_cnt_reg(28)
    );
\stopbit_fail_cnt_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_stopbit_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \stopbit_fail_cnt_reg[28]_i_1__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[28]_i_1__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[28]_i_1__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[28]_i_1__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[28]_i_1__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[28]_i_1__1_n_7\,
      S(3) => \stopbit_fail_cnt[28]_i_2__1_n_0\,
      S(2) => \stopbit_fail_cnt[28]_i_3__1_n_0\,
      S(1) => \stopbit_fail_cnt[28]_i_4__1_n_0\,
      S(0) => \stopbit_fail_cnt[28]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__1_n_6\,
      Q => stopbit_fail_cnt_reg(29)
    );
\stopbit_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__1_n_5\,
      Q => stopbit_fail_cnt_reg(2)
    );
\stopbit_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__1_n_5\,
      Q => stopbit_fail_cnt_reg(30)
    );
\stopbit_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__1_n_4\,
      Q => stopbit_fail_cnt_reg(31)
    );
\stopbit_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__1_n_4\,
      Q => stopbit_fail_cnt_reg(3)
    );
\stopbit_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__1_n_7\,
      Q => stopbit_fail_cnt_reg(4)
    );
\stopbit_fail_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[0]_i_2__1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[4]_i_1__1_n_7\,
      S(3) => \stopbit_fail_cnt[4]_i_2__1_n_0\,
      S(2) => \stopbit_fail_cnt[4]_i_3__1_n_0\,
      S(1) => \stopbit_fail_cnt[4]_i_4__1_n_0\,
      S(0) => \stopbit_fail_cnt[4]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__1_n_6\,
      Q => stopbit_fail_cnt_reg(5)
    );
\stopbit_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__1_n_5\,
      Q => stopbit_fail_cnt_reg(6)
    );
\stopbit_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__1_n_4\,
      Q => stopbit_fail_cnt_reg(7)
    );
\stopbit_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__1_n_7\,
      Q => stopbit_fail_cnt_reg(8)
    );
\stopbit_fail_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[8]_i_1__1_n_7\,
      S(3) => \stopbit_fail_cnt[8]_i_2__1_n_0\,
      S(2) => \stopbit_fail_cnt[8]_i_3__1_n_0\,
      S(1) => \stopbit_fail_cnt[8]_i_4__1_n_0\,
      S(0) => \stopbit_fail_cnt[8]_i_5__1_n_0\
    );
\stopbit_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__1_n_6\,
      Q => stopbit_fail_cnt_reg(9)
    );
z1_sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sclock_reg,
      Q => z1_sclock_reg,
      R => '0'
    );
\z1_sin_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_sclock_reg,
      I1 => sclock_reg,
      O => \z1_sin_reg_i_1__1_n_0\
    );
\z1_sin_reg_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \z1_sin_reg_i_2__4_n_0\
    );
z1_sin_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__1_n_0\,
      CLR => \z1_sin_reg_i_2__4_n_0\,
      D => sin_reg,
      Q => z1_sin_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_deserialize_25 is
  port (
    rx_fifo_wr : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err_reg : out STD_LOGIC;
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \sector_rd_data[1]__0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \status_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rx_err : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    tx_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_deserialize_25 : entity is "deserialize";
end block_design_pfs_daughtercard_0_0_deserialize_25;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_deserialize_25 is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitcount : STD_LOGIC;
  signal \bitcount0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \bitcount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[17]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[18]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[19]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[20]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[21]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[22]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[23]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[24]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[25]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[26]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[27]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[28]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[29]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[30]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[31]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_rdy1_out : STD_LOGIC;
  signal \dout_rdy_i_10__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_6__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_7__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_8__0_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_9__0_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \parity_fail_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal parity_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \parity_fail_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \rd_data[10]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_16_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal rx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cnt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal rx_parity_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_stopbit_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sclock_reg : STD_LOGIC;
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sin_reg : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal stopbit_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal z1_sclock_reg : STD_LOGIC;
  signal z1_sin_reg : STD_LOGIC;
  signal \z1_sin_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \z1_sin_reg_i_2__3_n_0\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_parity_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rx_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stopbit_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bitcount[10]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bitcount[11]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bitcount[12]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bitcount[13]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bitcount[14]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bitcount[15]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bitcount[16]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bitcount[17]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bitcount[18]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bitcount[20]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bitcount[21]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bitcount[22]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bitcount[23]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bitcount[24]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bitcount[25]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bitcount[26]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bitcount[27]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bitcount[28]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bitcount[29]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bitcount[2]_i_1__6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bitcount[30]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bitcount[31]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bitcount[3]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bitcount[4]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bitcount[5]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bitcount[6]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bitcount[7]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bitcount[8]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bitcount[9]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \state[0]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state[1]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state[2]_i_10__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \state[2]_i_11__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \state[2]_i_8__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \state[2]_i_9__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_11__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_13__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_15__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_16__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_3__0\ : label is "soft_lutpair30";
begin
  AR(0) <= \^ar\(0);
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => \bitcount_reg_n_0_[0]\,
      DI(3) => \bitcount_reg_n_0_[4]\,
      DI(2) => \bitcount_reg_n_0_[3]\,
      DI(1) => \bitcount_reg_n_0_[2]\,
      DI(0) => \bitcount_reg_n_0_[1]\,
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__0_n_0\,
      S(2) => \bitcount0_carry_i_2__0_n_0\,
      S(1) => \bitcount0_carry_i_3__0_n_0\,
      S(0) => \bitcount0_carry_i_4__0_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[8]\,
      DI(2) => \bitcount_reg_n_0_[7]\,
      DI(1) => \bitcount_reg_n_0_[6]\,
      DI(0) => \bitcount_reg_n_0_[5]\,
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__0_n_0\,
      S(2) => \bitcount0_carry__0_i_2__0_n_0\,
      S(1) => \bitcount0_carry__0_i_3__0_n_0\,
      S(0) => \bitcount0_carry__0_i_4__0_n_0\
    );
\bitcount0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[8]\,
      O => \bitcount0_carry__0_i_1__0_n_0\
    );
\bitcount0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[7]\,
      O => \bitcount0_carry__0_i_2__0_n_0\
    );
\bitcount0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      O => \bitcount0_carry__0_i_3__0_n_0\
    );
\bitcount0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      O => \bitcount0_carry__0_i_4__0_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[12]\,
      DI(2) => \bitcount_reg_n_0_[11]\,
      DI(1) => \bitcount_reg_n_0_[10]\,
      DI(0) => \bitcount_reg_n_0_[9]\,
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__0_n_0\,
      S(2) => \bitcount0_carry__1_i_2__0_n_0\,
      S(1) => \bitcount0_carry__1_i_3__0_n_0\,
      S(0) => \bitcount0_carry__1_i_4__0_n_0\
    );
\bitcount0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[12]\,
      O => \bitcount0_carry__1_i_1__0_n_0\
    );
\bitcount0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      O => \bitcount0_carry__1_i_2__0_n_0\
    );
\bitcount0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      O => \bitcount0_carry__1_i_3__0_n_0\
    );
\bitcount0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[9]\,
      O => \bitcount0_carry__1_i_4__0_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[16]\,
      DI(2) => \bitcount_reg_n_0_[15]\,
      DI(1) => \bitcount_reg_n_0_[14]\,
      DI(0) => \bitcount_reg_n_0_[13]\,
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__0_n_0\,
      S(2) => \bitcount0_carry__2_i_2__0_n_0\,
      S(1) => \bitcount0_carry__2_i_3__0_n_0\,
      S(0) => \bitcount0_carry__2_i_4__0_n_0\
    );
\bitcount0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[16]\,
      O => \bitcount0_carry__2_i_1__0_n_0\
    );
\bitcount0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[15]\,
      O => \bitcount0_carry__2_i_2__0_n_0\
    );
\bitcount0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[14]\,
      O => \bitcount0_carry__2_i_3__0_n_0\
    );
\bitcount0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      O => \bitcount0_carry__2_i_4__0_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[20]\,
      DI(2) => \bitcount_reg_n_0_[19]\,
      DI(1) => \bitcount_reg_n_0_[18]\,
      DI(0) => \bitcount_reg_n_0_[17]\,
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__0_n_0\,
      S(2) => \bitcount0_carry__3_i_2__0_n_0\,
      S(1) => \bitcount0_carry__3_i_3__0_n_0\,
      S(0) => \bitcount0_carry__3_i_4__0_n_0\
    );
\bitcount0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[20]\,
      O => \bitcount0_carry__3_i_1__0_n_0\
    );
\bitcount0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      O => \bitcount0_carry__3_i_2__0_n_0\
    );
\bitcount0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      O => \bitcount0_carry__3_i_3__0_n_0\
    );
\bitcount0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[17]\,
      O => \bitcount0_carry__3_i_4__0_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[24]\,
      DI(2) => \bitcount_reg_n_0_[23]\,
      DI(1) => \bitcount_reg_n_0_[22]\,
      DI(0) => \bitcount_reg_n_0_[21]\,
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__0_n_0\,
      S(2) => \bitcount0_carry__4_i_2__0_n_0\,
      S(1) => \bitcount0_carry__4_i_3__0_n_0\,
      S(0) => \bitcount0_carry__4_i_4__0_n_0\
    );
\bitcount0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[24]\,
      O => \bitcount0_carry__4_i_1__0_n_0\
    );
\bitcount0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[23]\,
      O => \bitcount0_carry__4_i_2__0_n_0\
    );
\bitcount0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      O => \bitcount0_carry__4_i_3__0_n_0\
    );
\bitcount0_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      O => \bitcount0_carry__4_i_4__0_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[28]\,
      DI(2) => \bitcount_reg_n_0_[27]\,
      DI(1) => \bitcount_reg_n_0_[26]\,
      DI(0) => \bitcount_reg_n_0_[25]\,
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__0_n_0\,
      S(2) => \bitcount0_carry__5_i_2__0_n_0\,
      S(1) => \bitcount0_carry__5_i_3__0_n_0\,
      S(0) => \bitcount0_carry__5_i_4__0_n_0\
    );
\bitcount0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[28]\,
      O => \bitcount0_carry__5_i_1__0_n_0\
    );
\bitcount0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      O => \bitcount0_carry__5_i_2__0_n_0\
    );
\bitcount0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      O => \bitcount0_carry__5_i_3__0_n_0\
    );
\bitcount0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[25]\,
      O => \bitcount0_carry__5_i_4__0_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bitcount_reg_n_0_[30]\,
      DI(0) => \bitcount_reg_n_0_[29]\,
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__0_n_0\,
      S(1) => \bitcount0_carry__6_i_2__0_n_0\,
      S(0) => \bitcount0_carry__6_i_3__0_n_0\
    );
\bitcount0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[31]\,
      O => \bitcount0_carry__6_i_1__0_n_0\
    );
\bitcount0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[30]\,
      O => \bitcount0_carry__6_i_2__0_n_0\
    );
\bitcount0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      O => \bitcount0_carry__6_i_3__0_n_0\
    );
\bitcount0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[4]\,
      O => \bitcount0_carry_i_1__0_n_0\
    );
\bitcount0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      O => \bitcount0_carry_i_2__0_n_0\
    );
\bitcount0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      O => \bitcount0_carry_i_3__0_n_0\
    );
\bitcount0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      O => \bitcount0_carry_i_4__0_n_0\
    );
\bitcount[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[0]_i_1__0_n_0\
    );
\bitcount[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_6\,
      O => \bitcount[10]_i_1__0_n_0\
    );
\bitcount[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_5\,
      O => \bitcount[11]_i_1__0_n_0\
    );
\bitcount[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_4\,
      O => \bitcount[12]_i_1__0_n_0\
    );
\bitcount[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_7\,
      O => \bitcount[13]_i_1__0_n_0\
    );
\bitcount[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_6\,
      O => \bitcount[14]_i_1__0_n_0\
    );
\bitcount[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_5\,
      O => \bitcount[15]_i_1__0_n_0\
    );
\bitcount[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_4\,
      O => \bitcount[16]_i_1__0_n_0\
    );
\bitcount[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_7\,
      O => \bitcount[17]_i_1__0_n_0\
    );
\bitcount[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_6\,
      O => \bitcount[18]_i_1__0_n_0\
    );
\bitcount[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_5\,
      O => \bitcount[19]_i_1__0_n_0\
    );
\bitcount[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_7,
      I1 => state(0),
      O => \bitcount[1]_i_1__0_n_0\
    );
\bitcount[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_4\,
      O => \bitcount[20]_i_1__0_n_0\
    );
\bitcount[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_7\,
      O => \bitcount[21]_i_1__0_n_0\
    );
\bitcount[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_6\,
      O => \bitcount[22]_i_1__0_n_0\
    );
\bitcount[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_5\,
      O => \bitcount[23]_i_1__0_n_0\
    );
\bitcount[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_4\,
      O => \bitcount[24]_i_1__0_n_0\
    );
\bitcount[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_7\,
      O => \bitcount[25]_i_1__0_n_0\
    );
\bitcount[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_6\,
      O => \bitcount[26]_i_1__0_n_0\
    );
\bitcount[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_5\,
      O => \bitcount[27]_i_1__0_n_0\
    );
\bitcount[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_4\,
      O => \bitcount[28]_i_1__0_n_0\
    );
\bitcount[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_7\,
      O => \bitcount[29]_i_1__0_n_0\
    );
\bitcount[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_6,
      O => \bitcount[2]_i_1__6_n_0\
    );
\bitcount[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_6\,
      O => \bitcount[30]_i_1__0_n_0\
    );
\bitcount[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => state(1),
      O => bitcount
    );
\bitcount[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_5\,
      O => \bitcount[31]_i_2__0_n_0\
    );
\bitcount[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_5,
      O => \bitcount[3]_i_1__0_n_0\
    );
\bitcount[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_4,
      O => \bitcount[4]_i_1__0_n_0\
    );
\bitcount[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => state(0),
      O => \bitcount[5]_i_1__0_n_0\
    );
\bitcount[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_6\,
      O => \bitcount[6]_i_1__0_n_0\
    );
\bitcount[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_5\,
      O => \bitcount[7]_i_1__0_n_0\
    );
\bitcount[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_4\,
      O => \bitcount[8]_i_1__0_n_0\
    );
\bitcount[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_7\,
      O => \bitcount[9]_i_1__0_n_0\
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[0]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[0]\
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[10]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[10]\
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[11]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[11]\
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[12]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[12]\
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[13]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[13]\
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[14]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[14]\
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[15]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[15]\
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[16]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[16]\
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[17]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[17]\
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[18]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[18]\
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[19]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[19]\
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[1]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[1]\
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[20]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[20]\
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[21]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[21]\
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[22]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[22]\
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[23]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[23]\
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[24]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[24]\
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[25]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[25]\
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[26]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[26]\
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[27]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[27]\
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[28]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[28]\
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[29]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[29]\
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[2]_i_1__6_n_0\,
      Q => \bitcount_reg_n_0_[2]\
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[30]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[30]\
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[31]_i_2__0_n_0\,
      Q => \bitcount_reg_n_0_[31]\
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[3]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[3]\
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[4]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[4]\
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[5]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[5]\
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[6]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[6]\
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[7]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[7]\
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[8]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[8]\
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[9]_i_1__0_n_0\,
      Q => \bitcount_reg_n_0_[9]\
    );
\dout_rdy_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => p_0_in_0(16),
      I2 => p_0_in_0(17),
      I3 => p_0_in_0(20),
      I4 => p_0_in_0(19),
      O => \dout_rdy_i_10__0_n_0\
    );
\dout_rdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => \dout_rdy_i_2__0_n_0\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => dout_rdy1_out
    );
\dout_rdy_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dout_rdy_i_3__0_n_0\,
      I1 => \dout_rdy_i_4__0_n_0\,
      I2 => \dout_rdy_i_5__0_n_0\,
      I3 => \dout_rdy_i_6__0_n_0\,
      O => \dout_rdy_i_2__0_n_0\
    );
\dout_rdy_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => p_0_in_0(11),
      I2 => p_0_in_0(8),
      I3 => p_0_in_0(9),
      I4 => \dout_rdy_i_7__0_n_0\,
      O => \dout_rdy_i_3__0_n_0\
    );
\dout_rdy_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_8__0_n_0\,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(7),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      O => \dout_rdy_i_4__0_n_0\
    );
\dout_rdy_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_9__0_n_0\,
      I1 => p_0_in_0(32),
      I2 => p_0_in_0(33),
      I3 => p_0_in_0(30),
      I4 => p_0_in_0(31),
      O => \dout_rdy_i_5__0_n_0\
    );
\dout_rdy_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_10__0_n_0\,
      I1 => p_0_in_0(23),
      I2 => p_0_in_0(24),
      I3 => p_0_in_0(21),
      I4 => p_0_in_0(22),
      O => \dout_rdy_i_6__0_n_0\
    );
\dout_rdy_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => p_0_in_0(12),
      I2 => p_0_in_0(15),
      I3 => p_0_in_0(14),
      O => \dout_rdy_i_7__0_n_0\
    );
\dout_rdy_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \shift_reg_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \dout_rdy_i_8__0_n_0\
    );
\dout_rdy_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => p_0_in_0(25),
      I2 => p_0_in_0(26),
      I3 => p_0_in_0(29),
      I4 => p_0_in_0(28),
      O => \dout_rdy_i_9__0_n_0\
    );
dout_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => dout_rdy1_out,
      Q => rx_fifo_wr
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(0),
      Q => \status_reg_reg[2]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(10),
      Q => \status_reg_reg[2]\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(11),
      Q => \status_reg_reg[2]\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(12),
      Q => \status_reg_reg[2]\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(13),
      Q => \status_reg_reg[2]\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(14),
      Q => \status_reg_reg[2]\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(15),
      Q => \status_reg_reg[2]\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(16),
      Q => \status_reg_reg[2]\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(17),
      Q => \status_reg_reg[2]\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(18),
      Q => \status_reg_reg[2]\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(19),
      Q => \status_reg_reg[2]\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(1),
      Q => \status_reg_reg[2]\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(20),
      Q => \status_reg_reg[2]\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(21),
      Q => \status_reg_reg[2]\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(22),
      Q => \status_reg_reg[2]\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(23),
      Q => \status_reg_reg[2]\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(24),
      Q => \status_reg_reg[2]\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(25),
      Q => \status_reg_reg[2]\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(26),
      Q => \status_reg_reg[2]\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(27),
      Q => \status_reg_reg[2]\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(28),
      Q => \status_reg_reg[2]\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(29),
      Q => \status_reg_reg[2]\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(2),
      Q => \status_reg_reg[2]\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(30),
      Q => \status_reg_reg[2]\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(31),
      Q => \status_reg_reg[2]\(31)
    );
\dout_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(32),
      Q => \status_reg_reg[2]\(32)
    );
\dout_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(33),
      Q => \status_reg_reg[2]\(33)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(3),
      Q => \status_reg_reg[2]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(4),
      Q => \status_reg_reg[2]\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(5),
      Q => \status_reg_reg[2]\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(6),
      Q => \status_reg_reg[2]\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(7),
      Q => \status_reg_reg[2]\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(8),
      Q => \status_reg_reg[2]\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(9),
      Q => \status_reg_reg[2]\(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\parity_fail_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => \dout_rdy_i_2__0_n_0\,
      I4 => state(1),
      I5 => state(0),
      O => \parity_fail_cnt[0]_i_1__0_n_0\
    );
\parity_fail_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(3),
      O => \parity_fail_cnt[0]_i_3__0_n_0\
    );
\parity_fail_cnt[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(2),
      O => \parity_fail_cnt[0]_i_4__0_n_0\
    );
\parity_fail_cnt[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(1),
      O => \parity_fail_cnt[0]_i_5__0_n_0\
    );
\parity_fail_cnt[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_parity_fails(0),
      O => \parity_fail_cnt[0]_i_6__0_n_0\
    );
\parity_fail_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(15),
      O => \parity_fail_cnt[12]_i_2__0_n_0\
    );
\parity_fail_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(14),
      O => \parity_fail_cnt[12]_i_3__0_n_0\
    );
\parity_fail_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(13),
      O => \parity_fail_cnt[12]_i_4__0_n_0\
    );
\parity_fail_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(12),
      O => \parity_fail_cnt[12]_i_5__0_n_0\
    );
\parity_fail_cnt[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(19),
      O => \parity_fail_cnt[16]_i_2__0_n_0\
    );
\parity_fail_cnt[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(18),
      O => \parity_fail_cnt[16]_i_3__0_n_0\
    );
\parity_fail_cnt[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(17),
      O => \parity_fail_cnt[16]_i_4__0_n_0\
    );
\parity_fail_cnt[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(16),
      O => \parity_fail_cnt[16]_i_5__0_n_0\
    );
\parity_fail_cnt[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(23),
      O => \parity_fail_cnt[20]_i_2__0_n_0\
    );
\parity_fail_cnt[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(22),
      O => \parity_fail_cnt[20]_i_3__0_n_0\
    );
\parity_fail_cnt[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(21),
      O => \parity_fail_cnt[20]_i_4__0_n_0\
    );
\parity_fail_cnt[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(20),
      O => \parity_fail_cnt[20]_i_5__0_n_0\
    );
\parity_fail_cnt[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(27),
      O => \parity_fail_cnt[24]_i_2__0_n_0\
    );
\parity_fail_cnt[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(26),
      O => \parity_fail_cnt[24]_i_3__0_n_0\
    );
\parity_fail_cnt[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(25),
      O => \parity_fail_cnt[24]_i_4__0_n_0\
    );
\parity_fail_cnt[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(24),
      O => \parity_fail_cnt[24]_i_5__0_n_0\
    );
\parity_fail_cnt[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(31),
      O => \parity_fail_cnt[28]_i_2__0_n_0\
    );
\parity_fail_cnt[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(30),
      O => \parity_fail_cnt[28]_i_3__0_n_0\
    );
\parity_fail_cnt[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(29),
      O => \parity_fail_cnt[28]_i_4__0_n_0\
    );
\parity_fail_cnt[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(28),
      O => \parity_fail_cnt[28]_i_5__0_n_0\
    );
\parity_fail_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(7),
      O => \parity_fail_cnt[4]_i_2__0_n_0\
    );
\parity_fail_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(6),
      O => \parity_fail_cnt[4]_i_3__0_n_0\
    );
\parity_fail_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(5),
      O => \parity_fail_cnt[4]_i_4__0_n_0\
    );
\parity_fail_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(4),
      O => \parity_fail_cnt[4]_i_5__0_n_0\
    );
\parity_fail_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(11),
      O => \parity_fail_cnt[8]_i_2__0_n_0\
    );
\parity_fail_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(10),
      O => \parity_fail_cnt[8]_i_3__0_n_0\
    );
\parity_fail_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(9),
      O => \parity_fail_cnt[8]_i_4__0_n_0\
    );
\parity_fail_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(8),
      O => \parity_fail_cnt[8]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__0_n_7\,
      Q => rx_parity_fails(0)
    );
\parity_fail_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \parity_fail_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \parity_fail_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \parity_fail_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \parity_fail_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \parity_fail_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \parity_fail_cnt_reg[0]_i_2__0_n_7\,
      S(3) => \parity_fail_cnt[0]_i_3__0_n_0\,
      S(2) => \parity_fail_cnt[0]_i_4__0_n_0\,
      S(1) => \parity_fail_cnt[0]_i_5__0_n_0\,
      S(0) => \parity_fail_cnt[0]_i_6__0_n_0\
    );
\parity_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__0_n_5\,
      Q => parity_fail_cnt_reg(10)
    );
\parity_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__0_n_4\,
      Q => parity_fail_cnt_reg(11)
    );
\parity_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__0_n_7\,
      Q => parity_fail_cnt_reg(12)
    );
\parity_fail_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \parity_fail_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \parity_fail_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \parity_fail_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \parity_fail_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \parity_fail_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \parity_fail_cnt[12]_i_2__0_n_0\,
      S(2) => \parity_fail_cnt[12]_i_3__0_n_0\,
      S(1) => \parity_fail_cnt[12]_i_4__0_n_0\,
      S(0) => \parity_fail_cnt[12]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__0_n_6\,
      Q => parity_fail_cnt_reg(13)
    );
\parity_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__0_n_5\,
      Q => parity_fail_cnt_reg(14)
    );
\parity_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__0_n_4\,
      Q => parity_fail_cnt_reg(15)
    );
\parity_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__0_n_7\,
      Q => parity_fail_cnt_reg(16)
    );
\parity_fail_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \parity_fail_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \parity_fail_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \parity_fail_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \parity_fail_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \parity_fail_cnt_reg[16]_i_1__0_n_7\,
      S(3) => \parity_fail_cnt[16]_i_2__0_n_0\,
      S(2) => \parity_fail_cnt[16]_i_3__0_n_0\,
      S(1) => \parity_fail_cnt[16]_i_4__0_n_0\,
      S(0) => \parity_fail_cnt[16]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__0_n_6\,
      Q => parity_fail_cnt_reg(17)
    );
\parity_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__0_n_5\,
      Q => parity_fail_cnt_reg(18)
    );
\parity_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__0_n_4\,
      Q => parity_fail_cnt_reg(19)
    );
\parity_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__0_n_6\,
      Q => parity_fail_cnt_reg(1)
    );
\parity_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__0_n_7\,
      Q => parity_fail_cnt_reg(20)
    );
\parity_fail_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \parity_fail_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \parity_fail_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \parity_fail_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \parity_fail_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \parity_fail_cnt_reg[20]_i_1__0_n_7\,
      S(3) => \parity_fail_cnt[20]_i_2__0_n_0\,
      S(2) => \parity_fail_cnt[20]_i_3__0_n_0\,
      S(1) => \parity_fail_cnt[20]_i_4__0_n_0\,
      S(0) => \parity_fail_cnt[20]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__0_n_6\,
      Q => parity_fail_cnt_reg(21)
    );
\parity_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__0_n_5\,
      Q => parity_fail_cnt_reg(22)
    );
\parity_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__0_n_4\,
      Q => parity_fail_cnt_reg(23)
    );
\parity_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__0_n_7\,
      Q => parity_fail_cnt_reg(24)
    );
\parity_fail_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \parity_fail_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \parity_fail_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \parity_fail_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \parity_fail_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \parity_fail_cnt_reg[24]_i_1__0_n_7\,
      S(3) => \parity_fail_cnt[24]_i_2__0_n_0\,
      S(2) => \parity_fail_cnt[24]_i_3__0_n_0\,
      S(1) => \parity_fail_cnt[24]_i_4__0_n_0\,
      S(0) => \parity_fail_cnt[24]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__0_n_6\,
      Q => parity_fail_cnt_reg(25)
    );
\parity_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__0_n_5\,
      Q => parity_fail_cnt_reg(26)
    );
\parity_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__0_n_4\,
      Q => parity_fail_cnt_reg(27)
    );
\parity_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__0_n_7\,
      Q => parity_fail_cnt_reg(28)
    );
\parity_fail_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_parity_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \parity_fail_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \parity_fail_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \parity_fail_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \parity_fail_cnt_reg[28]_i_1__0_n_7\,
      S(3) => \parity_fail_cnt[28]_i_2__0_n_0\,
      S(2) => \parity_fail_cnt[28]_i_3__0_n_0\,
      S(1) => \parity_fail_cnt[28]_i_4__0_n_0\,
      S(0) => \parity_fail_cnt[28]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__0_n_6\,
      Q => parity_fail_cnt_reg(29)
    );
\parity_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__0_n_5\,
      Q => parity_fail_cnt_reg(2)
    );
\parity_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__0_n_5\,
      Q => parity_fail_cnt_reg(30)
    );
\parity_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__0_n_4\,
      Q => parity_fail_cnt_reg(31)
    );
\parity_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__0_n_4\,
      Q => parity_fail_cnt_reg(3)
    );
\parity_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__0_n_7\,
      Q => parity_fail_cnt_reg(4)
    );
\parity_fail_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \parity_fail_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \parity_fail_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \parity_fail_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \parity_fail_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \parity_fail_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \parity_fail_cnt[4]_i_2__0_n_0\,
      S(2) => \parity_fail_cnt[4]_i_3__0_n_0\,
      S(1) => \parity_fail_cnt[4]_i_4__0_n_0\,
      S(0) => \parity_fail_cnt[4]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__0_n_6\,
      Q => parity_fail_cnt_reg(5)
    );
\parity_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__0_n_5\,
      Q => parity_fail_cnt_reg(6)
    );
\parity_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__0_n_4\,
      Q => parity_fail_cnt_reg(7)
    );
\parity_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__0_n_7\,
      Q => parity_fail_cnt_reg(8)
    );
\parity_fail_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \parity_fail_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \parity_fail_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \parity_fail_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \parity_fail_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \parity_fail_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \parity_fail_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \parity_fail_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \parity_fail_cnt[8]_i_2__0_n_0\,
      S(2) => \parity_fail_cnt[8]_i_3__0_n_0\,
      S(1) => \parity_fail_cnt[8]_i_4__0_n_0\,
      S(0) => \parity_fail_cnt[8]_i_5__0_n_0\
    );
\parity_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__0_n_6\,
      Q => parity_fail_cnt_reg(9)
    );
\rd_data[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      I1 => rx_parity_fails(0),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(0),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(0),
      O => \rd_data_reg[0]\
    );
\rd_data[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[10]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(6),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(6),
      O => \sector_rd_data[1]__0\(6)
    );
\rd_data[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      I1 => parity_fail_cnt_reg(10),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(10),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(10),
      O => \rd_data[10]_i_16_n_0\
    );
\rd_data[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[11]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(7),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(7),
      O => \sector_rd_data[1]__0\(7)
    );
\rd_data[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      I1 => parity_fail_cnt_reg(11),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(11),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(11),
      O => \rd_data[11]_i_16_n_0\
    );
\rd_data[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[12]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(8),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(8),
      O => \sector_rd_data[1]__0\(8)
    );
\rd_data[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      I1 => parity_fail_cnt_reg(12),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(12),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(12),
      O => \rd_data[12]_i_16_n_0\
    );
\rd_data[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[13]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(9),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(9),
      O => \sector_rd_data[1]__0\(9)
    );
\rd_data[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      I1 => parity_fail_cnt_reg(13),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(13),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(13),
      O => \rd_data[13]_i_16_n_0\
    );
\rd_data[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[14]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(10),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(10),
      O => \sector_rd_data[1]__0\(10)
    );
\rd_data[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      I1 => parity_fail_cnt_reg(14),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(14),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(14),
      O => \rd_data[14]_i_16_n_0\
    );
\rd_data[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[15]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(11),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(11),
      O => \sector_rd_data[1]__0\(11)
    );
\rd_data[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      I1 => parity_fail_cnt_reg(15),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(15),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(15),
      O => \rd_data[15]_i_16_n_0\
    );
\rd_data[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[16]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(12),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(12),
      O => \sector_rd_data[1]__0\(12)
    );
\rd_data[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      I1 => parity_fail_cnt_reg(16),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(16),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(16),
      O => \rd_data[16]_i_16_n_0\
    );
\rd_data[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[17]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(13),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(13),
      O => \sector_rd_data[1]__0\(13)
    );
\rd_data[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      I1 => parity_fail_cnt_reg(17),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(17),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(17),
      O => \rd_data[17]_i_16_n_0\
    );
\rd_data[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[18]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(14),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(14),
      O => \sector_rd_data[1]__0\(14)
    );
\rd_data[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      I1 => parity_fail_cnt_reg(18),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(18),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(18),
      O => \rd_data[18]_i_16_n_0\
    );
\rd_data[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[19]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(15),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(15),
      O => \sector_rd_data[1]__0\(15)
    );
\rd_data[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      I1 => parity_fail_cnt_reg(19),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(19),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(19),
      O => \rd_data[19]_i_16_n_0\
    );
\rd_data[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      I1 => parity_fail_cnt_reg(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(1),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(1),
      O => \rd_data_reg[1]\
    );
\rd_data[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[20]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(16),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(16),
      O => \sector_rd_data[1]__0\(16)
    );
\rd_data[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      I1 => parity_fail_cnt_reg(20),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(20),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(20),
      O => \rd_data[20]_i_16_n_0\
    );
\rd_data[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[21]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(17),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(17),
      O => \sector_rd_data[1]__0\(17)
    );
\rd_data[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      I1 => parity_fail_cnt_reg(21),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(21),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(21),
      O => \rd_data[21]_i_16_n_0\
    );
\rd_data[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[22]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(18),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(18),
      O => \sector_rd_data[1]__0\(18)
    );
\rd_data[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      I1 => parity_fail_cnt_reg(22),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(22),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(22),
      O => \rd_data[22]_i_16_n_0\
    );
\rd_data[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[23]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(19),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(19),
      O => \sector_rd_data[1]__0\(19)
    );
\rd_data[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      I1 => parity_fail_cnt_reg(23),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(23),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(23),
      O => \rd_data[23]_i_16_n_0\
    );
\rd_data[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[24]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(20),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(20),
      O => \sector_rd_data[1]__0\(20)
    );
\rd_data[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      I1 => parity_fail_cnt_reg(24),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(24),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(24),
      O => \rd_data[24]_i_16_n_0\
    );
\rd_data[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[25]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(21),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(21),
      O => \sector_rd_data[1]__0\(21)
    );
\rd_data[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      I1 => parity_fail_cnt_reg(25),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(25),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(25),
      O => \rd_data[25]_i_16_n_0\
    );
\rd_data[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[26]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(22),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(22),
      O => \sector_rd_data[1]__0\(22)
    );
\rd_data[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      I1 => parity_fail_cnt_reg(26),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(26),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(26),
      O => \rd_data[26]_i_16_n_0\
    );
\rd_data[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[27]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(23),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(23),
      O => \sector_rd_data[1]__0\(23)
    );
\rd_data[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      I1 => parity_fail_cnt_reg(27),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(27),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(27),
      O => \rd_data[27]_i_16_n_0\
    );
\rd_data[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[28]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(24),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(24),
      O => \sector_rd_data[1]__0\(24)
    );
\rd_data[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      I1 => parity_fail_cnt_reg(28),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(28),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(28),
      O => \rd_data[28]_i_16_n_0\
    );
\rd_data[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[29]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(25),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(25),
      O => \sector_rd_data[1]__0\(25)
    );
\rd_data[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      I1 => parity_fail_cnt_reg(29),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(29),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(29),
      O => \rd_data[29]_i_16_n_0\
    );
\rd_data[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      I1 => parity_fail_cnt_reg(2),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(2),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(2),
      O => \rd_data_reg[2]\
    );
\rd_data[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[30]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(26),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(26),
      O => \sector_rd_data[1]__0\(26)
    );
\rd_data[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      I1 => parity_fail_cnt_reg(30),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(30),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(30),
      O => \rd_data[30]_i_16_n_0\
    );
\rd_data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[31]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(27),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(27),
      O => \sector_rd_data[1]__0\(27)
    );
\rd_data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      I1 => parity_fail_cnt_reg(31),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(31),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(31),
      O => \rd_data[31]_i_16_n_0\
    );
\rd_data[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      I1 => parity_fail_cnt_reg(3),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(3),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(3),
      O => \rd_data_reg[3]\
    );
\rd_data[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[4]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(0),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(0),
      O => \sector_rd_data[1]__0\(0)
    );
\rd_data[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      I1 => parity_fail_cnt_reg(4),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(4),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(4),
      O => \rd_data[4]_i_16_n_0\
    );
\rd_data[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[5]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(1),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(1),
      O => \sector_rd_data[1]__0\(1)
    );
\rd_data[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      I1 => parity_fail_cnt_reg(5),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(5),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(5),
      O => \rd_data[5]_i_16_n_0\
    );
\rd_data[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[6]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(2),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(2),
      O => \sector_rd_data[1]__0\(2)
    );
\rd_data[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      I1 => parity_fail_cnt_reg(6),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(6),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(6),
      O => \rd_data[6]_i_16_n_0\
    );
\rd_data[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[7]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(3),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(3),
      O => \sector_rd_data[1]__0\(3)
    );
\rd_data[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      I1 => parity_fail_cnt_reg(7),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(7),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(7),
      O => \rd_data[7]_i_16_n_0\
    );
\rd_data[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[8]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(4),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(4),
      O => \sector_rd_data[1]__0\(4)
    );
\rd_data[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      I1 => parity_fail_cnt_reg(8),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(8),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(8),
      O => \rd_data[8]_i_16_n_0\
    );
\rd_data[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[9]_i_16_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(5),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(5),
      O => \sector_rd_data[1]__0\(5)
    );
\rd_data[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      I1 => parity_fail_cnt_reg(9),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(9),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(9),
      O => \rd_data[9]_i_16_n_0\
    );
\rx_cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(3),
      O => \rx_cnt[0]_i_2__0_n_0\
    );
\rx_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(2),
      O => \rx_cnt[0]_i_3__0_n_0\
    );
\rx_cnt[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(1),
      O => \rx_cnt[0]_i_4__0_n_0\
    );
\rx_cnt[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(0),
      O => \rx_cnt[0]_i_5__0_n_0\
    );
\rx_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(15),
      O => \rx_cnt[12]_i_2__0_n_0\
    );
\rx_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(14),
      O => \rx_cnt[12]_i_3__0_n_0\
    );
\rx_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(13),
      O => \rx_cnt[12]_i_4__0_n_0\
    );
\rx_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(12),
      O => \rx_cnt[12]_i_5__0_n_0\
    );
\rx_cnt[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(19),
      O => \rx_cnt[16]_i_2__0_n_0\
    );
\rx_cnt[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(18),
      O => \rx_cnt[16]_i_3__0_n_0\
    );
\rx_cnt[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(17),
      O => \rx_cnt[16]_i_4__0_n_0\
    );
\rx_cnt[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(16),
      O => \rx_cnt[16]_i_5__0_n_0\
    );
\rx_cnt[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(23),
      O => \rx_cnt[20]_i_2__0_n_0\
    );
\rx_cnt[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(22),
      O => \rx_cnt[20]_i_3__0_n_0\
    );
\rx_cnt[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(21),
      O => \rx_cnt[20]_i_4__0_n_0\
    );
\rx_cnt[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(20),
      O => \rx_cnt[20]_i_5__0_n_0\
    );
\rx_cnt[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(27),
      O => \rx_cnt[24]_i_2__0_n_0\
    );
\rx_cnt[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(26),
      O => \rx_cnt[24]_i_3__0_n_0\
    );
\rx_cnt[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(25),
      O => \rx_cnt[24]_i_4__0_n_0\
    );
\rx_cnt[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(24),
      O => \rx_cnt[24]_i_5__0_n_0\
    );
\rx_cnt[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(31),
      O => \rx_cnt[28]_i_2__0_n_0\
    );
\rx_cnt[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(30),
      O => \rx_cnt[28]_i_3__0_n_0\
    );
\rx_cnt[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(29),
      O => \rx_cnt[28]_i_4__0_n_0\
    );
\rx_cnt[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(28),
      O => \rx_cnt[28]_i_5__0_n_0\
    );
\rx_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(7),
      O => \rx_cnt[4]_i_2__0_n_0\
    );
\rx_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(6),
      O => \rx_cnt[4]_i_3__0_n_0\
    );
\rx_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(5),
      O => \rx_cnt[4]_i_4__0_n_0\
    );
\rx_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(4),
      O => \rx_cnt[4]_i_5__0_n_0\
    );
\rx_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(11),
      O => \rx_cnt[8]_i_2__0_n_0\
    );
\rx_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(10),
      O => \rx_cnt[8]_i_3__0_n_0\
    );
\rx_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(9),
      O => \rx_cnt[8]_i_4__0_n_0\
    );
\rx_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(8),
      O => \rx_cnt[8]_i_5__0_n_0\
    );
\rx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__0_n_7\,
      Q => rx_cnt_reg(0)
    );
\rx_cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cnt_reg[0]_i_1__0_n_0\,
      CO(2) => \rx_cnt_reg[0]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_cnt_reg[0]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[0]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[0]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[0]_i_1__0_n_7\,
      S(3) => \rx_cnt[0]_i_2__0_n_0\,
      S(2) => \rx_cnt[0]_i_3__0_n_0\,
      S(1) => \rx_cnt[0]_i_4__0_n_0\,
      S(0) => \rx_cnt[0]_i_5__0_n_0\
    );
\rx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__0_n_5\,
      Q => rx_cnt_reg(10)
    );
\rx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__0_n_4\,
      Q => rx_cnt_reg(11)
    );
\rx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__0_n_7\,
      Q => rx_cnt_reg(12)
    );
\rx_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \rx_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \rx_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \rx_cnt[12]_i_2__0_n_0\,
      S(2) => \rx_cnt[12]_i_3__0_n_0\,
      S(1) => \rx_cnt[12]_i_4__0_n_0\,
      S(0) => \rx_cnt[12]_i_5__0_n_0\
    );
\rx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__0_n_6\,
      Q => rx_cnt_reg(13)
    );
\rx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__0_n_5\,
      Q => rx_cnt_reg(14)
    );
\rx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__0_n_4\,
      Q => rx_cnt_reg(15)
    );
\rx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__0_n_7\,
      Q => rx_cnt_reg(16)
    );
\rx_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \rx_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \rx_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[16]_i_1__0_n_7\,
      S(3) => \rx_cnt[16]_i_2__0_n_0\,
      S(2) => \rx_cnt[16]_i_3__0_n_0\,
      S(1) => \rx_cnt[16]_i_4__0_n_0\,
      S(0) => \rx_cnt[16]_i_5__0_n_0\
    );
\rx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__0_n_6\,
      Q => rx_cnt_reg(17)
    );
\rx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__0_n_5\,
      Q => rx_cnt_reg(18)
    );
\rx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__0_n_4\,
      Q => rx_cnt_reg(19)
    );
\rx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__0_n_6\,
      Q => rx_cnt_reg(1)
    );
\rx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__0_n_7\,
      Q => rx_cnt_reg(20)
    );
\rx_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \rx_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \rx_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[20]_i_1__0_n_7\,
      S(3) => \rx_cnt[20]_i_2__0_n_0\,
      S(2) => \rx_cnt[20]_i_3__0_n_0\,
      S(1) => \rx_cnt[20]_i_4__0_n_0\,
      S(0) => \rx_cnt[20]_i_5__0_n_0\
    );
\rx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__0_n_6\,
      Q => rx_cnt_reg(21)
    );
\rx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__0_n_5\,
      Q => rx_cnt_reg(22)
    );
\rx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__0_n_4\,
      Q => rx_cnt_reg(23)
    );
\rx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__0_n_7\,
      Q => rx_cnt_reg(24)
    );
\rx_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \rx_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \rx_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[24]_i_1__0_n_7\,
      S(3) => \rx_cnt[24]_i_2__0_n_0\,
      S(2) => \rx_cnt[24]_i_3__0_n_0\,
      S(1) => \rx_cnt[24]_i_4__0_n_0\,
      S(0) => \rx_cnt[24]_i_5__0_n_0\
    );
\rx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__0_n_6\,
      Q => rx_cnt_reg(25)
    );
\rx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__0_n_5\,
      Q => rx_cnt_reg(26)
    );
\rx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__0_n_4\,
      Q => rx_cnt_reg(27)
    );
\rx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__0_n_7\,
      Q => rx_cnt_reg(28)
    );
\rx_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_rx_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \rx_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[28]_i_1__0_n_7\,
      S(3) => \rx_cnt[28]_i_2__0_n_0\,
      S(2) => \rx_cnt[28]_i_3__0_n_0\,
      S(1) => \rx_cnt[28]_i_4__0_n_0\,
      S(0) => \rx_cnt[28]_i_5__0_n_0\
    );
\rx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__0_n_6\,
      Q => rx_cnt_reg(29)
    );
\rx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__0_n_5\,
      Q => rx_cnt_reg(2)
    );
\rx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__0_n_5\,
      Q => rx_cnt_reg(30)
    );
\rx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__0_n_4\,
      Q => rx_cnt_reg(31)
    );
\rx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__0_n_4\,
      Q => rx_cnt_reg(3)
    );
\rx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__0_n_7\,
      Q => rx_cnt_reg(4)
    );
\rx_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[0]_i_1__0_n_0\,
      CO(3) => \rx_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \rx_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \rx_cnt[4]_i_2__0_n_0\,
      S(2) => \rx_cnt[4]_i_3__0_n_0\,
      S(1) => \rx_cnt[4]_i_4__0_n_0\,
      S(0) => \rx_cnt[4]_i_5__0_n_0\
    );
\rx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__0_n_6\,
      Q => rx_cnt_reg(5)
    );
\rx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__0_n_5\,
      Q => rx_cnt_reg(6)
    );
\rx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__0_n_4\,
      Q => rx_cnt_reg(7)
    );
\rx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__0_n_7\,
      Q => rx_cnt_reg(8)
    );
\rx_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \rx_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \rx_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \rx_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \rx_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \rx_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \rx_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \rx_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \rx_cnt[8]_i_2__0_n_0\,
      S(2) => \rx_cnt[8]_i_3__0_n_0\,
      S(1) => \rx_cnt[8]_i_4__0_n_0\,
      S(0) => \rx_cnt[8]_i_5__0_n_0\
    );
\rx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__0_n_6\,
      Q => rx_cnt_reg(9)
    );
\rx_err_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => rx_parity_fails(0),
      I3 => rx_err(0),
      I4 => rx_stopbit_fails(0),
      O => rx_err_reg
    );
sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rclk_nxt(0),
      Q => sclock_reg,
      R => '0'
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => z1_sin_reg,
      Q => \shift_reg_reg_n_0_[0]\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(8),
      Q => p_0_in_0(9)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(9),
      Q => p_0_in_0(10)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(10),
      Q => p_0_in_0(11)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(11),
      Q => p_0_in_0(12)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(12),
      Q => p_0_in_0(13)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(13),
      Q => p_0_in_0(14)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(14),
      Q => p_0_in_0(15)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(15),
      Q => p_0_in_0(16)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(16),
      Q => p_0_in_0(17)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(17),
      Q => p_0_in_0(18)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => \shift_reg_reg_n_0_[0]\,
      Q => p_0_in_0(0)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(18),
      Q => p_0_in_0(19)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(19),
      Q => p_0_in_0(20)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(20),
      Q => p_0_in_0(21)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(21),
      Q => p_0_in_0(22)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(22),
      Q => p_0_in_0(23)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(23),
      Q => p_0_in_0(24)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(24),
      Q => p_0_in_0(25)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(25),
      Q => p_0_in_0(26)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(26),
      Q => p_0_in_0(27)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(27),
      Q => p_0_in_0(28)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(0),
      Q => p_0_in_0(1)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(28),
      Q => p_0_in_0(29)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(29),
      Q => p_0_in_0(30)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(30),
      Q => p_0_in_0(31)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(31),
      Q => p_0_in_0(32)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(32),
      Q => p_0_in_0(33)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(1),
      Q => p_0_in_0(2)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(2),
      Q => p_0_in_0(3)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(3),
      Q => p_0_in_0(4)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(4),
      Q => p_0_in_0(5)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(5),
      Q => p_0_in_0(6)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(6),
      Q => p_0_in_0(7)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => p_0_in_0(7),
      Q => p_0_in_0(8)
    );
sin_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => resp_nxt(0),
      Q => sin_reg,
      R => '0'
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[0]_i_2__0_n_0\,
      O => \state[0]_i_1__3_n_0\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFBFFFF0F3F0000"
    )
        port map (
      I0 => \state[2]_i_3__0_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__0_n_0\,
      I5 => state(0),
      O => \state[0]_i_2__0_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[1]_i_2__0_n_0\,
      O => \state[1]_i_1__3_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFF3C000000"
    )
        port map (
      I0 => \state[2]_i_3__0_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__0_n_0\,
      I5 => state(1),
      O => \state[1]_i_2__0_n_0\
    );
\state[2]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      O => \state[2]_i_10__0_n_0\
    );
\state[2]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      I1 => \bitcount_reg_n_0_[11]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[9]\,
      O => \state[2]_i_11__0_n_0\
    );
\state[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[2]_i_2__0_n_0\,
      O => \state[2]_i_1__3_n_0\
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF10000000"
    )
        port map (
      I0 => \state[2]_i_3__0_n_0\,
      I1 => sin_reg,
      I2 => state(1),
      I3 => state(0),
      I4 => \z1_sin_reg_i_1__0_n_0\,
      I5 => state(2),
      O => \state[2]_i_2__0_n_0\
    );
\state[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_4__0_n_0\,
      I1 => \state[2]_i_5__0_n_0\,
      I2 => \state[2]_i_6__0_n_0\,
      I3 => \state[2]_i_7__0_n_0\,
      O => \state[2]_i_3__0_n_0\
    );
\state[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[23]\,
      I3 => \bitcount_reg_n_0_[22]\,
      I4 => \state[2]_i_8__0_n_0\,
      O => \state[2]_i_4__0_n_0\
    );
\state[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[30]\,
      I3 => \bitcount_reg_n_0_[31]\,
      I4 => \state[2]_i_9__0_n_0\,
      O => \state[2]_i_5__0_n_0\
    );
\state[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[7]\,
      I3 => \bitcount_reg_n_0_[6]\,
      I4 => \state[2]_i_10__0_n_0\,
      O => \state[2]_i_6__0_n_0\
    );
\state[2]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[15]\,
      I3 => \bitcount_reg_n_0_[14]\,
      I4 => \state[2]_i_11__0_n_0\,
      O => \state[2]_i_7__0_n_0\
    );
\state[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      I1 => \bitcount_reg_n_0_[19]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[17]\,
      O => \state[2]_i_8__0_n_0\
    );
\state[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      I1 => \bitcount_reg_n_0_[27]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[25]\,
      O => \state[2]_i_9__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__3_n_0\,
      Q => state(2),
      R => '0'
    );
\stopbit_fail_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      O => \stopbit_fail_cnt[0]_i_10__0_n_0\
    );
\stopbit_fail_cnt[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[25]\,
      I3 => \bitcount_reg_n_0_[26]\,
      O => \stopbit_fail_cnt[0]_i_11__0_n_0\
    );
\stopbit_fail_cnt[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      I1 => \bitcount_reg_n_0_[21]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[23]\,
      I4 => \stopbit_fail_cnt[0]_i_15__0_n_0\,
      O => \stopbit_fail_cnt[0]_i_12__0_n_0\
    );
\stopbit_fail_cnt[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[9]\,
      I3 => \bitcount_reg_n_0_[10]\,
      O => \stopbit_fail_cnt[0]_i_13__0_n_0\
    );
\stopbit_fail_cnt[0]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      I1 => \bitcount_reg_n_0_[5]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[7]\,
      I4 => \stopbit_fail_cnt[0]_i_16__0_n_0\,
      O => \stopbit_fail_cnt[0]_i_14__0_n_0\
    );
\stopbit_fail_cnt[0]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[17]\,
      I3 => \bitcount_reg_n_0_[18]\,
      O => \stopbit_fail_cnt[0]_i_15__0_n_0\
    );
\stopbit_fail_cnt[0]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => \bitcount_reg_n_0_[2]\,
      O => \stopbit_fail_cnt[0]_i_16__0_n_0\
    );
\stopbit_fail_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \z1_sin_reg_i_1__0_n_0\,
      I1 => \stopbit_fail_cnt[0]_i_3__0_n_0\,
      I2 => state(2),
      I3 => \stopbit_fail_cnt[0]_i_4__0_n_0\,
      I4 => \stopbit_fail_cnt[0]_i_5__0_n_0\,
      I5 => \stopbit_fail_cnt[0]_i_6__0_n_0\,
      O => \stopbit_fail_cnt[0]_i_1__0_n_0\
    );
\stopbit_fail_cnt[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \stopbit_fail_cnt[0]_i_3__0_n_0\
    );
\stopbit_fail_cnt[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_11__0_n_0\,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[31]\,
      I3 => \bitcount_reg_n_0_[29]\,
      I4 => \bitcount_reg_n_0_[30]\,
      I5 => \stopbit_fail_cnt[0]_i_12__0_n_0\,
      O => \stopbit_fail_cnt[0]_i_4__0_n_0\
    );
\stopbit_fail_cnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_13__0_n_0\,
      I1 => \bitcount_reg_n_0_[15]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[13]\,
      I4 => \bitcount_reg_n_0_[14]\,
      I5 => \stopbit_fail_cnt[0]_i_14__0_n_0\,
      O => \stopbit_fail_cnt[0]_i_5__0_n_0\
    );
\stopbit_fail_cnt[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFCFCF"
    )
        port map (
      I0 => \state[2]_i_3__0_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__0_n_0\,
      I5 => state(0),
      O => \stopbit_fail_cnt[0]_i_6__0_n_0\
    );
\stopbit_fail_cnt[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      O => \stopbit_fail_cnt[0]_i_7__0_n_0\
    );
\stopbit_fail_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      O => \stopbit_fail_cnt[0]_i_8__0_n_0\
    );
\stopbit_fail_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      O => \stopbit_fail_cnt[0]_i_9__0_n_0\
    );
\stopbit_fail_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      O => \stopbit_fail_cnt[12]_i_2__0_n_0\
    );
\stopbit_fail_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      O => \stopbit_fail_cnt[12]_i_3__0_n_0\
    );
\stopbit_fail_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      O => \stopbit_fail_cnt[12]_i_4__0_n_0\
    );
\stopbit_fail_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      O => \stopbit_fail_cnt[12]_i_5__0_n_0\
    );
\stopbit_fail_cnt[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      O => \stopbit_fail_cnt[16]_i_2__0_n_0\
    );
\stopbit_fail_cnt[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      O => \stopbit_fail_cnt[16]_i_3__0_n_0\
    );
\stopbit_fail_cnt[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      O => \stopbit_fail_cnt[16]_i_4__0_n_0\
    );
\stopbit_fail_cnt[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      O => \stopbit_fail_cnt[16]_i_5__0_n_0\
    );
\stopbit_fail_cnt[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      O => \stopbit_fail_cnt[20]_i_2__0_n_0\
    );
\stopbit_fail_cnt[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      O => \stopbit_fail_cnt[20]_i_3__0_n_0\
    );
\stopbit_fail_cnt[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      O => \stopbit_fail_cnt[20]_i_4__0_n_0\
    );
\stopbit_fail_cnt[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      O => \stopbit_fail_cnt[20]_i_5__0_n_0\
    );
\stopbit_fail_cnt[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      O => \stopbit_fail_cnt[24]_i_2__0_n_0\
    );
\stopbit_fail_cnt[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      O => \stopbit_fail_cnt[24]_i_3__0_n_0\
    );
\stopbit_fail_cnt[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      O => \stopbit_fail_cnt[24]_i_4__0_n_0\
    );
\stopbit_fail_cnt[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      O => \stopbit_fail_cnt[24]_i_5__0_n_0\
    );
\stopbit_fail_cnt[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      O => \stopbit_fail_cnt[28]_i_2__0_n_0\
    );
\stopbit_fail_cnt[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      O => \stopbit_fail_cnt[28]_i_3__0_n_0\
    );
\stopbit_fail_cnt[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      O => \stopbit_fail_cnt[28]_i_4__0_n_0\
    );
\stopbit_fail_cnt[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      O => \stopbit_fail_cnt[28]_i_5__0_n_0\
    );
\stopbit_fail_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      O => \stopbit_fail_cnt[4]_i_2__0_n_0\
    );
\stopbit_fail_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      O => \stopbit_fail_cnt[4]_i_3__0_n_0\
    );
\stopbit_fail_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      O => \stopbit_fail_cnt[4]_i_4__0_n_0\
    );
\stopbit_fail_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      O => \stopbit_fail_cnt[4]_i_5__0_n_0\
    );
\stopbit_fail_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      O => \stopbit_fail_cnt[8]_i_2__0_n_0\
    );
\stopbit_fail_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      O => \stopbit_fail_cnt[8]_i_3__0_n_0\
    );
\stopbit_fail_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      O => \stopbit_fail_cnt[8]_i_4__0_n_0\
    );
\stopbit_fail_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      O => \stopbit_fail_cnt[8]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__0_n_7\,
      Q => rx_stopbit_fails(0)
    );
\stopbit_fail_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stopbit_fail_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \stopbit_fail_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[0]_i_2__0_n_7\,
      S(3) => \stopbit_fail_cnt[0]_i_7__0_n_0\,
      S(2) => \stopbit_fail_cnt[0]_i_8__0_n_0\,
      S(1) => \stopbit_fail_cnt[0]_i_9__0_n_0\,
      S(0) => \stopbit_fail_cnt[0]_i_10__0_n_0\
    );
\stopbit_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__0_n_5\,
      Q => stopbit_fail_cnt_reg(10)
    );
\stopbit_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__0_n_4\,
      Q => stopbit_fail_cnt_reg(11)
    );
\stopbit_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__0_n_7\,
      Q => stopbit_fail_cnt_reg(12)
    );
\stopbit_fail_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \stopbit_fail_cnt[12]_i_2__0_n_0\,
      S(2) => \stopbit_fail_cnt[12]_i_3__0_n_0\,
      S(1) => \stopbit_fail_cnt[12]_i_4__0_n_0\,
      S(0) => \stopbit_fail_cnt[12]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__0_n_6\,
      Q => stopbit_fail_cnt_reg(13)
    );
\stopbit_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__0_n_5\,
      Q => stopbit_fail_cnt_reg(14)
    );
\stopbit_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__0_n_4\,
      Q => stopbit_fail_cnt_reg(15)
    );
\stopbit_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__0_n_7\,
      Q => stopbit_fail_cnt_reg(16)
    );
\stopbit_fail_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[16]_i_1__0_n_7\,
      S(3) => \stopbit_fail_cnt[16]_i_2__0_n_0\,
      S(2) => \stopbit_fail_cnt[16]_i_3__0_n_0\,
      S(1) => \stopbit_fail_cnt[16]_i_4__0_n_0\,
      S(0) => \stopbit_fail_cnt[16]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__0_n_6\,
      Q => stopbit_fail_cnt_reg(17)
    );
\stopbit_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__0_n_5\,
      Q => stopbit_fail_cnt_reg(18)
    );
\stopbit_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__0_n_4\,
      Q => stopbit_fail_cnt_reg(19)
    );
\stopbit_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__0_n_6\,
      Q => stopbit_fail_cnt_reg(1)
    );
\stopbit_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__0_n_7\,
      Q => stopbit_fail_cnt_reg(20)
    );
\stopbit_fail_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[20]_i_1__0_n_7\,
      S(3) => \stopbit_fail_cnt[20]_i_2__0_n_0\,
      S(2) => \stopbit_fail_cnt[20]_i_3__0_n_0\,
      S(1) => \stopbit_fail_cnt[20]_i_4__0_n_0\,
      S(0) => \stopbit_fail_cnt[20]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__0_n_6\,
      Q => stopbit_fail_cnt_reg(21)
    );
\stopbit_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__0_n_5\,
      Q => stopbit_fail_cnt_reg(22)
    );
\stopbit_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__0_n_4\,
      Q => stopbit_fail_cnt_reg(23)
    );
\stopbit_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__0_n_7\,
      Q => stopbit_fail_cnt_reg(24)
    );
\stopbit_fail_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[24]_i_1__0_n_7\,
      S(3) => \stopbit_fail_cnt[24]_i_2__0_n_0\,
      S(2) => \stopbit_fail_cnt[24]_i_3__0_n_0\,
      S(1) => \stopbit_fail_cnt[24]_i_4__0_n_0\,
      S(0) => \stopbit_fail_cnt[24]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__0_n_6\,
      Q => stopbit_fail_cnt_reg(25)
    );
\stopbit_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__0_n_5\,
      Q => stopbit_fail_cnt_reg(26)
    );
\stopbit_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__0_n_4\,
      Q => stopbit_fail_cnt_reg(27)
    );
\stopbit_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__0_n_7\,
      Q => stopbit_fail_cnt_reg(28)
    );
\stopbit_fail_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_stopbit_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \stopbit_fail_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[28]_i_1__0_n_7\,
      S(3) => \stopbit_fail_cnt[28]_i_2__0_n_0\,
      S(2) => \stopbit_fail_cnt[28]_i_3__0_n_0\,
      S(1) => \stopbit_fail_cnt[28]_i_4__0_n_0\,
      S(0) => \stopbit_fail_cnt[28]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__0_n_6\,
      Q => stopbit_fail_cnt_reg(29)
    );
\stopbit_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__0_n_5\,
      Q => stopbit_fail_cnt_reg(2)
    );
\stopbit_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__0_n_5\,
      Q => stopbit_fail_cnt_reg(30)
    );
\stopbit_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__0_n_4\,
      Q => stopbit_fail_cnt_reg(31)
    );
\stopbit_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__0_n_4\,
      Q => stopbit_fail_cnt_reg(3)
    );
\stopbit_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__0_n_7\,
      Q => stopbit_fail_cnt_reg(4)
    );
\stopbit_fail_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \stopbit_fail_cnt[4]_i_2__0_n_0\,
      S(2) => \stopbit_fail_cnt[4]_i_3__0_n_0\,
      S(1) => \stopbit_fail_cnt[4]_i_4__0_n_0\,
      S(0) => \stopbit_fail_cnt[4]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__0_n_6\,
      Q => stopbit_fail_cnt_reg(5)
    );
\stopbit_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__0_n_5\,
      Q => stopbit_fail_cnt_reg(6)
    );
\stopbit_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__0_n_4\,
      Q => stopbit_fail_cnt_reg(7)
    );
\stopbit_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__0_n_7\,
      Q => stopbit_fail_cnt_reg(8)
    );
\stopbit_fail_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \stopbit_fail_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \stopbit_fail_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \stopbit_fail_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \stopbit_fail_cnt[8]_i_2__0_n_0\,
      S(2) => \stopbit_fail_cnt[8]_i_3__0_n_0\,
      S(1) => \stopbit_fail_cnt[8]_i_4__0_n_0\,
      S(0) => \stopbit_fail_cnt[8]_i_5__0_n_0\
    );
\stopbit_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__0_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__0_n_6\,
      Q => stopbit_fail_cnt_reg(9)
    );
z1_sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sclock_reg,
      Q => z1_sclock_reg,
      R => '0'
    );
\z1_sin_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_sclock_reg,
      I1 => sclock_reg,
      O => \z1_sin_reg_i_1__0_n_0\
    );
\z1_sin_reg_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \z1_sin_reg_i_2__3_n_0\
    );
z1_sin_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__0_n_0\,
      CLR => \z1_sin_reg_i_2__3_n_0\,
      D => sin_reg,
      Q => z1_sin_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_deserialize_31 is
  port (
    rx_fifo_wr : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err_reg : out STD_LOGIC;
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \rd_data_reg[4]\ : out STD_LOGIC;
    \rd_data_reg[5]\ : out STD_LOGIC;
    \rd_data_reg[6]\ : out STD_LOGIC;
    \rd_data_reg[7]\ : out STD_LOGIC;
    \rd_data_reg[8]\ : out STD_LOGIC;
    \rd_data_reg[9]\ : out STD_LOGIC;
    \rd_data_reg[10]\ : out STD_LOGIC;
    \rd_data_reg[11]\ : out STD_LOGIC;
    \rd_data_reg[12]\ : out STD_LOGIC;
    \rd_data_reg[13]\ : out STD_LOGIC;
    \rd_data_reg[14]\ : out STD_LOGIC;
    \rd_data_reg[15]\ : out STD_LOGIC;
    \rd_data_reg[16]\ : out STD_LOGIC;
    \rd_data_reg[17]\ : out STD_LOGIC;
    \rd_data_reg[18]\ : out STD_LOGIC;
    \rd_data_reg[19]\ : out STD_LOGIC;
    \rd_data_reg[20]\ : out STD_LOGIC;
    \rd_data_reg[21]\ : out STD_LOGIC;
    \rd_data_reg[22]\ : out STD_LOGIC;
    \rd_data_reg[23]\ : out STD_LOGIC;
    \rd_data_reg[24]\ : out STD_LOGIC;
    \rd_data_reg[25]\ : out STD_LOGIC;
    \rd_data_reg[26]\ : out STD_LOGIC;
    \rd_data_reg[27]\ : out STD_LOGIC;
    \rd_data_reg[28]\ : out STD_LOGIC;
    \rd_data_reg[29]\ : out STD_LOGIC;
    \rd_data_reg[30]\ : out STD_LOGIC;
    \rd_data_reg[31]\ : out STD_LOGIC;
    \status_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rx_err : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    tx_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sector_rd_data[1]__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_deserialize_31 : entity is "deserialize";
end block_design_pfs_daughtercard_0_0_deserialize_31;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_deserialize_31 is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitcount : STD_LOGIC;
  signal \bitcount0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal bitcount0_carry_i_1_n_0 : STD_LOGIC;
  signal bitcount0_carry_i_2_n_0 : STD_LOGIC;
  signal bitcount0_carry_i_3_n_0 : STD_LOGIC;
  signal bitcount0_carry_i_4_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[10]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[11]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[12]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[13]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[14]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[15]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[16]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[17]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[18]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[19]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[20]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[21]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[22]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[23]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[24]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[25]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[26]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[27]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[28]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[29]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount[30]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[31]_i_2_n_0\ : STD_LOGIC;
  signal \bitcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[6]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[7]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[8]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[9]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[17]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[18]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[19]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[20]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[21]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[22]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[23]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[24]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[25]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[26]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[27]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[28]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[29]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[30]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[31]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_rdy1_out : STD_LOGIC;
  signal dout_rdy_i_10_n_0 : STD_LOGIC;
  signal dout_rdy_i_2_n_0 : STD_LOGIC;
  signal dout_rdy_i_3_n_0 : STD_LOGIC;
  signal dout_rdy_i_4_n_0 : STD_LOGIC;
  signal dout_rdy_i_5_n_0 : STD_LOGIC;
  signal dout_rdy_i_6_n_0 : STD_LOGIC;
  signal dout_rdy_i_7_n_0 : STD_LOGIC;
  signal dout_rdy_i_8_n_0 : STD_LOGIC;
  signal dout_rdy_i_9_n_0 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \parity_fail_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal parity_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \parity_fail_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \rd_data[10]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_15_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal rx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rx_parity_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_stopbit_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sclock_reg : STD_LOGIC;
  signal \sector_rd_data[0]__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sin_reg : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_10_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_12_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_13_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_14_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_15_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_16_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal stopbit_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \stopbit_fail_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal z1_sclock_reg : STD_LOGIC;
  signal z1_sin_reg : STD_LOGIC;
  signal z1_sin_reg_i_1_n_0 : STD_LOGIC;
  signal \z1_sin_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_parity_fail_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rx_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stopbit_fail_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bitcount[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bitcount[11]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bitcount[12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bitcount[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bitcount[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bitcount[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bitcount[16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bitcount[17]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bitcount[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bitcount[20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bitcount[21]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bitcount[22]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bitcount[23]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bitcount[24]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bitcount[25]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bitcount[26]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bitcount[27]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bitcount[28]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bitcount[29]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bitcount[2]_i_1__5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bitcount[30]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bitcount[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bitcount[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bitcount[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bitcount[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bitcount[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bitcount[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bitcount[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bitcount[9]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state[0]_i_1__4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[1]_i_1__4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[2]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[2]_i_11\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[2]_i_8\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state[2]_i_9\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_11\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_13\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_15\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_16\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_3\ : label is "soft_lutpair6";
begin
  AR(0) <= \^ar\(0);
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => \bitcount_reg_n_0_[0]\,
      DI(3) => \bitcount_reg_n_0_[4]\,
      DI(2) => \bitcount_reg_n_0_[3]\,
      DI(1) => \bitcount_reg_n_0_[2]\,
      DI(0) => \bitcount_reg_n_0_[1]\,
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => bitcount0_carry_i_1_n_0,
      S(2) => bitcount0_carry_i_2_n_0,
      S(1) => bitcount0_carry_i_3_n_0,
      S(0) => bitcount0_carry_i_4_n_0
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[8]\,
      DI(2) => \bitcount_reg_n_0_[7]\,
      DI(1) => \bitcount_reg_n_0_[6]\,
      DI(0) => \bitcount_reg_n_0_[5]\,
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1_n_0\,
      S(2) => \bitcount0_carry__0_i_2_n_0\,
      S(1) => \bitcount0_carry__0_i_3_n_0\,
      S(0) => \bitcount0_carry__0_i_4_n_0\
    );
\bitcount0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[8]\,
      O => \bitcount0_carry__0_i_1_n_0\
    );
\bitcount0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[7]\,
      O => \bitcount0_carry__0_i_2_n_0\
    );
\bitcount0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      O => \bitcount0_carry__0_i_3_n_0\
    );
\bitcount0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      O => \bitcount0_carry__0_i_4_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[12]\,
      DI(2) => \bitcount_reg_n_0_[11]\,
      DI(1) => \bitcount_reg_n_0_[10]\,
      DI(0) => \bitcount_reg_n_0_[9]\,
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1_n_0\,
      S(2) => \bitcount0_carry__1_i_2_n_0\,
      S(1) => \bitcount0_carry__1_i_3_n_0\,
      S(0) => \bitcount0_carry__1_i_4_n_0\
    );
\bitcount0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[12]\,
      O => \bitcount0_carry__1_i_1_n_0\
    );
\bitcount0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      O => \bitcount0_carry__1_i_2_n_0\
    );
\bitcount0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      O => \bitcount0_carry__1_i_3_n_0\
    );
\bitcount0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[9]\,
      O => \bitcount0_carry__1_i_4_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[16]\,
      DI(2) => \bitcount_reg_n_0_[15]\,
      DI(1) => \bitcount_reg_n_0_[14]\,
      DI(0) => \bitcount_reg_n_0_[13]\,
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1_n_0\,
      S(2) => \bitcount0_carry__2_i_2_n_0\,
      S(1) => \bitcount0_carry__2_i_3_n_0\,
      S(0) => \bitcount0_carry__2_i_4_n_0\
    );
\bitcount0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[16]\,
      O => \bitcount0_carry__2_i_1_n_0\
    );
\bitcount0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[15]\,
      O => \bitcount0_carry__2_i_2_n_0\
    );
\bitcount0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[14]\,
      O => \bitcount0_carry__2_i_3_n_0\
    );
\bitcount0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      O => \bitcount0_carry__2_i_4_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[20]\,
      DI(2) => \bitcount_reg_n_0_[19]\,
      DI(1) => \bitcount_reg_n_0_[18]\,
      DI(0) => \bitcount_reg_n_0_[17]\,
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1_n_0\,
      S(2) => \bitcount0_carry__3_i_2_n_0\,
      S(1) => \bitcount0_carry__3_i_3_n_0\,
      S(0) => \bitcount0_carry__3_i_4_n_0\
    );
\bitcount0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[20]\,
      O => \bitcount0_carry__3_i_1_n_0\
    );
\bitcount0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      O => \bitcount0_carry__3_i_2_n_0\
    );
\bitcount0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      O => \bitcount0_carry__3_i_3_n_0\
    );
\bitcount0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[17]\,
      O => \bitcount0_carry__3_i_4_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[24]\,
      DI(2) => \bitcount_reg_n_0_[23]\,
      DI(1) => \bitcount_reg_n_0_[22]\,
      DI(0) => \bitcount_reg_n_0_[21]\,
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1_n_0\,
      S(2) => \bitcount0_carry__4_i_2_n_0\,
      S(1) => \bitcount0_carry__4_i_3_n_0\,
      S(0) => \bitcount0_carry__4_i_4_n_0\
    );
\bitcount0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[24]\,
      O => \bitcount0_carry__4_i_1_n_0\
    );
\bitcount0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[23]\,
      O => \bitcount0_carry__4_i_2_n_0\
    );
\bitcount0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      O => \bitcount0_carry__4_i_3_n_0\
    );
\bitcount0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      O => \bitcount0_carry__4_i_4_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[28]\,
      DI(2) => \bitcount_reg_n_0_[27]\,
      DI(1) => \bitcount_reg_n_0_[26]\,
      DI(0) => \bitcount_reg_n_0_[25]\,
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1_n_0\,
      S(2) => \bitcount0_carry__5_i_2_n_0\,
      S(1) => \bitcount0_carry__5_i_3_n_0\,
      S(0) => \bitcount0_carry__5_i_4_n_0\
    );
\bitcount0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[28]\,
      O => \bitcount0_carry__5_i_1_n_0\
    );
\bitcount0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      O => \bitcount0_carry__5_i_2_n_0\
    );
\bitcount0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      O => \bitcount0_carry__5_i_3_n_0\
    );
\bitcount0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[25]\,
      O => \bitcount0_carry__5_i_4_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bitcount_reg_n_0_[30]\,
      DI(0) => \bitcount_reg_n_0_[29]\,
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1_n_0\,
      S(1) => \bitcount0_carry__6_i_2_n_0\,
      S(0) => \bitcount0_carry__6_i_3_n_0\
    );
\bitcount0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[31]\,
      O => \bitcount0_carry__6_i_1_n_0\
    );
\bitcount0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[30]\,
      O => \bitcount0_carry__6_i_2_n_0\
    );
\bitcount0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      O => \bitcount0_carry__6_i_3_n_0\
    );
bitcount0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[4]\,
      O => bitcount0_carry_i_1_n_0
    );
bitcount0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      O => bitcount0_carry_i_2_n_0
    );
bitcount0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      O => bitcount0_carry_i_3_n_0
    );
bitcount0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      O => bitcount0_carry_i_4_n_0
    );
\bitcount[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[0]_i_1_n_0\
    );
\bitcount[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_6\,
      O => \bitcount[10]_i_1_n_0\
    );
\bitcount[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_5\,
      O => \bitcount[11]_i_1_n_0\
    );
\bitcount[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_4\,
      O => \bitcount[12]_i_1_n_0\
    );
\bitcount[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_7\,
      O => \bitcount[13]_i_1_n_0\
    );
\bitcount[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_6\,
      O => \bitcount[14]_i_1_n_0\
    );
\bitcount[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_5\,
      O => \bitcount[15]_i_1_n_0\
    );
\bitcount[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_4\,
      O => \bitcount[16]_i_1_n_0\
    );
\bitcount[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_7\,
      O => \bitcount[17]_i_1_n_0\
    );
\bitcount[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_6\,
      O => \bitcount[18]_i_1_n_0\
    );
\bitcount[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_5\,
      O => \bitcount[19]_i_1_n_0\
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_7,
      I1 => state(0),
      O => \bitcount[1]_i_1_n_0\
    );
\bitcount[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_4\,
      O => \bitcount[20]_i_1_n_0\
    );
\bitcount[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_7\,
      O => \bitcount[21]_i_1_n_0\
    );
\bitcount[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_6\,
      O => \bitcount[22]_i_1_n_0\
    );
\bitcount[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_5\,
      O => \bitcount[23]_i_1_n_0\
    );
\bitcount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_4\,
      O => \bitcount[24]_i_1_n_0\
    );
\bitcount[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_7\,
      O => \bitcount[25]_i_1_n_0\
    );
\bitcount[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_6\,
      O => \bitcount[26]_i_1_n_0\
    );
\bitcount[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_5\,
      O => \bitcount[27]_i_1_n_0\
    );
\bitcount[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_4\,
      O => \bitcount[28]_i_1_n_0\
    );
\bitcount[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_7\,
      O => \bitcount[29]_i_1_n_0\
    );
\bitcount[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_6,
      O => \bitcount[2]_i_1__5_n_0\
    );
\bitcount[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_6\,
      O => \bitcount[30]_i_1_n_0\
    );
\bitcount[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => state(1),
      O => bitcount
    );
\bitcount[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_5\,
      O => \bitcount[31]_i_2_n_0\
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_5,
      O => \bitcount[3]_i_1_n_0\
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_4,
      O => \bitcount[4]_i_1_n_0\
    );
\bitcount[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => state(0),
      O => \bitcount[5]_i_1_n_0\
    );
\bitcount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_6\,
      O => \bitcount[6]_i_1_n_0\
    );
\bitcount[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_5\,
      O => \bitcount[7]_i_1_n_0\
    );
\bitcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_4\,
      O => \bitcount[8]_i_1_n_0\
    );
\bitcount[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_7\,
      O => \bitcount[9]_i_1_n_0\
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[0]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[0]\
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[10]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[10]\
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[11]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[11]\
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[12]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[12]\
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[13]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[13]\
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[14]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[14]\
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[15]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[15]\
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[16]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[16]\
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[17]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[17]\
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[18]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[18]\
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[19]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[19]\
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[1]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[1]\
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[20]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[20]\
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[21]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[21]\
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[22]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[22]\
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[23]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[23]\
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[24]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[24]\
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[25]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[25]\
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[26]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[26]\
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[27]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[27]\
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[28]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[28]\
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[29]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[29]\
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[2]_i_1__5_n_0\,
      Q => \bitcount_reg_n_0_[2]\
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[30]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[30]\
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[31]_i_2_n_0\,
      Q => \bitcount_reg_n_0_[31]\
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[3]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[3]\
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[4]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[4]\
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[5]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[5]\
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[6]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[6]\
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[7]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[7]\
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[8]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[8]\
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[9]_i_1_n_0\,
      Q => \bitcount_reg_n_0_[9]\
    );
dout_rdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => dout_rdy_i_2_n_0,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => dout_rdy1_out
    );
dout_rdy_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => p_0_in_0(16),
      I2 => p_0_in_0(17),
      I3 => p_0_in_0(20),
      I4 => p_0_in_0(19),
      O => dout_rdy_i_10_n_0
    );
dout_rdy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => dout_rdy_i_3_n_0,
      I1 => dout_rdy_i_4_n_0,
      I2 => dout_rdy_i_5_n_0,
      I3 => dout_rdy_i_6_n_0,
      O => dout_rdy_i_2_n_0
    );
dout_rdy_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => p_0_in_0(11),
      I2 => p_0_in_0(8),
      I3 => p_0_in_0(9),
      I4 => dout_rdy_i_7_n_0,
      O => dout_rdy_i_3_n_0
    );
dout_rdy_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => dout_rdy_i_8_n_0,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(7),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      O => dout_rdy_i_4_n_0
    );
dout_rdy_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => dout_rdy_i_9_n_0,
      I1 => p_0_in_0(32),
      I2 => p_0_in_0(33),
      I3 => p_0_in_0(30),
      I4 => p_0_in_0(31),
      O => dout_rdy_i_5_n_0
    );
dout_rdy_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => dout_rdy_i_10_n_0,
      I1 => p_0_in_0(23),
      I2 => p_0_in_0(24),
      I3 => p_0_in_0(21),
      I4 => p_0_in_0(22),
      O => dout_rdy_i_6_n_0
    );
dout_rdy_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => p_0_in_0(12),
      I2 => p_0_in_0(15),
      I3 => p_0_in_0(14),
      O => dout_rdy_i_7_n_0
    );
dout_rdy_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \shift_reg_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => dout_rdy_i_8_n_0
    );
dout_rdy_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => p_0_in_0(25),
      I2 => p_0_in_0(26),
      I3 => p_0_in_0(29),
      I4 => p_0_in_0(28),
      O => dout_rdy_i_9_n_0
    );
dout_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => dout_rdy1_out,
      Q => rx_fifo_wr
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(0),
      Q => \status_reg_reg[2]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(10),
      Q => \status_reg_reg[2]\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(11),
      Q => \status_reg_reg[2]\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(12),
      Q => \status_reg_reg[2]\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(13),
      Q => \status_reg_reg[2]\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(14),
      Q => \status_reg_reg[2]\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(15),
      Q => \status_reg_reg[2]\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(16),
      Q => \status_reg_reg[2]\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(17),
      Q => \status_reg_reg[2]\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(18),
      Q => \status_reg_reg[2]\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(19),
      Q => \status_reg_reg[2]\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(1),
      Q => \status_reg_reg[2]\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(20),
      Q => \status_reg_reg[2]\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(21),
      Q => \status_reg_reg[2]\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(22),
      Q => \status_reg_reg[2]\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(23),
      Q => \status_reg_reg[2]\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(24),
      Q => \status_reg_reg[2]\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(25),
      Q => \status_reg_reg[2]\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(26),
      Q => \status_reg_reg[2]\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(27),
      Q => \status_reg_reg[2]\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(28),
      Q => \status_reg_reg[2]\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(29),
      Q => \status_reg_reg[2]\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(2),
      Q => \status_reg_reg[2]\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(30),
      Q => \status_reg_reg[2]\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(31),
      Q => \status_reg_reg[2]\(31)
    );
\dout_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(32),
      Q => \status_reg_reg[2]\(32)
    );
\dout_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(33),
      Q => \status_reg_reg[2]\(33)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(3),
      Q => \status_reg_reg[2]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(4),
      Q => \status_reg_reg[2]\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(5),
      Q => \status_reg_reg[2]\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(6),
      Q => \status_reg_reg[2]\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(7),
      Q => \status_reg_reg[2]\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(8),
      Q => \status_reg_reg[2]\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(9),
      Q => \status_reg_reg[2]\(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\parity_fail_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => dout_rdy_i_2_n_0,
      I4 => state(1),
      I5 => state(0),
      O => \parity_fail_cnt[0]_i_1_n_0\
    );
\parity_fail_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(3),
      O => \parity_fail_cnt[0]_i_3_n_0\
    );
\parity_fail_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(2),
      O => \parity_fail_cnt[0]_i_4_n_0\
    );
\parity_fail_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(1),
      O => \parity_fail_cnt[0]_i_5_n_0\
    );
\parity_fail_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_parity_fails(0),
      O => \parity_fail_cnt[0]_i_6_n_0\
    );
\parity_fail_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(15),
      O => \parity_fail_cnt[12]_i_2_n_0\
    );
\parity_fail_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(14),
      O => \parity_fail_cnt[12]_i_3_n_0\
    );
\parity_fail_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(13),
      O => \parity_fail_cnt[12]_i_4_n_0\
    );
\parity_fail_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(12),
      O => \parity_fail_cnt[12]_i_5_n_0\
    );
\parity_fail_cnt[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(19),
      O => \parity_fail_cnt[16]_i_2_n_0\
    );
\parity_fail_cnt[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(18),
      O => \parity_fail_cnt[16]_i_3_n_0\
    );
\parity_fail_cnt[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(17),
      O => \parity_fail_cnt[16]_i_4_n_0\
    );
\parity_fail_cnt[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(16),
      O => \parity_fail_cnt[16]_i_5_n_0\
    );
\parity_fail_cnt[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(23),
      O => \parity_fail_cnt[20]_i_2_n_0\
    );
\parity_fail_cnt[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(22),
      O => \parity_fail_cnt[20]_i_3_n_0\
    );
\parity_fail_cnt[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(21),
      O => \parity_fail_cnt[20]_i_4_n_0\
    );
\parity_fail_cnt[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(20),
      O => \parity_fail_cnt[20]_i_5_n_0\
    );
\parity_fail_cnt[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(27),
      O => \parity_fail_cnt[24]_i_2_n_0\
    );
\parity_fail_cnt[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(26),
      O => \parity_fail_cnt[24]_i_3_n_0\
    );
\parity_fail_cnt[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(25),
      O => \parity_fail_cnt[24]_i_4_n_0\
    );
\parity_fail_cnt[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(24),
      O => \parity_fail_cnt[24]_i_5_n_0\
    );
\parity_fail_cnt[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(31),
      O => \parity_fail_cnt[28]_i_2_n_0\
    );
\parity_fail_cnt[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(30),
      O => \parity_fail_cnt[28]_i_3_n_0\
    );
\parity_fail_cnt[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(29),
      O => \parity_fail_cnt[28]_i_4_n_0\
    );
\parity_fail_cnt[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(28),
      O => \parity_fail_cnt[28]_i_5_n_0\
    );
\parity_fail_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(7),
      O => \parity_fail_cnt[4]_i_2_n_0\
    );
\parity_fail_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(6),
      O => \parity_fail_cnt[4]_i_3_n_0\
    );
\parity_fail_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(5),
      O => \parity_fail_cnt[4]_i_4_n_0\
    );
\parity_fail_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(4),
      O => \parity_fail_cnt[4]_i_5_n_0\
    );
\parity_fail_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(11),
      O => \parity_fail_cnt[8]_i_2_n_0\
    );
\parity_fail_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(10),
      O => \parity_fail_cnt[8]_i_3_n_0\
    );
\parity_fail_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(9),
      O => \parity_fail_cnt[8]_i_4_n_0\
    );
\parity_fail_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(8),
      O => \parity_fail_cnt[8]_i_5_n_0\
    );
\parity_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2_n_7\,
      Q => rx_parity_fails(0)
    );
\parity_fail_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \parity_fail_cnt_reg[0]_i_2_n_0\,
      CO(2) => \parity_fail_cnt_reg[0]_i_2_n_1\,
      CO(1) => \parity_fail_cnt_reg[0]_i_2_n_2\,
      CO(0) => \parity_fail_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \parity_fail_cnt_reg[0]_i_2_n_4\,
      O(2) => \parity_fail_cnt_reg[0]_i_2_n_5\,
      O(1) => \parity_fail_cnt_reg[0]_i_2_n_6\,
      O(0) => \parity_fail_cnt_reg[0]_i_2_n_7\,
      S(3) => \parity_fail_cnt[0]_i_3_n_0\,
      S(2) => \parity_fail_cnt[0]_i_4_n_0\,
      S(1) => \parity_fail_cnt[0]_i_5_n_0\,
      S(0) => \parity_fail_cnt[0]_i_6_n_0\
    );
\parity_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1_n_5\,
      Q => parity_fail_cnt_reg(10)
    );
\parity_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1_n_4\,
      Q => parity_fail_cnt_reg(11)
    );
\parity_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1_n_7\,
      Q => parity_fail_cnt_reg(12)
    );
\parity_fail_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[8]_i_1_n_0\,
      CO(3) => \parity_fail_cnt_reg[12]_i_1_n_0\,
      CO(2) => \parity_fail_cnt_reg[12]_i_1_n_1\,
      CO(1) => \parity_fail_cnt_reg[12]_i_1_n_2\,
      CO(0) => \parity_fail_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[12]_i_1_n_4\,
      O(2) => \parity_fail_cnt_reg[12]_i_1_n_5\,
      O(1) => \parity_fail_cnt_reg[12]_i_1_n_6\,
      O(0) => \parity_fail_cnt_reg[12]_i_1_n_7\,
      S(3) => \parity_fail_cnt[12]_i_2_n_0\,
      S(2) => \parity_fail_cnt[12]_i_3_n_0\,
      S(1) => \parity_fail_cnt[12]_i_4_n_0\,
      S(0) => \parity_fail_cnt[12]_i_5_n_0\
    );
\parity_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1_n_6\,
      Q => parity_fail_cnt_reg(13)
    );
\parity_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1_n_5\,
      Q => parity_fail_cnt_reg(14)
    );
\parity_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1_n_4\,
      Q => parity_fail_cnt_reg(15)
    );
\parity_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1_n_7\,
      Q => parity_fail_cnt_reg(16)
    );
\parity_fail_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[12]_i_1_n_0\,
      CO(3) => \parity_fail_cnt_reg[16]_i_1_n_0\,
      CO(2) => \parity_fail_cnt_reg[16]_i_1_n_1\,
      CO(1) => \parity_fail_cnt_reg[16]_i_1_n_2\,
      CO(0) => \parity_fail_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[16]_i_1_n_4\,
      O(2) => \parity_fail_cnt_reg[16]_i_1_n_5\,
      O(1) => \parity_fail_cnt_reg[16]_i_1_n_6\,
      O(0) => \parity_fail_cnt_reg[16]_i_1_n_7\,
      S(3) => \parity_fail_cnt[16]_i_2_n_0\,
      S(2) => \parity_fail_cnt[16]_i_3_n_0\,
      S(1) => \parity_fail_cnt[16]_i_4_n_0\,
      S(0) => \parity_fail_cnt[16]_i_5_n_0\
    );
\parity_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1_n_6\,
      Q => parity_fail_cnt_reg(17)
    );
\parity_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1_n_5\,
      Q => parity_fail_cnt_reg(18)
    );
\parity_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1_n_4\,
      Q => parity_fail_cnt_reg(19)
    );
\parity_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2_n_6\,
      Q => parity_fail_cnt_reg(1)
    );
\parity_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1_n_7\,
      Q => parity_fail_cnt_reg(20)
    );
\parity_fail_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[16]_i_1_n_0\,
      CO(3) => \parity_fail_cnt_reg[20]_i_1_n_0\,
      CO(2) => \parity_fail_cnt_reg[20]_i_1_n_1\,
      CO(1) => \parity_fail_cnt_reg[20]_i_1_n_2\,
      CO(0) => \parity_fail_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[20]_i_1_n_4\,
      O(2) => \parity_fail_cnt_reg[20]_i_1_n_5\,
      O(1) => \parity_fail_cnt_reg[20]_i_1_n_6\,
      O(0) => \parity_fail_cnt_reg[20]_i_1_n_7\,
      S(3) => \parity_fail_cnt[20]_i_2_n_0\,
      S(2) => \parity_fail_cnt[20]_i_3_n_0\,
      S(1) => \parity_fail_cnt[20]_i_4_n_0\,
      S(0) => \parity_fail_cnt[20]_i_5_n_0\
    );
\parity_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1_n_6\,
      Q => parity_fail_cnt_reg(21)
    );
\parity_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1_n_5\,
      Q => parity_fail_cnt_reg(22)
    );
\parity_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1_n_4\,
      Q => parity_fail_cnt_reg(23)
    );
\parity_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1_n_7\,
      Q => parity_fail_cnt_reg(24)
    );
\parity_fail_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[20]_i_1_n_0\,
      CO(3) => \parity_fail_cnt_reg[24]_i_1_n_0\,
      CO(2) => \parity_fail_cnt_reg[24]_i_1_n_1\,
      CO(1) => \parity_fail_cnt_reg[24]_i_1_n_2\,
      CO(0) => \parity_fail_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[24]_i_1_n_4\,
      O(2) => \parity_fail_cnt_reg[24]_i_1_n_5\,
      O(1) => \parity_fail_cnt_reg[24]_i_1_n_6\,
      O(0) => \parity_fail_cnt_reg[24]_i_1_n_7\,
      S(3) => \parity_fail_cnt[24]_i_2_n_0\,
      S(2) => \parity_fail_cnt[24]_i_3_n_0\,
      S(1) => \parity_fail_cnt[24]_i_4_n_0\,
      S(0) => \parity_fail_cnt[24]_i_5_n_0\
    );
\parity_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1_n_6\,
      Q => parity_fail_cnt_reg(25)
    );
\parity_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1_n_5\,
      Q => parity_fail_cnt_reg(26)
    );
\parity_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1_n_4\,
      Q => parity_fail_cnt_reg(27)
    );
\parity_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1_n_7\,
      Q => parity_fail_cnt_reg(28)
    );
\parity_fail_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_parity_fail_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \parity_fail_cnt_reg[28]_i_1_n_1\,
      CO(1) => \parity_fail_cnt_reg[28]_i_1_n_2\,
      CO(0) => \parity_fail_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[28]_i_1_n_4\,
      O(2) => \parity_fail_cnt_reg[28]_i_1_n_5\,
      O(1) => \parity_fail_cnt_reg[28]_i_1_n_6\,
      O(0) => \parity_fail_cnt_reg[28]_i_1_n_7\,
      S(3) => \parity_fail_cnt[28]_i_2_n_0\,
      S(2) => \parity_fail_cnt[28]_i_3_n_0\,
      S(1) => \parity_fail_cnt[28]_i_4_n_0\,
      S(0) => \parity_fail_cnt[28]_i_5_n_0\
    );
\parity_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1_n_6\,
      Q => parity_fail_cnt_reg(29)
    );
\parity_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2_n_5\,
      Q => parity_fail_cnt_reg(2)
    );
\parity_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1_n_5\,
      Q => parity_fail_cnt_reg(30)
    );
\parity_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1_n_4\,
      Q => parity_fail_cnt_reg(31)
    );
\parity_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2_n_4\,
      Q => parity_fail_cnt_reg(3)
    );
\parity_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1_n_7\,
      Q => parity_fail_cnt_reg(4)
    );
\parity_fail_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[0]_i_2_n_0\,
      CO(3) => \parity_fail_cnt_reg[4]_i_1_n_0\,
      CO(2) => \parity_fail_cnt_reg[4]_i_1_n_1\,
      CO(1) => \parity_fail_cnt_reg[4]_i_1_n_2\,
      CO(0) => \parity_fail_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[4]_i_1_n_4\,
      O(2) => \parity_fail_cnt_reg[4]_i_1_n_5\,
      O(1) => \parity_fail_cnt_reg[4]_i_1_n_6\,
      O(0) => \parity_fail_cnt_reg[4]_i_1_n_7\,
      S(3) => \parity_fail_cnt[4]_i_2_n_0\,
      S(2) => \parity_fail_cnt[4]_i_3_n_0\,
      S(1) => \parity_fail_cnt[4]_i_4_n_0\,
      S(0) => \parity_fail_cnt[4]_i_5_n_0\
    );
\parity_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1_n_6\,
      Q => parity_fail_cnt_reg(5)
    );
\parity_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1_n_5\,
      Q => parity_fail_cnt_reg(6)
    );
\parity_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1_n_4\,
      Q => parity_fail_cnt_reg(7)
    );
\parity_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1_n_7\,
      Q => parity_fail_cnt_reg(8)
    );
\parity_fail_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[4]_i_1_n_0\,
      CO(3) => \parity_fail_cnt_reg[8]_i_1_n_0\,
      CO(2) => \parity_fail_cnt_reg[8]_i_1_n_1\,
      CO(1) => \parity_fail_cnt_reg[8]_i_1_n_2\,
      CO(0) => \parity_fail_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[8]_i_1_n_4\,
      O(2) => \parity_fail_cnt_reg[8]_i_1_n_5\,
      O(1) => \parity_fail_cnt_reg[8]_i_1_n_6\,
      O(0) => \parity_fail_cnt_reg[8]_i_1_n_7\,
      S(3) => \parity_fail_cnt[8]_i_2_n_0\,
      S(2) => \parity_fail_cnt[8]_i_3_n_0\,
      S(1) => \parity_fail_cnt[8]_i_4_n_0\,
      S(0) => \parity_fail_cnt[8]_i_5_n_0\
    );
\parity_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1_n_6\,
      Q => parity_fail_cnt_reg(9)
    );
\rd_data[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      I1 => rx_parity_fails(0),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(0),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(0),
      O => \rd_data_reg[0]\
    );
\rd_data[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      I1 => parity_fail_cnt_reg(10),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(10),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(10),
      O => \rd_data[10]_i_15_n_0\
    );
\rd_data[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[10]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(6),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(6),
      O => \sector_rd_data[0]__0\(10)
    );
\rd_data[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      I1 => parity_fail_cnt_reg(11),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(11),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(11),
      O => \rd_data[11]_i_15_n_0\
    );
\rd_data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[11]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(7),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(7),
      O => \sector_rd_data[0]__0\(11)
    );
\rd_data[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      I1 => parity_fail_cnt_reg(12),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(12),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(12),
      O => \rd_data[12]_i_15_n_0\
    );
\rd_data[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[12]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(8),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(8),
      O => \sector_rd_data[0]__0\(12)
    );
\rd_data[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      I1 => parity_fail_cnt_reg(13),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(13),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(13),
      O => \rd_data[13]_i_15_n_0\
    );
\rd_data[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[13]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(9),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(9),
      O => \sector_rd_data[0]__0\(13)
    );
\rd_data[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      I1 => parity_fail_cnt_reg(14),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(14),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(14),
      O => \rd_data[14]_i_15_n_0\
    );
\rd_data[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[14]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(10),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(10),
      O => \sector_rd_data[0]__0\(14)
    );
\rd_data[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      I1 => parity_fail_cnt_reg(15),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(15),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(15),
      O => \rd_data[15]_i_15_n_0\
    );
\rd_data[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[15]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(11),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(11),
      O => \sector_rd_data[0]__0\(15)
    );
\rd_data[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      I1 => parity_fail_cnt_reg(16),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(16),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(16),
      O => \rd_data[16]_i_15_n_0\
    );
\rd_data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[16]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(12),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(12),
      O => \sector_rd_data[0]__0\(16)
    );
\rd_data[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      I1 => parity_fail_cnt_reg(17),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(17),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(17),
      O => \rd_data[17]_i_15_n_0\
    );
\rd_data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[17]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(13),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(13),
      O => \sector_rd_data[0]__0\(17)
    );
\rd_data[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      I1 => parity_fail_cnt_reg(18),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(18),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(18),
      O => \rd_data[18]_i_15_n_0\
    );
\rd_data[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[18]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(14),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(14),
      O => \sector_rd_data[0]__0\(18)
    );
\rd_data[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      I1 => parity_fail_cnt_reg(19),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(19),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(19),
      O => \rd_data[19]_i_15_n_0\
    );
\rd_data[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[19]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(15),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(15),
      O => \sector_rd_data[0]__0\(19)
    );
\rd_data[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      I1 => parity_fail_cnt_reg(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(1),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(1),
      O => \rd_data_reg[1]\
    );
\rd_data[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      I1 => parity_fail_cnt_reg(20),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(20),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(20),
      O => \rd_data[20]_i_15_n_0\
    );
\rd_data[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[20]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(16),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(16),
      O => \sector_rd_data[0]__0\(20)
    );
\rd_data[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      I1 => parity_fail_cnt_reg(21),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(21),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(21),
      O => \rd_data[21]_i_15_n_0\
    );
\rd_data[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[21]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(17),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(17),
      O => \sector_rd_data[0]__0\(21)
    );
\rd_data[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      I1 => parity_fail_cnt_reg(22),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(22),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(22),
      O => \rd_data[22]_i_15_n_0\
    );
\rd_data[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[22]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(18),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(18),
      O => \sector_rd_data[0]__0\(22)
    );
\rd_data[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      I1 => parity_fail_cnt_reg(23),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(23),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(23),
      O => \rd_data[23]_i_15_n_0\
    );
\rd_data[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[23]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(19),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(19),
      O => \sector_rd_data[0]__0\(23)
    );
\rd_data[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      I1 => parity_fail_cnt_reg(24),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(24),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(24),
      O => \rd_data[24]_i_15_n_0\
    );
\rd_data[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[24]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(20),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(20),
      O => \sector_rd_data[0]__0\(24)
    );
\rd_data[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      I1 => parity_fail_cnt_reg(25),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(25),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(25),
      O => \rd_data[25]_i_15_n_0\
    );
\rd_data[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[25]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(21),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(21),
      O => \sector_rd_data[0]__0\(25)
    );
\rd_data[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      I1 => parity_fail_cnt_reg(26),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(26),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(26),
      O => \rd_data[26]_i_15_n_0\
    );
\rd_data[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[26]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(22),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(22),
      O => \sector_rd_data[0]__0\(26)
    );
\rd_data[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      I1 => parity_fail_cnt_reg(27),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(27),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(27),
      O => \rd_data[27]_i_15_n_0\
    );
\rd_data[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[27]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(23),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(23),
      O => \sector_rd_data[0]__0\(27)
    );
\rd_data[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      I1 => parity_fail_cnt_reg(28),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(28),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(28),
      O => \rd_data[28]_i_15_n_0\
    );
\rd_data[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[28]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(24),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(24),
      O => \sector_rd_data[0]__0\(28)
    );
\rd_data[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      I1 => parity_fail_cnt_reg(29),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(29),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(29),
      O => \rd_data[29]_i_15_n_0\
    );
\rd_data[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[29]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(25),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(25),
      O => \sector_rd_data[0]__0\(29)
    );
\rd_data[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      I1 => parity_fail_cnt_reg(2),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(2),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(2),
      O => \rd_data_reg[2]\
    );
\rd_data[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      I1 => parity_fail_cnt_reg(30),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(30),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(30),
      O => \rd_data[30]_i_15_n_0\
    );
\rd_data[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[30]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(26),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(26),
      O => \sector_rd_data[0]__0\(30)
    );
\rd_data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      I1 => parity_fail_cnt_reg(31),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(31),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(31),
      O => \rd_data[31]_i_15_n_0\
    );
\rd_data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[31]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(27),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(27),
      O => \sector_rd_data[0]__0\(31)
    );
\rd_data[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      I1 => parity_fail_cnt_reg(3),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(3),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(3),
      O => \rd_data_reg[3]\
    );
\rd_data[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      I1 => parity_fail_cnt_reg(4),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(4),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(4),
      O => \rd_data[4]_i_15_n_0\
    );
\rd_data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[4]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(0),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(0),
      O => \sector_rd_data[0]__0\(4)
    );
\rd_data[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      I1 => parity_fail_cnt_reg(5),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(5),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(5),
      O => \rd_data[5]_i_15_n_0\
    );
\rd_data[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[5]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(1),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(1),
      O => \sector_rd_data[0]__0\(5)
    );
\rd_data[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      I1 => parity_fail_cnt_reg(6),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(6),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(6),
      O => \rd_data[6]_i_15_n_0\
    );
\rd_data[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[6]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(2),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(2),
      O => \sector_rd_data[0]__0\(6)
    );
\rd_data[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      I1 => parity_fail_cnt_reg(7),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(7),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(7),
      O => \rd_data[7]_i_15_n_0\
    );
\rd_data[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[7]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(3),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(3),
      O => \sector_rd_data[0]__0\(7)
    );
\rd_data[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      I1 => parity_fail_cnt_reg(8),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(8),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(8),
      O => \rd_data[8]_i_15_n_0\
    );
\rd_data[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[8]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(4),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(4),
      O => \sector_rd_data[0]__0\(8)
    );
\rd_data[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      I1 => parity_fail_cnt_reg(9),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => rx_cnt_reg(9),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => tx_cnt_reg(9),
      O => \rd_data[9]_i_15_n_0\
    );
\rd_data[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[9]_i_15_n_0\,
      I1 => \rd_sector_addr_reg[2]\(1),
      I2 => \rd_sector_addr_reg[2]\(0),
      I3 => Q(5),
      I4 => \rd_sector_addr_reg[0]_rep__0\,
      I5 => DO(5),
      O => \sector_rd_data[0]__0\(9)
    );
\rd_data_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(10),
      I1 => \sector_rd_data[1]__0\(6),
      O => \rd_data_reg[10]\,
      S => p_0_in(0)
    );
\rd_data_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(11),
      I1 => \sector_rd_data[1]__0\(7),
      O => \rd_data_reg[11]\,
      S => p_0_in(0)
    );
\rd_data_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(12),
      I1 => \sector_rd_data[1]__0\(8),
      O => \rd_data_reg[12]\,
      S => p_0_in(0)
    );
\rd_data_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(13),
      I1 => \sector_rd_data[1]__0\(9),
      O => \rd_data_reg[13]\,
      S => p_0_in(0)
    );
\rd_data_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(14),
      I1 => \sector_rd_data[1]__0\(10),
      O => \rd_data_reg[14]\,
      S => p_0_in(0)
    );
\rd_data_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(15),
      I1 => \sector_rd_data[1]__0\(11),
      O => \rd_data_reg[15]\,
      S => p_0_in(0)
    );
\rd_data_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(16),
      I1 => \sector_rd_data[1]__0\(12),
      O => \rd_data_reg[16]\,
      S => p_0_in(0)
    );
\rd_data_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(17),
      I1 => \sector_rd_data[1]__0\(13),
      O => \rd_data_reg[17]\,
      S => p_0_in(0)
    );
\rd_data_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(18),
      I1 => \sector_rd_data[1]__0\(14),
      O => \rd_data_reg[18]\,
      S => p_0_in(0)
    );
\rd_data_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(19),
      I1 => \sector_rd_data[1]__0\(15),
      O => \rd_data_reg[19]\,
      S => p_0_in(0)
    );
\rd_data_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(20),
      I1 => \sector_rd_data[1]__0\(16),
      O => \rd_data_reg[20]\,
      S => p_0_in(0)
    );
\rd_data_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(21),
      I1 => \sector_rd_data[1]__0\(17),
      O => \rd_data_reg[21]\,
      S => p_0_in(0)
    );
\rd_data_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(22),
      I1 => \sector_rd_data[1]__0\(18),
      O => \rd_data_reg[22]\,
      S => p_0_in(0)
    );
\rd_data_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(23),
      I1 => \sector_rd_data[1]__0\(19),
      O => \rd_data_reg[23]\,
      S => p_0_in(0)
    );
\rd_data_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(24),
      I1 => \sector_rd_data[1]__0\(20),
      O => \rd_data_reg[24]\,
      S => p_0_in(0)
    );
\rd_data_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(25),
      I1 => \sector_rd_data[1]__0\(21),
      O => \rd_data_reg[25]\,
      S => p_0_in(0)
    );
\rd_data_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(26),
      I1 => \sector_rd_data[1]__0\(22),
      O => \rd_data_reg[26]\,
      S => p_0_in(0)
    );
\rd_data_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(27),
      I1 => \sector_rd_data[1]__0\(23),
      O => \rd_data_reg[27]\,
      S => p_0_in(0)
    );
\rd_data_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(28),
      I1 => \sector_rd_data[1]__0\(24),
      O => \rd_data_reg[28]\,
      S => p_0_in(0)
    );
\rd_data_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(29),
      I1 => \sector_rd_data[1]__0\(25),
      O => \rd_data_reg[29]\,
      S => p_0_in(0)
    );
\rd_data_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(30),
      I1 => \sector_rd_data[1]__0\(26),
      O => \rd_data_reg[30]\,
      S => p_0_in(0)
    );
\rd_data_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(31),
      I1 => \sector_rd_data[1]__0\(27),
      O => \rd_data_reg[31]\,
      S => p_0_in(0)
    );
\rd_data_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(4),
      I1 => \sector_rd_data[1]__0\(0),
      O => \rd_data_reg[4]\,
      S => p_0_in(0)
    );
\rd_data_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(5),
      I1 => \sector_rd_data[1]__0\(1),
      O => \rd_data_reg[5]\,
      S => p_0_in(0)
    );
\rd_data_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(6),
      I1 => \sector_rd_data[1]__0\(2),
      O => \rd_data_reg[6]\,
      S => p_0_in(0)
    );
\rd_data_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(7),
      I1 => \sector_rd_data[1]__0\(3),
      O => \rd_data_reg[7]\,
      S => p_0_in(0)
    );
\rd_data_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(8),
      I1 => \sector_rd_data[1]__0\(4),
      O => \rd_data_reg[8]\,
      S => p_0_in(0)
    );
\rd_data_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[0]__0\(9),
      I1 => \sector_rd_data[1]__0\(5),
      O => \rd_data_reg[9]\,
      S => p_0_in(0)
    );
\rx_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(3),
      O => \rx_cnt[0]_i_2_n_0\
    );
\rx_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(2),
      O => \rx_cnt[0]_i_3_n_0\
    );
\rx_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(1),
      O => \rx_cnt[0]_i_4_n_0\
    );
\rx_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(0),
      O => \rx_cnt[0]_i_5_n_0\
    );
\rx_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(15),
      O => \rx_cnt[12]_i_2_n_0\
    );
\rx_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(14),
      O => \rx_cnt[12]_i_3_n_0\
    );
\rx_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(13),
      O => \rx_cnt[12]_i_4_n_0\
    );
\rx_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(12),
      O => \rx_cnt[12]_i_5_n_0\
    );
\rx_cnt[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(19),
      O => \rx_cnt[16]_i_2_n_0\
    );
\rx_cnt[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(18),
      O => \rx_cnt[16]_i_3_n_0\
    );
\rx_cnt[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(17),
      O => \rx_cnt[16]_i_4_n_0\
    );
\rx_cnt[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(16),
      O => \rx_cnt[16]_i_5_n_0\
    );
\rx_cnt[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(23),
      O => \rx_cnt[20]_i_2_n_0\
    );
\rx_cnt[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(22),
      O => \rx_cnt[20]_i_3_n_0\
    );
\rx_cnt[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(21),
      O => \rx_cnt[20]_i_4_n_0\
    );
\rx_cnt[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(20),
      O => \rx_cnt[20]_i_5_n_0\
    );
\rx_cnt[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(27),
      O => \rx_cnt[24]_i_2_n_0\
    );
\rx_cnt[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(26),
      O => \rx_cnt[24]_i_3_n_0\
    );
\rx_cnt[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(25),
      O => \rx_cnt[24]_i_4_n_0\
    );
\rx_cnt[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(24),
      O => \rx_cnt[24]_i_5_n_0\
    );
\rx_cnt[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(31),
      O => \rx_cnt[28]_i_2_n_0\
    );
\rx_cnt[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(30),
      O => \rx_cnt[28]_i_3_n_0\
    );
\rx_cnt[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(29),
      O => \rx_cnt[28]_i_4_n_0\
    );
\rx_cnt[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(28),
      O => \rx_cnt[28]_i_5_n_0\
    );
\rx_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(7),
      O => \rx_cnt[4]_i_2_n_0\
    );
\rx_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(6),
      O => \rx_cnt[4]_i_3_n_0\
    );
\rx_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(5),
      O => \rx_cnt[4]_i_4_n_0\
    );
\rx_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(4),
      O => \rx_cnt[4]_i_5_n_0\
    );
\rx_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(11),
      O => \rx_cnt[8]_i_2_n_0\
    );
\rx_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(10),
      O => \rx_cnt[8]_i_3_n_0\
    );
\rx_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(9),
      O => \rx_cnt[8]_i_4_n_0\
    );
\rx_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(8),
      O => \rx_cnt[8]_i_5_n_0\
    );
\rx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1_n_7\,
      Q => rx_cnt_reg(0)
    );
\rx_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cnt_reg[0]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[0]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[0]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_cnt_reg[0]_i_1_n_4\,
      O(2) => \rx_cnt_reg[0]_i_1_n_5\,
      O(1) => \rx_cnt_reg[0]_i_1_n_6\,
      O(0) => \rx_cnt_reg[0]_i_1_n_7\,
      S(3) => \rx_cnt[0]_i_2_n_0\,
      S(2) => \rx_cnt[0]_i_3_n_0\,
      S(1) => \rx_cnt[0]_i_4_n_0\,
      S(0) => \rx_cnt[0]_i_5_n_0\
    );
\rx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1_n_5\,
      Q => rx_cnt_reg(10)
    );
\rx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1_n_4\,
      Q => rx_cnt_reg(11)
    );
\rx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1_n_7\,
      Q => rx_cnt_reg(12)
    );
\rx_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[8]_i_1_n_0\,
      CO(3) => \rx_cnt_reg[12]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[12]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[12]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[12]_i_1_n_4\,
      O(2) => \rx_cnt_reg[12]_i_1_n_5\,
      O(1) => \rx_cnt_reg[12]_i_1_n_6\,
      O(0) => \rx_cnt_reg[12]_i_1_n_7\,
      S(3) => \rx_cnt[12]_i_2_n_0\,
      S(2) => \rx_cnt[12]_i_3_n_0\,
      S(1) => \rx_cnt[12]_i_4_n_0\,
      S(0) => \rx_cnt[12]_i_5_n_0\
    );
\rx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1_n_6\,
      Q => rx_cnt_reg(13)
    );
\rx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1_n_5\,
      Q => rx_cnt_reg(14)
    );
\rx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1_n_4\,
      Q => rx_cnt_reg(15)
    );
\rx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1_n_7\,
      Q => rx_cnt_reg(16)
    );
\rx_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[12]_i_1_n_0\,
      CO(3) => \rx_cnt_reg[16]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[16]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[16]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[16]_i_1_n_4\,
      O(2) => \rx_cnt_reg[16]_i_1_n_5\,
      O(1) => \rx_cnt_reg[16]_i_1_n_6\,
      O(0) => \rx_cnt_reg[16]_i_1_n_7\,
      S(3) => \rx_cnt[16]_i_2_n_0\,
      S(2) => \rx_cnt[16]_i_3_n_0\,
      S(1) => \rx_cnt[16]_i_4_n_0\,
      S(0) => \rx_cnt[16]_i_5_n_0\
    );
\rx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1_n_6\,
      Q => rx_cnt_reg(17)
    );
\rx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1_n_5\,
      Q => rx_cnt_reg(18)
    );
\rx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1_n_4\,
      Q => rx_cnt_reg(19)
    );
\rx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1_n_6\,
      Q => rx_cnt_reg(1)
    );
\rx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1_n_7\,
      Q => rx_cnt_reg(20)
    );
\rx_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[16]_i_1_n_0\,
      CO(3) => \rx_cnt_reg[20]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[20]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[20]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[20]_i_1_n_4\,
      O(2) => \rx_cnt_reg[20]_i_1_n_5\,
      O(1) => \rx_cnt_reg[20]_i_1_n_6\,
      O(0) => \rx_cnt_reg[20]_i_1_n_7\,
      S(3) => \rx_cnt[20]_i_2_n_0\,
      S(2) => \rx_cnt[20]_i_3_n_0\,
      S(1) => \rx_cnt[20]_i_4_n_0\,
      S(0) => \rx_cnt[20]_i_5_n_0\
    );
\rx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1_n_6\,
      Q => rx_cnt_reg(21)
    );
\rx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1_n_5\,
      Q => rx_cnt_reg(22)
    );
\rx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1_n_4\,
      Q => rx_cnt_reg(23)
    );
\rx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1_n_7\,
      Q => rx_cnt_reg(24)
    );
\rx_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[20]_i_1_n_0\,
      CO(3) => \rx_cnt_reg[24]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[24]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[24]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[24]_i_1_n_4\,
      O(2) => \rx_cnt_reg[24]_i_1_n_5\,
      O(1) => \rx_cnt_reg[24]_i_1_n_6\,
      O(0) => \rx_cnt_reg[24]_i_1_n_7\,
      S(3) => \rx_cnt[24]_i_2_n_0\,
      S(2) => \rx_cnt[24]_i_3_n_0\,
      S(1) => \rx_cnt[24]_i_4_n_0\,
      S(0) => \rx_cnt[24]_i_5_n_0\
    );
\rx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1_n_6\,
      Q => rx_cnt_reg(25)
    );
\rx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1_n_5\,
      Q => rx_cnt_reg(26)
    );
\rx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1_n_4\,
      Q => rx_cnt_reg(27)
    );
\rx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1_n_7\,
      Q => rx_cnt_reg(28)
    );
\rx_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_rx_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rx_cnt_reg[28]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[28]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[28]_i_1_n_4\,
      O(2) => \rx_cnt_reg[28]_i_1_n_5\,
      O(1) => \rx_cnt_reg[28]_i_1_n_6\,
      O(0) => \rx_cnt_reg[28]_i_1_n_7\,
      S(3) => \rx_cnt[28]_i_2_n_0\,
      S(2) => \rx_cnt[28]_i_3_n_0\,
      S(1) => \rx_cnt[28]_i_4_n_0\,
      S(0) => \rx_cnt[28]_i_5_n_0\
    );
\rx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1_n_6\,
      Q => rx_cnt_reg(29)
    );
\rx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1_n_5\,
      Q => rx_cnt_reg(2)
    );
\rx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1_n_5\,
      Q => rx_cnt_reg(30)
    );
\rx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1_n_4\,
      Q => rx_cnt_reg(31)
    );
\rx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1_n_4\,
      Q => rx_cnt_reg(3)
    );
\rx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1_n_7\,
      Q => rx_cnt_reg(4)
    );
\rx_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[0]_i_1_n_0\,
      CO(3) => \rx_cnt_reg[4]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[4]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[4]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[4]_i_1_n_4\,
      O(2) => \rx_cnt_reg[4]_i_1_n_5\,
      O(1) => \rx_cnt_reg[4]_i_1_n_6\,
      O(0) => \rx_cnt_reg[4]_i_1_n_7\,
      S(3) => \rx_cnt[4]_i_2_n_0\,
      S(2) => \rx_cnt[4]_i_3_n_0\,
      S(1) => \rx_cnt[4]_i_4_n_0\,
      S(0) => \rx_cnt[4]_i_5_n_0\
    );
\rx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1_n_6\,
      Q => rx_cnt_reg(5)
    );
\rx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1_n_5\,
      Q => rx_cnt_reg(6)
    );
\rx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1_n_4\,
      Q => rx_cnt_reg(7)
    );
\rx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1_n_7\,
      Q => rx_cnt_reg(8)
    );
\rx_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[4]_i_1_n_0\,
      CO(3) => \rx_cnt_reg[8]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[8]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[8]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[8]_i_1_n_4\,
      O(2) => \rx_cnt_reg[8]_i_1_n_5\,
      O(1) => \rx_cnt_reg[8]_i_1_n_6\,
      O(0) => \rx_cnt_reg[8]_i_1_n_7\,
      S(3) => \rx_cnt[8]_i_2_n_0\,
      S(2) => \rx_cnt[8]_i_3_n_0\,
      S(1) => \rx_cnt[8]_i_4_n_0\,
      S(0) => \rx_cnt[8]_i_5_n_0\
    );
\rx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1_n_6\,
      Q => rx_cnt_reg(9)
    );
\rx_err_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => rx_parity_fails(0),
      I3 => rx_err(0),
      I4 => rx_stopbit_fails(0),
      O => rx_err_reg
    );
sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rclk_nxt(0),
      Q => sclock_reg,
      R => '0'
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => z1_sin_reg,
      Q => \shift_reg_reg_n_0_[0]\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(8),
      Q => p_0_in_0(9)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(9),
      Q => p_0_in_0(10)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(10),
      Q => p_0_in_0(11)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(11),
      Q => p_0_in_0(12)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(12),
      Q => p_0_in_0(13)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(13),
      Q => p_0_in_0(14)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(14),
      Q => p_0_in_0(15)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(15),
      Q => p_0_in_0(16)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(16),
      Q => p_0_in_0(17)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(17),
      Q => p_0_in_0(18)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => \shift_reg_reg_n_0_[0]\,
      Q => p_0_in_0(0)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(18),
      Q => p_0_in_0(19)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(19),
      Q => p_0_in_0(20)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(20),
      Q => p_0_in_0(21)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(21),
      Q => p_0_in_0(22)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(22),
      Q => p_0_in_0(23)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(23),
      Q => p_0_in_0(24)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(24),
      Q => p_0_in_0(25)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(25),
      Q => p_0_in_0(26)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(26),
      Q => p_0_in_0(27)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(27),
      Q => p_0_in_0(28)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(0),
      Q => p_0_in_0(1)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(28),
      Q => p_0_in_0(29)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(29),
      Q => p_0_in_0(30)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(30),
      Q => p_0_in_0(31)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(31),
      Q => p_0_in_0(32)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(32),
      Q => p_0_in_0(33)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(1),
      Q => p_0_in_0(2)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(2),
      Q => p_0_in_0(3)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(3),
      Q => p_0_in_0(4)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(4),
      Q => p_0_in_0(5)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(5),
      Q => p_0_in_0(6)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(6),
      Q => p_0_in_0(7)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => p_0_in_0(7),
      Q => p_0_in_0(8)
    );
sin_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => resp_nxt(0),
      Q => sin_reg,
      R => '0'
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[0]_i_2_n_0\,
      O => \state[0]_i_1__4_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFBFFFF0F3F0000"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => z1_sin_reg_i_1_n_0,
      I5 => state(0),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1__4_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFF3C000000"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => sin_reg,
      I4 => z1_sin_reg_i_1_n_0,
      I5 => state(1),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      O => \state[2]_i_10_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      I1 => \bitcount_reg_n_0_[11]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[9]\,
      O => \state[2]_i_11_n_0\
    );
\state[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[2]_i_2_n_0\,
      O => \state[2]_i_1__4_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF10000000"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => sin_reg,
      I2 => state(1),
      I3 => state(0),
      I4 => z1_sin_reg_i_1_n_0,
      I5 => state(2),
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_4_n_0\,
      I1 => \state[2]_i_5_n_0\,
      I2 => \state[2]_i_6_n_0\,
      I3 => \state[2]_i_7_n_0\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[23]\,
      I3 => \bitcount_reg_n_0_[22]\,
      I4 => \state[2]_i_8_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[30]\,
      I3 => \bitcount_reg_n_0_[31]\,
      I4 => \state[2]_i_9_n_0\,
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[7]\,
      I3 => \bitcount_reg_n_0_[6]\,
      I4 => \state[2]_i_10_n_0\,
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[15]\,
      I3 => \bitcount_reg_n_0_[14]\,
      I4 => \state[2]_i_11_n_0\,
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      I1 => \bitcount_reg_n_0_[19]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[17]\,
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      I1 => \bitcount_reg_n_0_[27]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[25]\,
      O => \state[2]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__4_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__4_n_0\,
      Q => state(2),
      R => '0'
    );
\stopbit_fail_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => z1_sin_reg_i_1_n_0,
      I1 => \stopbit_fail_cnt[0]_i_3_n_0\,
      I2 => state(2),
      I3 => \stopbit_fail_cnt[0]_i_4_n_0\,
      I4 => \stopbit_fail_cnt[0]_i_5_n_0\,
      I5 => \stopbit_fail_cnt[0]_i_6_n_0\,
      O => \stopbit_fail_cnt[0]_i_1_n_0\
    );
\stopbit_fail_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      O => \stopbit_fail_cnt[0]_i_10_n_0\
    );
\stopbit_fail_cnt[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[25]\,
      I3 => \bitcount_reg_n_0_[26]\,
      O => \stopbit_fail_cnt[0]_i_11_n_0\
    );
\stopbit_fail_cnt[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      I1 => \bitcount_reg_n_0_[21]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[23]\,
      I4 => \stopbit_fail_cnt[0]_i_15_n_0\,
      O => \stopbit_fail_cnt[0]_i_12_n_0\
    );
\stopbit_fail_cnt[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[9]\,
      I3 => \bitcount_reg_n_0_[10]\,
      O => \stopbit_fail_cnt[0]_i_13_n_0\
    );
\stopbit_fail_cnt[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      I1 => \bitcount_reg_n_0_[5]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[7]\,
      I4 => \stopbit_fail_cnt[0]_i_16_n_0\,
      O => \stopbit_fail_cnt[0]_i_14_n_0\
    );
\stopbit_fail_cnt[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[17]\,
      I3 => \bitcount_reg_n_0_[18]\,
      O => \stopbit_fail_cnt[0]_i_15_n_0\
    );
\stopbit_fail_cnt[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => \bitcount_reg_n_0_[2]\,
      O => \stopbit_fail_cnt[0]_i_16_n_0\
    );
\stopbit_fail_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \stopbit_fail_cnt[0]_i_3_n_0\
    );
\stopbit_fail_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_11_n_0\,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[31]\,
      I3 => \bitcount_reg_n_0_[29]\,
      I4 => \bitcount_reg_n_0_[30]\,
      I5 => \stopbit_fail_cnt[0]_i_12_n_0\,
      O => \stopbit_fail_cnt[0]_i_4_n_0\
    );
\stopbit_fail_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_13_n_0\,
      I1 => \bitcount_reg_n_0_[15]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[13]\,
      I4 => \bitcount_reg_n_0_[14]\,
      I5 => \stopbit_fail_cnt[0]_i_14_n_0\,
      O => \stopbit_fail_cnt[0]_i_5_n_0\
    );
\stopbit_fail_cnt[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFCFCF"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => z1_sin_reg_i_1_n_0,
      I5 => state(0),
      O => \stopbit_fail_cnt[0]_i_6_n_0\
    );
\stopbit_fail_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      O => \stopbit_fail_cnt[0]_i_7_n_0\
    );
\stopbit_fail_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      O => \stopbit_fail_cnt[0]_i_8_n_0\
    );
\stopbit_fail_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      O => \stopbit_fail_cnt[0]_i_9_n_0\
    );
\stopbit_fail_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      O => \stopbit_fail_cnt[12]_i_2_n_0\
    );
\stopbit_fail_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      O => \stopbit_fail_cnt[12]_i_3_n_0\
    );
\stopbit_fail_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      O => \stopbit_fail_cnt[12]_i_4_n_0\
    );
\stopbit_fail_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      O => \stopbit_fail_cnt[12]_i_5_n_0\
    );
\stopbit_fail_cnt[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      O => \stopbit_fail_cnt[16]_i_2_n_0\
    );
\stopbit_fail_cnt[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      O => \stopbit_fail_cnt[16]_i_3_n_0\
    );
\stopbit_fail_cnt[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      O => \stopbit_fail_cnt[16]_i_4_n_0\
    );
\stopbit_fail_cnt[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      O => \stopbit_fail_cnt[16]_i_5_n_0\
    );
\stopbit_fail_cnt[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      O => \stopbit_fail_cnt[20]_i_2_n_0\
    );
\stopbit_fail_cnt[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      O => \stopbit_fail_cnt[20]_i_3_n_0\
    );
\stopbit_fail_cnt[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      O => \stopbit_fail_cnt[20]_i_4_n_0\
    );
\stopbit_fail_cnt[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      O => \stopbit_fail_cnt[20]_i_5_n_0\
    );
\stopbit_fail_cnt[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      O => \stopbit_fail_cnt[24]_i_2_n_0\
    );
\stopbit_fail_cnt[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      O => \stopbit_fail_cnt[24]_i_3_n_0\
    );
\stopbit_fail_cnt[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      O => \stopbit_fail_cnt[24]_i_4_n_0\
    );
\stopbit_fail_cnt[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      O => \stopbit_fail_cnt[24]_i_5_n_0\
    );
\stopbit_fail_cnt[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      O => \stopbit_fail_cnt[28]_i_2_n_0\
    );
\stopbit_fail_cnt[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      O => \stopbit_fail_cnt[28]_i_3_n_0\
    );
\stopbit_fail_cnt[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      O => \stopbit_fail_cnt[28]_i_4_n_0\
    );
\stopbit_fail_cnt[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      O => \stopbit_fail_cnt[28]_i_5_n_0\
    );
\stopbit_fail_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      O => \stopbit_fail_cnt[4]_i_2_n_0\
    );
\stopbit_fail_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      O => \stopbit_fail_cnt[4]_i_3_n_0\
    );
\stopbit_fail_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      O => \stopbit_fail_cnt[4]_i_4_n_0\
    );
\stopbit_fail_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      O => \stopbit_fail_cnt[4]_i_5_n_0\
    );
\stopbit_fail_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      O => \stopbit_fail_cnt[8]_i_2_n_0\
    );
\stopbit_fail_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      O => \stopbit_fail_cnt[8]_i_3_n_0\
    );
\stopbit_fail_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      O => \stopbit_fail_cnt[8]_i_4_n_0\
    );
\stopbit_fail_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      O => \stopbit_fail_cnt[8]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2_n_7\,
      Q => rx_stopbit_fails(0)
    );
\stopbit_fail_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stopbit_fail_cnt_reg[0]_i_2_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[0]_i_2_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[0]_i_2_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \stopbit_fail_cnt_reg[0]_i_2_n_4\,
      O(2) => \stopbit_fail_cnt_reg[0]_i_2_n_5\,
      O(1) => \stopbit_fail_cnt_reg[0]_i_2_n_6\,
      O(0) => \stopbit_fail_cnt_reg[0]_i_2_n_7\,
      S(3) => \stopbit_fail_cnt[0]_i_7_n_0\,
      S(2) => \stopbit_fail_cnt[0]_i_8_n_0\,
      S(1) => \stopbit_fail_cnt[0]_i_9_n_0\,
      S(0) => \stopbit_fail_cnt[0]_i_10_n_0\
    );
\stopbit_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1_n_5\,
      Q => stopbit_fail_cnt_reg(10)
    );
\stopbit_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1_n_4\,
      Q => stopbit_fail_cnt_reg(11)
    );
\stopbit_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1_n_7\,
      Q => stopbit_fail_cnt_reg(12)
    );
\stopbit_fail_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[8]_i_1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[12]_i_1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[12]_i_1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[12]_i_1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[12]_i_1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[12]_i_1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[12]_i_1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[12]_i_1_n_7\,
      S(3) => \stopbit_fail_cnt[12]_i_2_n_0\,
      S(2) => \stopbit_fail_cnt[12]_i_3_n_0\,
      S(1) => \stopbit_fail_cnt[12]_i_4_n_0\,
      S(0) => \stopbit_fail_cnt[12]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1_n_6\,
      Q => stopbit_fail_cnt_reg(13)
    );
\stopbit_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1_n_5\,
      Q => stopbit_fail_cnt_reg(14)
    );
\stopbit_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1_n_4\,
      Q => stopbit_fail_cnt_reg(15)
    );
\stopbit_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1_n_7\,
      Q => stopbit_fail_cnt_reg(16)
    );
\stopbit_fail_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[12]_i_1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[16]_i_1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[16]_i_1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[16]_i_1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[16]_i_1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[16]_i_1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[16]_i_1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[16]_i_1_n_7\,
      S(3) => \stopbit_fail_cnt[16]_i_2_n_0\,
      S(2) => \stopbit_fail_cnt[16]_i_3_n_0\,
      S(1) => \stopbit_fail_cnt[16]_i_4_n_0\,
      S(0) => \stopbit_fail_cnt[16]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1_n_6\,
      Q => stopbit_fail_cnt_reg(17)
    );
\stopbit_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1_n_5\,
      Q => stopbit_fail_cnt_reg(18)
    );
\stopbit_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1_n_4\,
      Q => stopbit_fail_cnt_reg(19)
    );
\stopbit_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2_n_6\,
      Q => stopbit_fail_cnt_reg(1)
    );
\stopbit_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1_n_7\,
      Q => stopbit_fail_cnt_reg(20)
    );
\stopbit_fail_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[16]_i_1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[20]_i_1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[20]_i_1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[20]_i_1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[20]_i_1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[20]_i_1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[20]_i_1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[20]_i_1_n_7\,
      S(3) => \stopbit_fail_cnt[20]_i_2_n_0\,
      S(2) => \stopbit_fail_cnt[20]_i_3_n_0\,
      S(1) => \stopbit_fail_cnt[20]_i_4_n_0\,
      S(0) => \stopbit_fail_cnt[20]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1_n_6\,
      Q => stopbit_fail_cnt_reg(21)
    );
\stopbit_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1_n_5\,
      Q => stopbit_fail_cnt_reg(22)
    );
\stopbit_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1_n_4\,
      Q => stopbit_fail_cnt_reg(23)
    );
\stopbit_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1_n_7\,
      Q => stopbit_fail_cnt_reg(24)
    );
\stopbit_fail_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[20]_i_1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[24]_i_1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[24]_i_1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[24]_i_1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[24]_i_1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[24]_i_1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[24]_i_1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[24]_i_1_n_7\,
      S(3) => \stopbit_fail_cnt[24]_i_2_n_0\,
      S(2) => \stopbit_fail_cnt[24]_i_3_n_0\,
      S(1) => \stopbit_fail_cnt[24]_i_4_n_0\,
      S(0) => \stopbit_fail_cnt[24]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1_n_6\,
      Q => stopbit_fail_cnt_reg(25)
    );
\stopbit_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1_n_5\,
      Q => stopbit_fail_cnt_reg(26)
    );
\stopbit_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1_n_4\,
      Q => stopbit_fail_cnt_reg(27)
    );
\stopbit_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1_n_7\,
      Q => stopbit_fail_cnt_reg(28)
    );
\stopbit_fail_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_stopbit_fail_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \stopbit_fail_cnt_reg[28]_i_1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[28]_i_1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[28]_i_1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[28]_i_1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[28]_i_1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[28]_i_1_n_7\,
      S(3) => \stopbit_fail_cnt[28]_i_2_n_0\,
      S(2) => \stopbit_fail_cnt[28]_i_3_n_0\,
      S(1) => \stopbit_fail_cnt[28]_i_4_n_0\,
      S(0) => \stopbit_fail_cnt[28]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1_n_6\,
      Q => stopbit_fail_cnt_reg(29)
    );
\stopbit_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2_n_5\,
      Q => stopbit_fail_cnt_reg(2)
    );
\stopbit_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1_n_5\,
      Q => stopbit_fail_cnt_reg(30)
    );
\stopbit_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1_n_4\,
      Q => stopbit_fail_cnt_reg(31)
    );
\stopbit_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2_n_4\,
      Q => stopbit_fail_cnt_reg(3)
    );
\stopbit_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1_n_7\,
      Q => stopbit_fail_cnt_reg(4)
    );
\stopbit_fail_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[0]_i_2_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[4]_i_1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[4]_i_1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[4]_i_1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[4]_i_1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[4]_i_1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[4]_i_1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[4]_i_1_n_7\,
      S(3) => \stopbit_fail_cnt[4]_i_2_n_0\,
      S(2) => \stopbit_fail_cnt[4]_i_3_n_0\,
      S(1) => \stopbit_fail_cnt[4]_i_4_n_0\,
      S(0) => \stopbit_fail_cnt[4]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1_n_6\,
      Q => stopbit_fail_cnt_reg(5)
    );
\stopbit_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1_n_5\,
      Q => stopbit_fail_cnt_reg(6)
    );
\stopbit_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1_n_4\,
      Q => stopbit_fail_cnt_reg(7)
    );
\stopbit_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1_n_7\,
      Q => stopbit_fail_cnt_reg(8)
    );
\stopbit_fail_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[4]_i_1_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[8]_i_1_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[8]_i_1_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[8]_i_1_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[8]_i_1_n_4\,
      O(2) => \stopbit_fail_cnt_reg[8]_i_1_n_5\,
      O(1) => \stopbit_fail_cnt_reg[8]_i_1_n_6\,
      O(0) => \stopbit_fail_cnt_reg[8]_i_1_n_7\,
      S(3) => \stopbit_fail_cnt[8]_i_2_n_0\,
      S(2) => \stopbit_fail_cnt[8]_i_3_n_0\,
      S(1) => \stopbit_fail_cnt[8]_i_4_n_0\,
      S(0) => \stopbit_fail_cnt[8]_i_5_n_0\
    );
\stopbit_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1_n_6\,
      Q => stopbit_fail_cnt_reg(9)
    );
z1_sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sclock_reg,
      Q => z1_sclock_reg,
      R => '0'
    );
z1_sin_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_sclock_reg,
      I1 => sclock_reg,
      O => z1_sin_reg_i_1_n_0
    );
\z1_sin_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \z1_sin_reg_i_2__1_n_0\
    );
z1_sin_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => z1_sin_reg_i_1_n_0,
      CLR => \z1_sin_reg_i_2__1_n_0\,
      D => sin_reg,
      Q => z1_sin_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_deserialize_7 is
  port (
    rx_fifo_wr : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \status_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rx_err : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_sector_sel_reg[0]\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_0\ : in STD_LOGIC;
    timer_reg : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_sector_sel_reg[0]_1\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_2\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_3\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_4\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_5\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_6\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_7\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_8\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_9\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_10\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_11\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_12\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_13\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_14\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_15\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_16\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_17\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_18\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_19\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_20\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_21\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_22\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_23\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_24\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_25\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_26\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_27\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_28\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_29\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_30\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_31\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_32\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_33\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_34\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_35\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_36\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_37\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_38\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_39\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_40\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_41\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_42\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_43\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_44\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_45\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_46\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_47\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_48\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_49\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_50\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_51\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_52\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_53\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_54\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sector_rd_data[5]__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DO : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_deserialize_7 : entity is "deserialize";
end block_design_pfs_daughtercard_0_0_deserialize_7;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_deserialize_7 is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitcount : STD_LOGIC;
  signal \bitcount0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \bitcount[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[10]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[11]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[12]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[13]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[14]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[15]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[16]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[17]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[18]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[19]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[20]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[21]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[22]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[23]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[24]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[25]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[26]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[27]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[28]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[29]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[30]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[31]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[6]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[7]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[8]\ : STD_LOGIC;
  signal \bitcount_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_rdy1_out : STD_LOGIC;
  signal \dout_rdy_i_10__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_2__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_3__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_4__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_5__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_6__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_7__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_8__3_n_0\ : STD_LOGIC;
  signal \dout_rdy_i_9__3_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \parity_fail_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt[8]_i_5__3_n_0\ : STD_LOGIC;
  signal parity_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \parity_fail_cnt_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \parity_fail_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \rd_data[10]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \rx_cnt[8]_i_5__3_n_0\ : STD_LOGIC;
  signal rx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cnt_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal rx_parity_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_stopbit_fails : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sclock_reg : STD_LOGIC;
  signal \sector_rd_data[4]__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sin_reg : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_12__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_13__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_14__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_15__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_16__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[0]_i_9__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt[8]_i_5__3_n_0\ : STD_LOGIC;
  signal stopbit_fail_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \stopbit_fail_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal z1_sclock_reg : STD_LOGIC;
  signal z1_sin_reg : STD_LOGIC;
  signal \z1_sin_reg_i_1__3_n_0\ : STD_LOGIC;
  signal z1_sin_reg_i_2_n_0 : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_parity_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rx_cnt_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stopbit_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \bitcount[10]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \bitcount[11]_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bitcount[12]_i_1__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \bitcount[13]_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bitcount[14]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \bitcount[15]_i_1__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \bitcount[16]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \bitcount[17]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bitcount[18]_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \bitcount[20]_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bitcount[21]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bitcount[22]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \bitcount[23]_i_1__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \bitcount[24]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \bitcount[25]_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bitcount[26]_i_1__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \bitcount[27]_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bitcount[28]_i_1__3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \bitcount[29]_i_1__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \bitcount[2]_i_1__9\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \bitcount[30]_i_1__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bitcount[31]_i_2__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \bitcount[3]_i_1__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \bitcount[4]_i_1__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \bitcount[5]_i_1__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \bitcount[6]_i_1__3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \bitcount[7]_i_1__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \bitcount[8]_i_1__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bitcount[9]_i_1__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \state[2]_i_10__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \state[2]_i_11__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \state[2]_i_8__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \state[2]_i_9__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_11__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_13__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_15__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_16__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \stopbit_fail_cnt[0]_i_3__3\ : label is "soft_lutpair102";
begin
  AR(0) <= \^ar\(0);
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => \bitcount_reg_n_0_[0]\,
      DI(3) => \bitcount_reg_n_0_[4]\,
      DI(2) => \bitcount_reg_n_0_[3]\,
      DI(1) => \bitcount_reg_n_0_[2]\,
      DI(0) => \bitcount_reg_n_0_[1]\,
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__3_n_0\,
      S(2) => \bitcount0_carry_i_2__3_n_0\,
      S(1) => \bitcount0_carry_i_3__3_n_0\,
      S(0) => \bitcount0_carry_i_4__3_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[8]\,
      DI(2) => \bitcount_reg_n_0_[7]\,
      DI(1) => \bitcount_reg_n_0_[6]\,
      DI(0) => \bitcount_reg_n_0_[5]\,
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__3_n_0\,
      S(2) => \bitcount0_carry__0_i_2__3_n_0\,
      S(1) => \bitcount0_carry__0_i_3__3_n_0\,
      S(0) => \bitcount0_carry__0_i_4__3_n_0\
    );
\bitcount0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[8]\,
      O => \bitcount0_carry__0_i_1__3_n_0\
    );
\bitcount0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[7]\,
      O => \bitcount0_carry__0_i_2__3_n_0\
    );
\bitcount0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      O => \bitcount0_carry__0_i_3__3_n_0\
    );
\bitcount0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      O => \bitcount0_carry__0_i_4__3_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[12]\,
      DI(2) => \bitcount_reg_n_0_[11]\,
      DI(1) => \bitcount_reg_n_0_[10]\,
      DI(0) => \bitcount_reg_n_0_[9]\,
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__3_n_0\,
      S(2) => \bitcount0_carry__1_i_2__3_n_0\,
      S(1) => \bitcount0_carry__1_i_3__3_n_0\,
      S(0) => \bitcount0_carry__1_i_4__3_n_0\
    );
\bitcount0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[12]\,
      O => \bitcount0_carry__1_i_1__3_n_0\
    );
\bitcount0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      O => \bitcount0_carry__1_i_2__3_n_0\
    );
\bitcount0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      O => \bitcount0_carry__1_i_3__3_n_0\
    );
\bitcount0_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[9]\,
      O => \bitcount0_carry__1_i_4__3_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[16]\,
      DI(2) => \bitcount_reg_n_0_[15]\,
      DI(1) => \bitcount_reg_n_0_[14]\,
      DI(0) => \bitcount_reg_n_0_[13]\,
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__3_n_0\,
      S(2) => \bitcount0_carry__2_i_2__3_n_0\,
      S(1) => \bitcount0_carry__2_i_3__3_n_0\,
      S(0) => \bitcount0_carry__2_i_4__3_n_0\
    );
\bitcount0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[16]\,
      O => \bitcount0_carry__2_i_1__3_n_0\
    );
\bitcount0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[15]\,
      O => \bitcount0_carry__2_i_2__3_n_0\
    );
\bitcount0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[14]\,
      O => \bitcount0_carry__2_i_3__3_n_0\
    );
\bitcount0_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      O => \bitcount0_carry__2_i_4__3_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[20]\,
      DI(2) => \bitcount_reg_n_0_[19]\,
      DI(1) => \bitcount_reg_n_0_[18]\,
      DI(0) => \bitcount_reg_n_0_[17]\,
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__3_n_0\,
      S(2) => \bitcount0_carry__3_i_2__3_n_0\,
      S(1) => \bitcount0_carry__3_i_3__3_n_0\,
      S(0) => \bitcount0_carry__3_i_4__3_n_0\
    );
\bitcount0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[20]\,
      O => \bitcount0_carry__3_i_1__3_n_0\
    );
\bitcount0_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      O => \bitcount0_carry__3_i_2__3_n_0\
    );
\bitcount0_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      O => \bitcount0_carry__3_i_3__3_n_0\
    );
\bitcount0_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[17]\,
      O => \bitcount0_carry__3_i_4__3_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[24]\,
      DI(2) => \bitcount_reg_n_0_[23]\,
      DI(1) => \bitcount_reg_n_0_[22]\,
      DI(0) => \bitcount_reg_n_0_[21]\,
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__3_n_0\,
      S(2) => \bitcount0_carry__4_i_2__3_n_0\,
      S(1) => \bitcount0_carry__4_i_3__3_n_0\,
      S(0) => \bitcount0_carry__4_i_4__3_n_0\
    );
\bitcount0_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[24]\,
      O => \bitcount0_carry__4_i_1__3_n_0\
    );
\bitcount0_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[23]\,
      O => \bitcount0_carry__4_i_2__3_n_0\
    );
\bitcount0_carry__4_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      O => \bitcount0_carry__4_i_3__3_n_0\
    );
\bitcount0_carry__4_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      O => \bitcount0_carry__4_i_4__3_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \bitcount_reg_n_0_[28]\,
      DI(2) => \bitcount_reg_n_0_[27]\,
      DI(1) => \bitcount_reg_n_0_[26]\,
      DI(0) => \bitcount_reg_n_0_[25]\,
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__3_n_0\,
      S(2) => \bitcount0_carry__5_i_2__3_n_0\,
      S(1) => \bitcount0_carry__5_i_3__3_n_0\,
      S(0) => \bitcount0_carry__5_i_4__3_n_0\
    );
\bitcount0_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[28]\,
      O => \bitcount0_carry__5_i_1__3_n_0\
    );
\bitcount0_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      O => \bitcount0_carry__5_i_2__3_n_0\
    );
\bitcount0_carry__5_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      O => \bitcount0_carry__5_i_3__3_n_0\
    );
\bitcount0_carry__5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[25]\,
      O => \bitcount0_carry__5_i_4__3_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bitcount_reg_n_0_[30]\,
      DI(0) => \bitcount_reg_n_0_[29]\,
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__3_n_0\,
      S(1) => \bitcount0_carry__6_i_2__3_n_0\,
      S(0) => \bitcount0_carry__6_i_3__3_n_0\
    );
\bitcount0_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[31]\,
      O => \bitcount0_carry__6_i_1__3_n_0\
    );
\bitcount0_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[30]\,
      O => \bitcount0_carry__6_i_2__3_n_0\
    );
\bitcount0_carry__6_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      O => \bitcount0_carry__6_i_3__3_n_0\
    );
\bitcount0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[4]\,
      O => \bitcount0_carry_i_1__3_n_0\
    );
\bitcount0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      O => \bitcount0_carry_i_2__3_n_0\
    );
\bitcount0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      O => \bitcount0_carry_i_3__3_n_0\
    );
\bitcount0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitcount_reg_n_0_[1]\,
      O => \bitcount0_carry_i_4__3_n_0\
    );
\bitcount[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount_reg_n_0_[0]\,
      O => \bitcount[0]_i_1__3_n_0\
    );
\bitcount[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_6\,
      O => \bitcount[10]_i_1__3_n_0\
    );
\bitcount[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_5\,
      O => \bitcount[11]_i_1__3_n_0\
    );
\bitcount[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_4\,
      O => \bitcount[12]_i_1__3_n_0\
    );
\bitcount[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_7\,
      O => \bitcount[13]_i_1__3_n_0\
    );
\bitcount[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_6\,
      O => \bitcount[14]_i_1__3_n_0\
    );
\bitcount[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_5\,
      O => \bitcount[15]_i_1__3_n_0\
    );
\bitcount[16]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__2_n_4\,
      O => \bitcount[16]_i_1__3_n_0\
    );
\bitcount[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_7\,
      O => \bitcount[17]_i_1__3_n_0\
    );
\bitcount[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_6\,
      O => \bitcount[18]_i_1__3_n_0\
    );
\bitcount[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_5\,
      O => \bitcount[19]_i_1__3_n_0\
    );
\bitcount[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_7,
      I1 => state(0),
      O => \bitcount[1]_i_1__3_n_0\
    );
\bitcount[20]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__3_n_4\,
      O => \bitcount[20]_i_1__3_n_0\
    );
\bitcount[21]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_7\,
      O => \bitcount[21]_i_1__3_n_0\
    );
\bitcount[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_6\,
      O => \bitcount[22]_i_1__3_n_0\
    );
\bitcount[23]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_5\,
      O => \bitcount[23]_i_1__3_n_0\
    );
\bitcount[24]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__4_n_4\,
      O => \bitcount[24]_i_1__3_n_0\
    );
\bitcount[25]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_7\,
      O => \bitcount[25]_i_1__3_n_0\
    );
\bitcount[26]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_6\,
      O => \bitcount[26]_i_1__3_n_0\
    );
\bitcount[27]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_5\,
      O => \bitcount[27]_i_1__3_n_0\
    );
\bitcount[28]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__5_n_4\,
      O => \bitcount[28]_i_1__3_n_0\
    );
\bitcount[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_7\,
      O => \bitcount[29]_i_1__3_n_0\
    );
\bitcount[2]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_6,
      O => \bitcount[2]_i_1__9_n_0\
    );
\bitcount[30]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_6\,
      O => \bitcount[30]_i_1__3_n_0\
    );
\bitcount[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => state(1),
      O => bitcount
    );
\bitcount[31]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__6_n_5\,
      O => \bitcount[31]_i_2__3_n_0\
    );
\bitcount[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_5,
      O => \bitcount[3]_i_1__3_n_0\
    );
\bitcount[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => bitcount0_carry_n_4,
      O => \bitcount[4]_i_1__3_n_0\
    );
\bitcount[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => state(0),
      O => \bitcount[5]_i_1__3_n_0\
    );
\bitcount[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_6\,
      O => \bitcount[6]_i_1__3_n_0\
    );
\bitcount[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_5\,
      O => \bitcount[7]_i_1__3_n_0\
    );
\bitcount[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__0_n_4\,
      O => \bitcount[8]_i_1__3_n_0\
    );
\bitcount[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \bitcount0_carry__1_n_7\,
      O => \bitcount[9]_i_1__3_n_0\
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[0]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[0]\
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[10]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[10]\
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[11]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[11]\
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[12]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[12]\
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[13]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[13]\
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[14]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[14]\
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[15]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[15]\
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[16]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[16]\
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[17]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[17]\
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[18]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[18]\
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[19]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[19]\
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[1]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[1]\
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[20]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[20]\
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[21]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[21]\
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[22]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[22]\
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[23]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[23]\
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[24]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[24]\
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[25]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[25]\
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[26]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[26]\
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[27]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[27]\
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[28]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[28]\
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[29]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[29]\
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[2]_i_1__9_n_0\,
      Q => \bitcount_reg_n_0_[2]\
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[30]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[30]\
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[31]_i_2__3_n_0\,
      Q => \bitcount_reg_n_0_[31]\
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[3]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[3]\
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[4]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[4]\
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[5]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[5]\
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[6]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[6]\
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[7]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[7]\
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[8]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[8]\
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => bitcount,
      CLR => \^ar\(0),
      D => \bitcount[9]_i_1__3_n_0\,
      Q => \bitcount_reg_n_0_[9]\
    );
\dout_rdy_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => p_0_in_0(16),
      I2 => p_0_in_0(17),
      I3 => p_0_in_0(20),
      I4 => p_0_in_0(19),
      O => \dout_rdy_i_10__3_n_0\
    );
\dout_rdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => \dout_rdy_i_2__3_n_0\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => dout_rdy1_out
    );
\dout_rdy_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dout_rdy_i_3__3_n_0\,
      I1 => \dout_rdy_i_4__3_n_0\,
      I2 => \dout_rdy_i_5__3_n_0\,
      I3 => \dout_rdy_i_6__3_n_0\,
      O => \dout_rdy_i_2__3_n_0\
    );
\dout_rdy_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => p_0_in_0(11),
      I2 => p_0_in_0(8),
      I3 => p_0_in_0(9),
      I4 => \dout_rdy_i_7__3_n_0\,
      O => \dout_rdy_i_3__3_n_0\
    );
\dout_rdy_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_8__3_n_0\,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(7),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      O => \dout_rdy_i_4__3_n_0\
    );
\dout_rdy_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_9__3_n_0\,
      I1 => p_0_in_0(32),
      I2 => p_0_in_0(33),
      I3 => p_0_in_0(30),
      I4 => p_0_in_0(31),
      O => \dout_rdy_i_5__3_n_0\
    );
\dout_rdy_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dout_rdy_i_10__3_n_0\,
      I1 => p_0_in_0(23),
      I2 => p_0_in_0(24),
      I3 => p_0_in_0(21),
      I4 => p_0_in_0(22),
      O => \dout_rdy_i_6__3_n_0\
    );
\dout_rdy_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => p_0_in_0(12),
      I2 => p_0_in_0(15),
      I3 => p_0_in_0(14),
      O => \dout_rdy_i_7__3_n_0\
    );
\dout_rdy_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \shift_reg_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \dout_rdy_i_8__3_n_0\
    );
\dout_rdy_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => p_0_in_0(25),
      I2 => p_0_in_0(26),
      I3 => p_0_in_0(29),
      I4 => p_0_in_0(28),
      O => \dout_rdy_i_9__3_n_0\
    );
dout_rdy_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => dout_rdy1_out,
      Q => rx_fifo_wr
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(0),
      Q => \status_reg_reg[2]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(10),
      Q => \status_reg_reg[2]\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(11),
      Q => \status_reg_reg[2]\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(12),
      Q => \status_reg_reg[2]\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(13),
      Q => \status_reg_reg[2]\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(14),
      Q => \status_reg_reg[2]\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(15),
      Q => \status_reg_reg[2]\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(16),
      Q => \status_reg_reg[2]\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(17),
      Q => \status_reg_reg[2]\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(18),
      Q => \status_reg_reg[2]\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(19),
      Q => \status_reg_reg[2]\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(1),
      Q => \status_reg_reg[2]\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(20),
      Q => \status_reg_reg[2]\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(21),
      Q => \status_reg_reg[2]\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(22),
      Q => \status_reg_reg[2]\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(23),
      Q => \status_reg_reg[2]\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(24),
      Q => \status_reg_reg[2]\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(25),
      Q => \status_reg_reg[2]\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(26),
      Q => \status_reg_reg[2]\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(27),
      Q => \status_reg_reg[2]\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(28),
      Q => \status_reg_reg[2]\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(29),
      Q => \status_reg_reg[2]\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(2),
      Q => \status_reg_reg[2]\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(30),
      Q => \status_reg_reg[2]\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(31),
      Q => \status_reg_reg[2]\(31)
    );
\dout_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(32),
      Q => \status_reg_reg[2]\(32)
    );
\dout_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(33),
      Q => \status_reg_reg[2]\(33)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(3),
      Q => \status_reg_reg[2]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(4),
      Q => \status_reg_reg[2]\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(5),
      Q => \status_reg_reg[2]\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(6),
      Q => \status_reg_reg[2]\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(7),
      Q => \status_reg_reg[2]\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(8),
      Q => \status_reg_reg[2]\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(9),
      Q => \status_reg_reg[2]\(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\parity_fail_cnt[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sclock_reg,
      I1 => z1_sclock_reg,
      I2 => state(2),
      I3 => \dout_rdy_i_2__3_n_0\,
      I4 => state(1),
      I5 => state(0),
      O => \parity_fail_cnt[0]_i_1__3_n_0\
    );
\parity_fail_cnt[0]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(3),
      O => \parity_fail_cnt[0]_i_3__3_n_0\
    );
\parity_fail_cnt[0]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(2),
      O => \parity_fail_cnt[0]_i_4__3_n_0\
    );
\parity_fail_cnt[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(1),
      O => \parity_fail_cnt[0]_i_5__3_n_0\
    );
\parity_fail_cnt[0]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_parity_fails(0),
      O => \parity_fail_cnt[0]_i_6__3_n_0\
    );
\parity_fail_cnt[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(15),
      O => \parity_fail_cnt[12]_i_2__3_n_0\
    );
\parity_fail_cnt[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(14),
      O => \parity_fail_cnt[12]_i_3__3_n_0\
    );
\parity_fail_cnt[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(13),
      O => \parity_fail_cnt[12]_i_4__3_n_0\
    );
\parity_fail_cnt[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(12),
      O => \parity_fail_cnt[12]_i_5__3_n_0\
    );
\parity_fail_cnt[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(19),
      O => \parity_fail_cnt[16]_i_2__3_n_0\
    );
\parity_fail_cnt[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(18),
      O => \parity_fail_cnt[16]_i_3__3_n_0\
    );
\parity_fail_cnt[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(17),
      O => \parity_fail_cnt[16]_i_4__3_n_0\
    );
\parity_fail_cnt[16]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(16),
      O => \parity_fail_cnt[16]_i_5__3_n_0\
    );
\parity_fail_cnt[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(23),
      O => \parity_fail_cnt[20]_i_2__3_n_0\
    );
\parity_fail_cnt[20]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(22),
      O => \parity_fail_cnt[20]_i_3__3_n_0\
    );
\parity_fail_cnt[20]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(21),
      O => \parity_fail_cnt[20]_i_4__3_n_0\
    );
\parity_fail_cnt[20]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(20),
      O => \parity_fail_cnt[20]_i_5__3_n_0\
    );
\parity_fail_cnt[24]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(27),
      O => \parity_fail_cnt[24]_i_2__3_n_0\
    );
\parity_fail_cnt[24]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(26),
      O => \parity_fail_cnt[24]_i_3__3_n_0\
    );
\parity_fail_cnt[24]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(25),
      O => \parity_fail_cnt[24]_i_4__3_n_0\
    );
\parity_fail_cnt[24]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(24),
      O => \parity_fail_cnt[24]_i_5__3_n_0\
    );
\parity_fail_cnt[28]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(31),
      O => \parity_fail_cnt[28]_i_2__3_n_0\
    );
\parity_fail_cnt[28]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(30),
      O => \parity_fail_cnt[28]_i_3__3_n_0\
    );
\parity_fail_cnt[28]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(29),
      O => \parity_fail_cnt[28]_i_4__3_n_0\
    );
\parity_fail_cnt[28]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(28),
      O => \parity_fail_cnt[28]_i_5__3_n_0\
    );
\parity_fail_cnt[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(7),
      O => \parity_fail_cnt[4]_i_2__3_n_0\
    );
\parity_fail_cnt[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(6),
      O => \parity_fail_cnt[4]_i_3__3_n_0\
    );
\parity_fail_cnt[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(5),
      O => \parity_fail_cnt[4]_i_4__3_n_0\
    );
\parity_fail_cnt[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(4),
      O => \parity_fail_cnt[4]_i_5__3_n_0\
    );
\parity_fail_cnt[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(11),
      O => \parity_fail_cnt[8]_i_2__3_n_0\
    );
\parity_fail_cnt[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(10),
      O => \parity_fail_cnt[8]_i_3__3_n_0\
    );
\parity_fail_cnt[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(9),
      O => \parity_fail_cnt[8]_i_4__3_n_0\
    );
\parity_fail_cnt[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => parity_fail_cnt_reg(8),
      O => \parity_fail_cnt[8]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__3_n_7\,
      Q => rx_parity_fails(0)
    );
\parity_fail_cnt_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \parity_fail_cnt_reg[0]_i_2__3_n_0\,
      CO(2) => \parity_fail_cnt_reg[0]_i_2__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[0]_i_2__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \parity_fail_cnt_reg[0]_i_2__3_n_4\,
      O(2) => \parity_fail_cnt_reg[0]_i_2__3_n_5\,
      O(1) => \parity_fail_cnt_reg[0]_i_2__3_n_6\,
      O(0) => \parity_fail_cnt_reg[0]_i_2__3_n_7\,
      S(3) => \parity_fail_cnt[0]_i_3__3_n_0\,
      S(2) => \parity_fail_cnt[0]_i_4__3_n_0\,
      S(1) => \parity_fail_cnt[0]_i_5__3_n_0\,
      S(0) => \parity_fail_cnt[0]_i_6__3_n_0\
    );
\parity_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__3_n_5\,
      Q => parity_fail_cnt_reg(10)
    );
\parity_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__3_n_4\,
      Q => parity_fail_cnt_reg(11)
    );
\parity_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__3_n_7\,
      Q => parity_fail_cnt_reg(12)
    );
\parity_fail_cnt_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[8]_i_1__3_n_0\,
      CO(3) => \parity_fail_cnt_reg[12]_i_1__3_n_0\,
      CO(2) => \parity_fail_cnt_reg[12]_i_1__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[12]_i_1__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[12]_i_1__3_n_4\,
      O(2) => \parity_fail_cnt_reg[12]_i_1__3_n_5\,
      O(1) => \parity_fail_cnt_reg[12]_i_1__3_n_6\,
      O(0) => \parity_fail_cnt_reg[12]_i_1__3_n_7\,
      S(3) => \parity_fail_cnt[12]_i_2__3_n_0\,
      S(2) => \parity_fail_cnt[12]_i_3__3_n_0\,
      S(1) => \parity_fail_cnt[12]_i_4__3_n_0\,
      S(0) => \parity_fail_cnt[12]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__3_n_6\,
      Q => parity_fail_cnt_reg(13)
    );
\parity_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__3_n_5\,
      Q => parity_fail_cnt_reg(14)
    );
\parity_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[12]_i_1__3_n_4\,
      Q => parity_fail_cnt_reg(15)
    );
\parity_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__3_n_7\,
      Q => parity_fail_cnt_reg(16)
    );
\parity_fail_cnt_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[12]_i_1__3_n_0\,
      CO(3) => \parity_fail_cnt_reg[16]_i_1__3_n_0\,
      CO(2) => \parity_fail_cnt_reg[16]_i_1__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[16]_i_1__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[16]_i_1__3_n_4\,
      O(2) => \parity_fail_cnt_reg[16]_i_1__3_n_5\,
      O(1) => \parity_fail_cnt_reg[16]_i_1__3_n_6\,
      O(0) => \parity_fail_cnt_reg[16]_i_1__3_n_7\,
      S(3) => \parity_fail_cnt[16]_i_2__3_n_0\,
      S(2) => \parity_fail_cnt[16]_i_3__3_n_0\,
      S(1) => \parity_fail_cnt[16]_i_4__3_n_0\,
      S(0) => \parity_fail_cnt[16]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__3_n_6\,
      Q => parity_fail_cnt_reg(17)
    );
\parity_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__3_n_5\,
      Q => parity_fail_cnt_reg(18)
    );
\parity_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[16]_i_1__3_n_4\,
      Q => parity_fail_cnt_reg(19)
    );
\parity_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__3_n_6\,
      Q => parity_fail_cnt_reg(1)
    );
\parity_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__3_n_7\,
      Q => parity_fail_cnt_reg(20)
    );
\parity_fail_cnt_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[16]_i_1__3_n_0\,
      CO(3) => \parity_fail_cnt_reg[20]_i_1__3_n_0\,
      CO(2) => \parity_fail_cnt_reg[20]_i_1__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[20]_i_1__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[20]_i_1__3_n_4\,
      O(2) => \parity_fail_cnt_reg[20]_i_1__3_n_5\,
      O(1) => \parity_fail_cnt_reg[20]_i_1__3_n_6\,
      O(0) => \parity_fail_cnt_reg[20]_i_1__3_n_7\,
      S(3) => \parity_fail_cnt[20]_i_2__3_n_0\,
      S(2) => \parity_fail_cnt[20]_i_3__3_n_0\,
      S(1) => \parity_fail_cnt[20]_i_4__3_n_0\,
      S(0) => \parity_fail_cnt[20]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__3_n_6\,
      Q => parity_fail_cnt_reg(21)
    );
\parity_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__3_n_5\,
      Q => parity_fail_cnt_reg(22)
    );
\parity_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[20]_i_1__3_n_4\,
      Q => parity_fail_cnt_reg(23)
    );
\parity_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__3_n_7\,
      Q => parity_fail_cnt_reg(24)
    );
\parity_fail_cnt_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[20]_i_1__3_n_0\,
      CO(3) => \parity_fail_cnt_reg[24]_i_1__3_n_0\,
      CO(2) => \parity_fail_cnt_reg[24]_i_1__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[24]_i_1__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[24]_i_1__3_n_4\,
      O(2) => \parity_fail_cnt_reg[24]_i_1__3_n_5\,
      O(1) => \parity_fail_cnt_reg[24]_i_1__3_n_6\,
      O(0) => \parity_fail_cnt_reg[24]_i_1__3_n_7\,
      S(3) => \parity_fail_cnt[24]_i_2__3_n_0\,
      S(2) => \parity_fail_cnt[24]_i_3__3_n_0\,
      S(1) => \parity_fail_cnt[24]_i_4__3_n_0\,
      S(0) => \parity_fail_cnt[24]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__3_n_6\,
      Q => parity_fail_cnt_reg(25)
    );
\parity_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__3_n_5\,
      Q => parity_fail_cnt_reg(26)
    );
\parity_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[24]_i_1__3_n_4\,
      Q => parity_fail_cnt_reg(27)
    );
\parity_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__3_n_7\,
      Q => parity_fail_cnt_reg(28)
    );
\parity_fail_cnt_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[24]_i_1__3_n_0\,
      CO(3) => \NLW_parity_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \parity_fail_cnt_reg[28]_i_1__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[28]_i_1__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[28]_i_1__3_n_4\,
      O(2) => \parity_fail_cnt_reg[28]_i_1__3_n_5\,
      O(1) => \parity_fail_cnt_reg[28]_i_1__3_n_6\,
      O(0) => \parity_fail_cnt_reg[28]_i_1__3_n_7\,
      S(3) => \parity_fail_cnt[28]_i_2__3_n_0\,
      S(2) => \parity_fail_cnt[28]_i_3__3_n_0\,
      S(1) => \parity_fail_cnt[28]_i_4__3_n_0\,
      S(0) => \parity_fail_cnt[28]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__3_n_6\,
      Q => parity_fail_cnt_reg(29)
    );
\parity_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__3_n_5\,
      Q => parity_fail_cnt_reg(2)
    );
\parity_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__3_n_5\,
      Q => parity_fail_cnt_reg(30)
    );
\parity_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[28]_i_1__3_n_4\,
      Q => parity_fail_cnt_reg(31)
    );
\parity_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[0]_i_2__3_n_4\,
      Q => parity_fail_cnt_reg(3)
    );
\parity_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__3_n_7\,
      Q => parity_fail_cnt_reg(4)
    );
\parity_fail_cnt_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[0]_i_2__3_n_0\,
      CO(3) => \parity_fail_cnt_reg[4]_i_1__3_n_0\,
      CO(2) => \parity_fail_cnt_reg[4]_i_1__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[4]_i_1__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[4]_i_1__3_n_4\,
      O(2) => \parity_fail_cnt_reg[4]_i_1__3_n_5\,
      O(1) => \parity_fail_cnt_reg[4]_i_1__3_n_6\,
      O(0) => \parity_fail_cnt_reg[4]_i_1__3_n_7\,
      S(3) => \parity_fail_cnt[4]_i_2__3_n_0\,
      S(2) => \parity_fail_cnt[4]_i_3__3_n_0\,
      S(1) => \parity_fail_cnt[4]_i_4__3_n_0\,
      S(0) => \parity_fail_cnt[4]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__3_n_6\,
      Q => parity_fail_cnt_reg(5)
    );
\parity_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__3_n_5\,
      Q => parity_fail_cnt_reg(6)
    );
\parity_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[4]_i_1__3_n_4\,
      Q => parity_fail_cnt_reg(7)
    );
\parity_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__3_n_7\,
      Q => parity_fail_cnt_reg(8)
    );
\parity_fail_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \parity_fail_cnt_reg[4]_i_1__3_n_0\,
      CO(3) => \parity_fail_cnt_reg[8]_i_1__3_n_0\,
      CO(2) => \parity_fail_cnt_reg[8]_i_1__3_n_1\,
      CO(1) => \parity_fail_cnt_reg[8]_i_1__3_n_2\,
      CO(0) => \parity_fail_cnt_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \parity_fail_cnt_reg[8]_i_1__3_n_4\,
      O(2) => \parity_fail_cnt_reg[8]_i_1__3_n_5\,
      O(1) => \parity_fail_cnt_reg[8]_i_1__3_n_6\,
      O(0) => \parity_fail_cnt_reg[8]_i_1__3_n_7\,
      S(3) => \parity_fail_cnt[8]_i_2__3_n_0\,
      S(2) => \parity_fail_cnt[8]_i_3__3_n_0\,
      S(1) => \parity_fail_cnt[8]_i_4__3_n_0\,
      S(0) => \parity_fail_cnt[8]_i_5__3_n_0\
    );
\parity_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \parity_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \parity_fail_cnt_reg[8]_i_1__3_n_6\,
      Q => parity_fail_cnt_reg(9)
    );
\rd_data[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      I1 => rx_parity_fails(0),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(0),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(0),
      O => \rd_data_reg[0]\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[10]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_11\,
      I2 => \rd_sector_sel_reg[0]_12\,
      I3 => timer_reg(6),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(6)
    );
\rd_data[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      I1 => parity_fail_cnt_reg(10),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(10),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(10),
      O => \rd_data[10]_i_11_n_0\
    );
\rd_data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[10]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(6),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(6),
      O => \sector_rd_data[4]__0\(10)
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[11]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_13\,
      I2 => \rd_sector_sel_reg[0]_14\,
      I3 => timer_reg(7),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(7)
    );
\rd_data[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      I1 => parity_fail_cnt_reg(11),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(11),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(11),
      O => \rd_data[11]_i_11_n_0\
    );
\rd_data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[11]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(7),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(7),
      O => \sector_rd_data[4]__0\(11)
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[12]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_15\,
      I2 => \rd_sector_sel_reg[0]_16\,
      I3 => timer_reg(8),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(8)
    );
\rd_data[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      I1 => parity_fail_cnt_reg(12),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(12),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(12),
      O => \rd_data[12]_i_11_n_0\
    );
\rd_data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[12]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(8),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(8),
      O => \sector_rd_data[4]__0\(12)
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[13]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_17\,
      I2 => \rd_sector_sel_reg[0]_18\,
      I3 => timer_reg(9),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(9)
    );
\rd_data[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      I1 => parity_fail_cnt_reg(13),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(13),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(13),
      O => \rd_data[13]_i_11_n_0\
    );
\rd_data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[13]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(9),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(9),
      O => \sector_rd_data[4]__0\(13)
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[14]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_19\,
      I2 => \rd_sector_sel_reg[0]_20\,
      I3 => timer_reg(10),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(10)
    );
\rd_data[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      I1 => parity_fail_cnt_reg(14),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(14),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(14),
      O => \rd_data[14]_i_11_n_0\
    );
\rd_data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[14]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(10),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(10),
      O => \sector_rd_data[4]__0\(14)
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[15]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_21\,
      I2 => \rd_sector_sel_reg[0]_22\,
      I3 => timer_reg(11),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(11)
    );
\rd_data[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      I1 => parity_fail_cnt_reg(15),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(15),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(15),
      O => \rd_data[15]_i_11_n_0\
    );
\rd_data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[15]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(11),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(11),
      O => \sector_rd_data[4]__0\(15)
    );
\rd_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[16]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_23\,
      I2 => \rd_sector_sel_reg[0]_24\,
      I3 => timer_reg(12),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(12)
    );
\rd_data[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      I1 => parity_fail_cnt_reg(16),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(16),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(16),
      O => \rd_data[16]_i_11_n_0\
    );
\rd_data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[16]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(12),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(12),
      O => \sector_rd_data[4]__0\(16)
    );
\rd_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[17]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_25\,
      I2 => \rd_sector_sel_reg[0]_26\,
      I3 => timer_reg(13),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(13)
    );
\rd_data[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      I1 => parity_fail_cnt_reg(17),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(17),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(17),
      O => \rd_data[17]_i_11_n_0\
    );
\rd_data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[17]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(13),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(13),
      O => \sector_rd_data[4]__0\(17)
    );
\rd_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[18]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_27\,
      I2 => \rd_sector_sel_reg[0]_28\,
      I3 => timer_reg(14),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(14)
    );
\rd_data[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      I1 => parity_fail_cnt_reg(18),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(18),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(18),
      O => \rd_data[18]_i_11_n_0\
    );
\rd_data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[18]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(14),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(14),
      O => \sector_rd_data[4]__0\(18)
    );
\rd_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[19]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_29\,
      I2 => \rd_sector_sel_reg[0]_30\,
      I3 => timer_reg(15),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(15)
    );
\rd_data[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      I1 => parity_fail_cnt_reg(19),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(19),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(19),
      O => \rd_data[19]_i_11_n_0\
    );
\rd_data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[19]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(15),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(15),
      O => \sector_rd_data[4]__0\(19)
    );
\rd_data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      I1 => parity_fail_cnt_reg(1),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(1),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(1),
      O => \rd_data_reg[1]\
    );
\rd_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[20]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_31\,
      I2 => \rd_sector_sel_reg[0]_32\,
      I3 => timer_reg(16),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(16)
    );
\rd_data[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      I1 => parity_fail_cnt_reg(20),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(20),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(20),
      O => \rd_data[20]_i_11_n_0\
    );
\rd_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[20]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(16),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(16),
      O => \sector_rd_data[4]__0\(20)
    );
\rd_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[21]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_33\,
      I2 => \rd_sector_sel_reg[0]_34\,
      I3 => timer_reg(17),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(17)
    );
\rd_data[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      I1 => parity_fail_cnt_reg(21),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(21),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(21),
      O => \rd_data[21]_i_11_n_0\
    );
\rd_data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[21]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(17),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(17),
      O => \sector_rd_data[4]__0\(21)
    );
\rd_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[22]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_35\,
      I2 => \rd_sector_sel_reg[0]_36\,
      I3 => timer_reg(18),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(18)
    );
\rd_data[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      I1 => parity_fail_cnt_reg(22),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(22),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(22),
      O => \rd_data[22]_i_11_n_0\
    );
\rd_data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[22]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(18),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(18),
      O => \sector_rd_data[4]__0\(22)
    );
\rd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[23]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_37\,
      I2 => \rd_sector_sel_reg[0]_38\,
      I3 => timer_reg(19),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(19)
    );
\rd_data[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      I1 => parity_fail_cnt_reg(23),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(23),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(23),
      O => \rd_data[23]_i_11_n_0\
    );
\rd_data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[23]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(19),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(19),
      O => \sector_rd_data[4]__0\(23)
    );
\rd_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[24]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_39\,
      I2 => \rd_sector_sel_reg[0]_40\,
      I3 => timer_reg(20),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(20)
    );
\rd_data[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      I1 => parity_fail_cnt_reg(24),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(24),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(24),
      O => \rd_data[24]_i_11_n_0\
    );
\rd_data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[24]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(20),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(20),
      O => \sector_rd_data[4]__0\(24)
    );
\rd_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[25]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_41\,
      I2 => \rd_sector_sel_reg[0]_42\,
      I3 => timer_reg(21),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(21)
    );
\rd_data[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      I1 => parity_fail_cnt_reg(25),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(25),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(25),
      O => \rd_data[25]_i_11_n_0\
    );
\rd_data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[25]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(21),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(21),
      O => \sector_rd_data[4]__0\(25)
    );
\rd_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[26]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_43\,
      I2 => \rd_sector_sel_reg[0]_44\,
      I3 => timer_reg(22),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(22)
    );
\rd_data[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      I1 => parity_fail_cnt_reg(26),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(26),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(26),
      O => \rd_data[26]_i_11_n_0\
    );
\rd_data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[26]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(22),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(22),
      O => \sector_rd_data[4]__0\(26)
    );
\rd_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[27]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_45\,
      I2 => \rd_sector_sel_reg[0]_46\,
      I3 => timer_reg(23),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(23)
    );
\rd_data[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      I1 => parity_fail_cnt_reg(27),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(27),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(27),
      O => \rd_data[27]_i_11_n_0\
    );
\rd_data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[27]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(23),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(23),
      O => \sector_rd_data[4]__0\(27)
    );
\rd_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[28]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_47\,
      I2 => \rd_sector_sel_reg[0]_48\,
      I3 => timer_reg(24),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(24)
    );
\rd_data[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      I1 => parity_fail_cnt_reg(28),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(28),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(28),
      O => \rd_data[28]_i_11_n_0\
    );
\rd_data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[28]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(24),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(24),
      O => \sector_rd_data[4]__0\(28)
    );
\rd_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[29]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_49\,
      I2 => \rd_sector_sel_reg[0]_50\,
      I3 => timer_reg(25),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(25)
    );
\rd_data[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      I1 => parity_fail_cnt_reg(29),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(29),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(29),
      O => \rd_data[29]_i_11_n_0\
    );
\rd_data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[29]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(25),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(25),
      O => \sector_rd_data[4]__0\(29)
    );
\rd_data[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      I1 => parity_fail_cnt_reg(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(2),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(2),
      O => \rd_data_reg[2]\
    );
\rd_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[30]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_51\,
      I2 => \rd_sector_sel_reg[0]_52\,
      I3 => timer_reg(26),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(26)
    );
\rd_data[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      I1 => parity_fail_cnt_reg(30),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(30),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(30),
      O => \rd_data[30]_i_11_n_0\
    );
\rd_data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[30]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(26),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(26),
      O => \sector_rd_data[4]__0\(30)
    );
\rd_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[31]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_53\,
      I2 => \rd_sector_sel_reg[0]_54\,
      I3 => timer_reg(27),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(27)
    );
\rd_data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      I1 => parity_fail_cnt_reg(31),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(31),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(31),
      O => \rd_data[31]_i_11_n_0\
    );
\rd_data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[31]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(27),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(27),
      O => \sector_rd_data[4]__0\(31)
    );
\rd_data[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      I1 => parity_fail_cnt_reg(3),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(3),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(3),
      O => \rd_data_reg[3]\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[4]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]\,
      I2 => \rd_sector_sel_reg[0]_0\,
      I3 => timer_reg(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(0)
    );
\rd_data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      I1 => parity_fail_cnt_reg(4),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(4),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(4),
      O => \rd_data[4]_i_11_n_0\
    );
\rd_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[4]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(0),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(0),
      O => \sector_rd_data[4]__0\(4)
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[5]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_1\,
      I2 => \rd_sector_sel_reg[0]_2\,
      I3 => timer_reg(1),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(1)
    );
\rd_data[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      I1 => parity_fail_cnt_reg(5),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(5),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(5),
      O => \rd_data[5]_i_11_n_0\
    );
\rd_data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[5]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(1),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(1),
      O => \sector_rd_data[4]__0\(5)
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[6]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_3\,
      I2 => \rd_sector_sel_reg[0]_4\,
      I3 => timer_reg(2),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(2)
    );
\rd_data[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      I1 => parity_fail_cnt_reg(6),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(6),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(6),
      O => \rd_data[6]_i_11_n_0\
    );
\rd_data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[6]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(2),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(2),
      O => \sector_rd_data[4]__0\(6)
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[7]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_5\,
      I2 => \rd_sector_sel_reg[0]_6\,
      I3 => timer_reg(3),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(3)
    );
\rd_data[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      I1 => parity_fail_cnt_reg(7),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(7),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(7),
      O => \rd_data[7]_i_11_n_0\
    );
\rd_data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[7]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(3),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(3),
      O => \sector_rd_data[4]__0\(7)
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[8]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_7\,
      I2 => \rd_sector_sel_reg[0]_8\,
      I3 => timer_reg(4),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(4)
    );
\rd_data[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      I1 => parity_fail_cnt_reg(8),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(8),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(8),
      O => \rd_data[8]_i_11_n_0\
    );
\rd_data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[8]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(4),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(4),
      O => \sector_rd_data[4]__0\(8)
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
        port map (
      I0 => \rd_data_reg[9]_i_2_n_0\,
      I1 => \rd_sector_sel_reg[0]_9\,
      I2 => \rd_sector_sel_reg[0]_10\,
      I3 => timer_reg(5),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => D(5)
    );
\rd_data[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      I1 => parity_fail_cnt_reg(9),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => rx_cnt_reg(9),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => tx_cnt_reg(9),
      O => \rd_data[9]_i_11_n_0\
    );
\rd_data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rd_data[9]_i_11_n_0\,
      I1 => \rd_sector_addr_reg[2]\(2),
      I2 => \rd_sector_addr_reg[2]\(1),
      I3 => Q(5),
      I4 => \rd_sector_addr_reg[2]\(0),
      I5 => DO(5),
      O => \sector_rd_data[4]__0\(9)
    );
\rd_data_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(10),
      I1 => \sector_rd_data[5]__0\(6),
      O => \rd_data_reg[10]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(11),
      I1 => \sector_rd_data[5]__0\(7),
      O => \rd_data_reg[11]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(12),
      I1 => \sector_rd_data[5]__0\(8),
      O => \rd_data_reg[12]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(13),
      I1 => \sector_rd_data[5]__0\(9),
      O => \rd_data_reg[13]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(14),
      I1 => \sector_rd_data[5]__0\(10),
      O => \rd_data_reg[14]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(15),
      I1 => \sector_rd_data[5]__0\(11),
      O => \rd_data_reg[15]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(16),
      I1 => \sector_rd_data[5]__0\(12),
      O => \rd_data_reg[16]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(17),
      I1 => \sector_rd_data[5]__0\(13),
      O => \rd_data_reg[17]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(18),
      I1 => \sector_rd_data[5]__0\(14),
      O => \rd_data_reg[18]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(19),
      I1 => \sector_rd_data[5]__0\(15),
      O => \rd_data_reg[19]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(20),
      I1 => \sector_rd_data[5]__0\(16),
      O => \rd_data_reg[20]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(21),
      I1 => \sector_rd_data[5]__0\(17),
      O => \rd_data_reg[21]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(22),
      I1 => \sector_rd_data[5]__0\(18),
      O => \rd_data_reg[22]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(23),
      I1 => \sector_rd_data[5]__0\(19),
      O => \rd_data_reg[23]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(24),
      I1 => \sector_rd_data[5]__0\(20),
      O => \rd_data_reg[24]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(25),
      I1 => \sector_rd_data[5]__0\(21),
      O => \rd_data_reg[25]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(26),
      I1 => \sector_rd_data[5]__0\(22),
      O => \rd_data_reg[26]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(27),
      I1 => \sector_rd_data[5]__0\(23),
      O => \rd_data_reg[27]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(28),
      I1 => \sector_rd_data[5]__0\(24),
      O => \rd_data_reg[28]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(29),
      I1 => \sector_rd_data[5]__0\(25),
      O => \rd_data_reg[29]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(30),
      I1 => \sector_rd_data[5]__0\(26),
      O => \rd_data_reg[30]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(31),
      I1 => \sector_rd_data[5]__0\(27),
      O => \rd_data_reg[31]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(4),
      I1 => \sector_rd_data[5]__0\(0),
      O => \rd_data_reg[4]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(5),
      I1 => \sector_rd_data[5]__0\(1),
      O => \rd_data_reg[5]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(6),
      I1 => \sector_rd_data[5]__0\(2),
      O => \rd_data_reg[6]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(7),
      I1 => \sector_rd_data[5]__0\(3),
      O => \rd_data_reg[7]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(8),
      I1 => \sector_rd_data[5]__0\(4),
      O => \rd_data_reg[8]_i_2_n_0\,
      S => p_0_in(0)
    );
\rd_data_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sector_rd_data[4]__0\(9),
      I1 => \sector_rd_data[5]__0\(5),
      O => \rd_data_reg[9]_i_2_n_0\,
      S => p_0_in(0)
    );
\rx_cnt[0]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(3),
      O => \rx_cnt[0]_i_2__3_n_0\
    );
\rx_cnt[0]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(2),
      O => \rx_cnt[0]_i_3__3_n_0\
    );
\rx_cnt[0]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(1),
      O => \rx_cnt[0]_i_4__3_n_0\
    );
\rx_cnt[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(0),
      O => \rx_cnt[0]_i_5__3_n_0\
    );
\rx_cnt[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(15),
      O => \rx_cnt[12]_i_2__3_n_0\
    );
\rx_cnt[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(14),
      O => \rx_cnt[12]_i_3__3_n_0\
    );
\rx_cnt[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(13),
      O => \rx_cnt[12]_i_4__3_n_0\
    );
\rx_cnt[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(12),
      O => \rx_cnt[12]_i_5__3_n_0\
    );
\rx_cnt[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(19),
      O => \rx_cnt[16]_i_2__3_n_0\
    );
\rx_cnt[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(18),
      O => \rx_cnt[16]_i_3__3_n_0\
    );
\rx_cnt[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(17),
      O => \rx_cnt[16]_i_4__3_n_0\
    );
\rx_cnt[16]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(16),
      O => \rx_cnt[16]_i_5__3_n_0\
    );
\rx_cnt[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(23),
      O => \rx_cnt[20]_i_2__3_n_0\
    );
\rx_cnt[20]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(22),
      O => \rx_cnt[20]_i_3__3_n_0\
    );
\rx_cnt[20]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(21),
      O => \rx_cnt[20]_i_4__3_n_0\
    );
\rx_cnt[20]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(20),
      O => \rx_cnt[20]_i_5__3_n_0\
    );
\rx_cnt[24]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(27),
      O => \rx_cnt[24]_i_2__3_n_0\
    );
\rx_cnt[24]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(26),
      O => \rx_cnt[24]_i_3__3_n_0\
    );
\rx_cnt[24]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(25),
      O => \rx_cnt[24]_i_4__3_n_0\
    );
\rx_cnt[24]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(24),
      O => \rx_cnt[24]_i_5__3_n_0\
    );
\rx_cnt[28]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(31),
      O => \rx_cnt[28]_i_2__3_n_0\
    );
\rx_cnt[28]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(30),
      O => \rx_cnt[28]_i_3__3_n_0\
    );
\rx_cnt[28]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(29),
      O => \rx_cnt[28]_i_4__3_n_0\
    );
\rx_cnt[28]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(28),
      O => \rx_cnt[28]_i_5__3_n_0\
    );
\rx_cnt[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(7),
      O => \rx_cnt[4]_i_2__3_n_0\
    );
\rx_cnt[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(6),
      O => \rx_cnt[4]_i_3__3_n_0\
    );
\rx_cnt[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(5),
      O => \rx_cnt[4]_i_4__3_n_0\
    );
\rx_cnt[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(4),
      O => \rx_cnt[4]_i_5__3_n_0\
    );
\rx_cnt[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(11),
      O => \rx_cnt[8]_i_2__3_n_0\
    );
\rx_cnt[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(10),
      O => \rx_cnt[8]_i_3__3_n_0\
    );
\rx_cnt[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(9),
      O => \rx_cnt[8]_i_4__3_n_0\
    );
\rx_cnt[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cnt_reg(8),
      O => \rx_cnt[8]_i_5__3_n_0\
    );
\rx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__3_n_7\,
      Q => rx_cnt_reg(0)
    );
\rx_cnt_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cnt_reg[0]_i_1__3_n_0\,
      CO(2) => \rx_cnt_reg[0]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[0]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_cnt_reg[0]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[0]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[0]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[0]_i_1__3_n_7\,
      S(3) => \rx_cnt[0]_i_2__3_n_0\,
      S(2) => \rx_cnt[0]_i_3__3_n_0\,
      S(1) => \rx_cnt[0]_i_4__3_n_0\,
      S(0) => \rx_cnt[0]_i_5__3_n_0\
    );
\rx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__3_n_5\,
      Q => rx_cnt_reg(10)
    );
\rx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__3_n_4\,
      Q => rx_cnt_reg(11)
    );
\rx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__3_n_7\,
      Q => rx_cnt_reg(12)
    );
\rx_cnt_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[8]_i_1__3_n_0\,
      CO(3) => \rx_cnt_reg[12]_i_1__3_n_0\,
      CO(2) => \rx_cnt_reg[12]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[12]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[12]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[12]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[12]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[12]_i_1__3_n_7\,
      S(3) => \rx_cnt[12]_i_2__3_n_0\,
      S(2) => \rx_cnt[12]_i_3__3_n_0\,
      S(1) => \rx_cnt[12]_i_4__3_n_0\,
      S(0) => \rx_cnt[12]_i_5__3_n_0\
    );
\rx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__3_n_6\,
      Q => rx_cnt_reg(13)
    );
\rx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__3_n_5\,
      Q => rx_cnt_reg(14)
    );
\rx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[12]_i_1__3_n_4\,
      Q => rx_cnt_reg(15)
    );
\rx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__3_n_7\,
      Q => rx_cnt_reg(16)
    );
\rx_cnt_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[12]_i_1__3_n_0\,
      CO(3) => \rx_cnt_reg[16]_i_1__3_n_0\,
      CO(2) => \rx_cnt_reg[16]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[16]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[16]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[16]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[16]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[16]_i_1__3_n_7\,
      S(3) => \rx_cnt[16]_i_2__3_n_0\,
      S(2) => \rx_cnt[16]_i_3__3_n_0\,
      S(1) => \rx_cnt[16]_i_4__3_n_0\,
      S(0) => \rx_cnt[16]_i_5__3_n_0\
    );
\rx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__3_n_6\,
      Q => rx_cnt_reg(17)
    );
\rx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__3_n_5\,
      Q => rx_cnt_reg(18)
    );
\rx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[16]_i_1__3_n_4\,
      Q => rx_cnt_reg(19)
    );
\rx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__3_n_6\,
      Q => rx_cnt_reg(1)
    );
\rx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__3_n_7\,
      Q => rx_cnt_reg(20)
    );
\rx_cnt_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[16]_i_1__3_n_0\,
      CO(3) => \rx_cnt_reg[20]_i_1__3_n_0\,
      CO(2) => \rx_cnt_reg[20]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[20]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[20]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[20]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[20]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[20]_i_1__3_n_7\,
      S(3) => \rx_cnt[20]_i_2__3_n_0\,
      S(2) => \rx_cnt[20]_i_3__3_n_0\,
      S(1) => \rx_cnt[20]_i_4__3_n_0\,
      S(0) => \rx_cnt[20]_i_5__3_n_0\
    );
\rx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__3_n_6\,
      Q => rx_cnt_reg(21)
    );
\rx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__3_n_5\,
      Q => rx_cnt_reg(22)
    );
\rx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[20]_i_1__3_n_4\,
      Q => rx_cnt_reg(23)
    );
\rx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__3_n_7\,
      Q => rx_cnt_reg(24)
    );
\rx_cnt_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[20]_i_1__3_n_0\,
      CO(3) => \rx_cnt_reg[24]_i_1__3_n_0\,
      CO(2) => \rx_cnt_reg[24]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[24]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[24]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[24]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[24]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[24]_i_1__3_n_7\,
      S(3) => \rx_cnt[24]_i_2__3_n_0\,
      S(2) => \rx_cnt[24]_i_3__3_n_0\,
      S(1) => \rx_cnt[24]_i_4__3_n_0\,
      S(0) => \rx_cnt[24]_i_5__3_n_0\
    );
\rx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__3_n_6\,
      Q => rx_cnt_reg(25)
    );
\rx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__3_n_5\,
      Q => rx_cnt_reg(26)
    );
\rx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[24]_i_1__3_n_4\,
      Q => rx_cnt_reg(27)
    );
\rx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__3_n_7\,
      Q => rx_cnt_reg(28)
    );
\rx_cnt_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[24]_i_1__3_n_0\,
      CO(3) => \NLW_rx_cnt_reg[28]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \rx_cnt_reg[28]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[28]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[28]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[28]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[28]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[28]_i_1__3_n_7\,
      S(3) => \rx_cnt[28]_i_2__3_n_0\,
      S(2) => \rx_cnt[28]_i_3__3_n_0\,
      S(1) => \rx_cnt[28]_i_4__3_n_0\,
      S(0) => \rx_cnt[28]_i_5__3_n_0\
    );
\rx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__3_n_6\,
      Q => rx_cnt_reg(29)
    );
\rx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__3_n_5\,
      Q => rx_cnt_reg(2)
    );
\rx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__3_n_5\,
      Q => rx_cnt_reg(30)
    );
\rx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[28]_i_1__3_n_4\,
      Q => rx_cnt_reg(31)
    );
\rx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[0]_i_1__3_n_4\,
      Q => rx_cnt_reg(3)
    );
\rx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__3_n_7\,
      Q => rx_cnt_reg(4)
    );
\rx_cnt_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[0]_i_1__3_n_0\,
      CO(3) => \rx_cnt_reg[4]_i_1__3_n_0\,
      CO(2) => \rx_cnt_reg[4]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[4]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[4]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[4]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[4]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[4]_i_1__3_n_7\,
      S(3) => \rx_cnt[4]_i_2__3_n_0\,
      S(2) => \rx_cnt[4]_i_3__3_n_0\,
      S(1) => \rx_cnt[4]_i_4__3_n_0\,
      S(0) => \rx_cnt[4]_i_5__3_n_0\
    );
\rx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__3_n_6\,
      Q => rx_cnt_reg(5)
    );
\rx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__3_n_5\,
      Q => rx_cnt_reg(6)
    );
\rx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[4]_i_1__3_n_4\,
      Q => rx_cnt_reg(7)
    );
\rx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__3_n_7\,
      Q => rx_cnt_reg(8)
    );
\rx_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[4]_i_1__3_n_0\,
      CO(3) => \rx_cnt_reg[8]_i_1__3_n_0\,
      CO(2) => \rx_cnt_reg[8]_i_1__3_n_1\,
      CO(1) => \rx_cnt_reg[8]_i_1__3_n_2\,
      CO(0) => \rx_cnt_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[8]_i_1__3_n_4\,
      O(2) => \rx_cnt_reg[8]_i_1__3_n_5\,
      O(1) => \rx_cnt_reg[8]_i_1__3_n_6\,
      O(0) => \rx_cnt_reg[8]_i_1__3_n_7\,
      S(3) => \rx_cnt[8]_i_2__3_n_0\,
      S(2) => \rx_cnt[8]_i_3__3_n_0\,
      S(1) => \rx_cnt[8]_i_4__3_n_0\,
      S(0) => \rx_cnt[8]_i_5__3_n_0\
    );
\rx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => dout_rdy1_out,
      CLR => \^ar\(0),
      D => \rx_cnt_reg[8]_i_1__3_n_6\,
      Q => rx_cnt_reg(9)
    );
\rx_err_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => rx_parity_fails(0),
      I3 => rx_err(0),
      I4 => rx_stopbit_fails(0),
      O => rx_err_reg
    );
sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rclk_nxt(0),
      Q => sclock_reg,
      R => '0'
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => z1_sin_reg,
      Q => \shift_reg_reg_n_0_[0]\
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(8),
      Q => p_0_in_0(9)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(9),
      Q => p_0_in_0(10)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(10),
      Q => p_0_in_0(11)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(11),
      Q => p_0_in_0(12)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(12),
      Q => p_0_in_0(13)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(13),
      Q => p_0_in_0(14)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(14),
      Q => p_0_in_0(15)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(15),
      Q => p_0_in_0(16)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(16),
      Q => p_0_in_0(17)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(17),
      Q => p_0_in_0(18)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => \shift_reg_reg_n_0_[0]\,
      Q => p_0_in_0(0)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(18),
      Q => p_0_in_0(19)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(19),
      Q => p_0_in_0(20)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(20),
      Q => p_0_in_0(21)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(21),
      Q => p_0_in_0(22)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(22),
      Q => p_0_in_0(23)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(23),
      Q => p_0_in_0(24)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(24),
      Q => p_0_in_0(25)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(25),
      Q => p_0_in_0(26)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(26),
      Q => p_0_in_0(27)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(27),
      Q => p_0_in_0(28)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(0),
      Q => p_0_in_0(1)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(28),
      Q => p_0_in_0(29)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(29),
      Q => p_0_in_0(30)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(30),
      Q => p_0_in_0(31)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(31),
      Q => p_0_in_0(32)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(32),
      Q => p_0_in_0(33)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(1),
      Q => p_0_in_0(2)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(2),
      Q => p_0_in_0(3)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(3),
      Q => p_0_in_0(4)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(4),
      Q => p_0_in_0(5)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(5),
      Q => p_0_in_0(6)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(6),
      Q => p_0_in_0(7)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => p_0_in_0(7),
      Q => p_0_in_0(8)
    );
sin_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => resp_nxt(0),
      Q => sin_reg,
      R => '0'
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[0]_i_2__3_n_0\,
      O => \state[0]_i_1__0_n_0\
    );
\state[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFBFFFF0F3F0000"
    )
        port map (
      I0 => \state[2]_i_3__3_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__3_n_0\,
      I5 => state(0),
      O => \state[0]_i_2__3_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[1]_i_2__3_n_0\,
      O => \state[1]_i_1__0_n_0\
    );
\state[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFF3C000000"
    )
        port map (
      I0 => \state[2]_i_3__3_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__3_n_0\,
      I5 => state(1),
      O => \state[1]_i_2__3_n_0\
    );
\state[2]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[2]\,
      I1 => \bitcount_reg_n_0_[3]\,
      I2 => \bitcount_reg_n_0_[0]\,
      I3 => \bitcount_reg_n_0_[1]\,
      O => \state[2]_i_10__3_n_0\
    );
\state[2]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[10]\,
      I1 => \bitcount_reg_n_0_[11]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[9]\,
      O => \state[2]_i_11__3_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      I2 => \state[2]_i_2__3_n_0\,
      O => \state[2]_i_1__0_n_0\
    );
\state[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF10000000"
    )
        port map (
      I0 => \state[2]_i_3__3_n_0\,
      I1 => sin_reg,
      I2 => state(1),
      I3 => state(0),
      I4 => \z1_sin_reg_i_1__3_n_0\,
      I5 => state(2),
      O => \state[2]_i_2__3_n_0\
    );
\state[2]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_4__3_n_0\,
      I1 => \state[2]_i_5__3_n_0\,
      I2 => \state[2]_i_6__3_n_0\,
      I3 => \state[2]_i_7__3_n_0\,
      O => \state[2]_i_3__3_n_0\
    );
\state[2]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[21]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[23]\,
      I3 => \bitcount_reg_n_0_[22]\,
      I4 => \state[2]_i_8__3_n_0\,
      O => \state[2]_i_4__3_n_0\
    );
\state[2]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[29]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[30]\,
      I3 => \bitcount_reg_n_0_[31]\,
      I4 => \state[2]_i_9__3_n_0\,
      O => \state[2]_i_5__3_n_0\
    );
\state[2]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[5]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[7]\,
      I3 => \bitcount_reg_n_0_[6]\,
      I4 => \state[2]_i_10__3_n_0\,
      O => \state[2]_i_6__3_n_0\
    );
\state[2]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[13]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[15]\,
      I3 => \bitcount_reg_n_0_[14]\,
      I4 => \state[2]_i_11__3_n_0\,
      O => \state[2]_i_7__3_n_0\
    );
\state[2]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[18]\,
      I1 => \bitcount_reg_n_0_[19]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[17]\,
      O => \state[2]_i_8__3_n_0\
    );
\state[2]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[26]\,
      I1 => \bitcount_reg_n_0_[27]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[25]\,
      O => \state[2]_i_9__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__0_n_0\,
      Q => state(2),
      R => '0'
    );
\stopbit_fail_cnt[0]_i_10__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_stopbit_fails(0),
      O => \stopbit_fail_cnt[0]_i_10__3_n_0\
    );
\stopbit_fail_cnt[0]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[27]\,
      I1 => \bitcount_reg_n_0_[28]\,
      I2 => \bitcount_reg_n_0_[25]\,
      I3 => \bitcount_reg_n_0_[26]\,
      O => \stopbit_fail_cnt[0]_i_11__3_n_0\
    );
\stopbit_fail_cnt[0]_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[22]\,
      I1 => \bitcount_reg_n_0_[21]\,
      I2 => \bitcount_reg_n_0_[24]\,
      I3 => \bitcount_reg_n_0_[23]\,
      I4 => \stopbit_fail_cnt[0]_i_15__3_n_0\,
      O => \stopbit_fail_cnt[0]_i_12__3_n_0\
    );
\stopbit_fail_cnt[0]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[11]\,
      I1 => \bitcount_reg_n_0_[12]\,
      I2 => \bitcount_reg_n_0_[9]\,
      I3 => \bitcount_reg_n_0_[10]\,
      O => \stopbit_fail_cnt[0]_i_13__3_n_0\
    );
\stopbit_fail_cnt[0]_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[6]\,
      I1 => \bitcount_reg_n_0_[5]\,
      I2 => \bitcount_reg_n_0_[8]\,
      I3 => \bitcount_reg_n_0_[7]\,
      I4 => \stopbit_fail_cnt[0]_i_16__3_n_0\,
      O => \stopbit_fail_cnt[0]_i_14__3_n_0\
    );
\stopbit_fail_cnt[0]_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[19]\,
      I1 => \bitcount_reg_n_0_[20]\,
      I2 => \bitcount_reg_n_0_[17]\,
      I3 => \bitcount_reg_n_0_[18]\,
      O => \stopbit_fail_cnt[0]_i_15__3_n_0\
    );
\stopbit_fail_cnt[0]_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bitcount_reg_n_0_[3]\,
      I1 => \bitcount_reg_n_0_[4]\,
      I2 => \bitcount_reg_n_0_[1]\,
      I3 => \bitcount_reg_n_0_[2]\,
      O => \stopbit_fail_cnt[0]_i_16__3_n_0\
    );
\stopbit_fail_cnt[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \z1_sin_reg_i_1__3_n_0\,
      I1 => \stopbit_fail_cnt[0]_i_3__3_n_0\,
      I2 => state(2),
      I3 => \stopbit_fail_cnt[0]_i_4__3_n_0\,
      I4 => \stopbit_fail_cnt[0]_i_5__3_n_0\,
      I5 => \stopbit_fail_cnt[0]_i_6__3_n_0\,
      O => \stopbit_fail_cnt[0]_i_1__3_n_0\
    );
\stopbit_fail_cnt[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \stopbit_fail_cnt[0]_i_3__3_n_0\
    );
\stopbit_fail_cnt[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_11__3_n_0\,
      I1 => \bitcount_reg_n_0_[0]\,
      I2 => \bitcount_reg_n_0_[31]\,
      I3 => \bitcount_reg_n_0_[29]\,
      I4 => \bitcount_reg_n_0_[30]\,
      I5 => \stopbit_fail_cnt[0]_i_12__3_n_0\,
      O => \stopbit_fail_cnt[0]_i_4__3_n_0\
    );
\stopbit_fail_cnt[0]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \stopbit_fail_cnt[0]_i_13__3_n_0\,
      I1 => \bitcount_reg_n_0_[15]\,
      I2 => \bitcount_reg_n_0_[16]\,
      I3 => \bitcount_reg_n_0_[13]\,
      I4 => \bitcount_reg_n_0_[14]\,
      I5 => \stopbit_fail_cnt[0]_i_14__3_n_0\,
      O => \stopbit_fail_cnt[0]_i_5__3_n_0\
    );
\stopbit_fail_cnt[0]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFCFCF"
    )
        port map (
      I0 => \state[2]_i_3__3_n_0\,
      I1 => state(1),
      I2 => state(2),
      I3 => sin_reg,
      I4 => \z1_sin_reg_i_1__3_n_0\,
      I5 => state(0),
      O => \stopbit_fail_cnt[0]_i_6__3_n_0\
    );
\stopbit_fail_cnt[0]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(3),
      O => \stopbit_fail_cnt[0]_i_7__3_n_0\
    );
\stopbit_fail_cnt[0]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(2),
      O => \stopbit_fail_cnt[0]_i_8__3_n_0\
    );
\stopbit_fail_cnt[0]_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(1),
      O => \stopbit_fail_cnt[0]_i_9__3_n_0\
    );
\stopbit_fail_cnt[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(15),
      O => \stopbit_fail_cnt[12]_i_2__3_n_0\
    );
\stopbit_fail_cnt[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(14),
      O => \stopbit_fail_cnt[12]_i_3__3_n_0\
    );
\stopbit_fail_cnt[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(13),
      O => \stopbit_fail_cnt[12]_i_4__3_n_0\
    );
\stopbit_fail_cnt[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(12),
      O => \stopbit_fail_cnt[12]_i_5__3_n_0\
    );
\stopbit_fail_cnt[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(19),
      O => \stopbit_fail_cnt[16]_i_2__3_n_0\
    );
\stopbit_fail_cnt[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(18),
      O => \stopbit_fail_cnt[16]_i_3__3_n_0\
    );
\stopbit_fail_cnt[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(17),
      O => \stopbit_fail_cnt[16]_i_4__3_n_0\
    );
\stopbit_fail_cnt[16]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(16),
      O => \stopbit_fail_cnt[16]_i_5__3_n_0\
    );
\stopbit_fail_cnt[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(23),
      O => \stopbit_fail_cnt[20]_i_2__3_n_0\
    );
\stopbit_fail_cnt[20]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(22),
      O => \stopbit_fail_cnt[20]_i_3__3_n_0\
    );
\stopbit_fail_cnt[20]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(21),
      O => \stopbit_fail_cnt[20]_i_4__3_n_0\
    );
\stopbit_fail_cnt[20]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(20),
      O => \stopbit_fail_cnt[20]_i_5__3_n_0\
    );
\stopbit_fail_cnt[24]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(27),
      O => \stopbit_fail_cnt[24]_i_2__3_n_0\
    );
\stopbit_fail_cnt[24]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(26),
      O => \stopbit_fail_cnt[24]_i_3__3_n_0\
    );
\stopbit_fail_cnt[24]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(25),
      O => \stopbit_fail_cnt[24]_i_4__3_n_0\
    );
\stopbit_fail_cnt[24]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(24),
      O => \stopbit_fail_cnt[24]_i_5__3_n_0\
    );
\stopbit_fail_cnt[28]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(31),
      O => \stopbit_fail_cnt[28]_i_2__3_n_0\
    );
\stopbit_fail_cnt[28]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(30),
      O => \stopbit_fail_cnt[28]_i_3__3_n_0\
    );
\stopbit_fail_cnt[28]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(29),
      O => \stopbit_fail_cnt[28]_i_4__3_n_0\
    );
\stopbit_fail_cnt[28]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(28),
      O => \stopbit_fail_cnt[28]_i_5__3_n_0\
    );
\stopbit_fail_cnt[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(7),
      O => \stopbit_fail_cnt[4]_i_2__3_n_0\
    );
\stopbit_fail_cnt[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(6),
      O => \stopbit_fail_cnt[4]_i_3__3_n_0\
    );
\stopbit_fail_cnt[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(5),
      O => \stopbit_fail_cnt[4]_i_4__3_n_0\
    );
\stopbit_fail_cnt[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(4),
      O => \stopbit_fail_cnt[4]_i_5__3_n_0\
    );
\stopbit_fail_cnt[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(11),
      O => \stopbit_fail_cnt[8]_i_2__3_n_0\
    );
\stopbit_fail_cnt[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(10),
      O => \stopbit_fail_cnt[8]_i_3__3_n_0\
    );
\stopbit_fail_cnt[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(9),
      O => \stopbit_fail_cnt[8]_i_4__3_n_0\
    );
\stopbit_fail_cnt[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stopbit_fail_cnt_reg(8),
      O => \stopbit_fail_cnt[8]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__3_n_7\,
      Q => rx_stopbit_fails(0)
    );
\stopbit_fail_cnt_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stopbit_fail_cnt_reg[0]_i_2__3_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[0]_i_2__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[0]_i_2__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \stopbit_fail_cnt_reg[0]_i_2__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[0]_i_2__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[0]_i_2__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[0]_i_2__3_n_7\,
      S(3) => \stopbit_fail_cnt[0]_i_7__3_n_0\,
      S(2) => \stopbit_fail_cnt[0]_i_8__3_n_0\,
      S(1) => \stopbit_fail_cnt[0]_i_9__3_n_0\,
      S(0) => \stopbit_fail_cnt[0]_i_10__3_n_0\
    );
\stopbit_fail_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__3_n_5\,
      Q => stopbit_fail_cnt_reg(10)
    );
\stopbit_fail_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__3_n_4\,
      Q => stopbit_fail_cnt_reg(11)
    );
\stopbit_fail_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__3_n_7\,
      Q => stopbit_fail_cnt_reg(12)
    );
\stopbit_fail_cnt_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[8]_i_1__3_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[12]_i_1__3_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[12]_i_1__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[12]_i_1__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[12]_i_1__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[12]_i_1__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[12]_i_1__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[12]_i_1__3_n_7\,
      S(3) => \stopbit_fail_cnt[12]_i_2__3_n_0\,
      S(2) => \stopbit_fail_cnt[12]_i_3__3_n_0\,
      S(1) => \stopbit_fail_cnt[12]_i_4__3_n_0\,
      S(0) => \stopbit_fail_cnt[12]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__3_n_6\,
      Q => stopbit_fail_cnt_reg(13)
    );
\stopbit_fail_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__3_n_5\,
      Q => stopbit_fail_cnt_reg(14)
    );
\stopbit_fail_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[12]_i_1__3_n_4\,
      Q => stopbit_fail_cnt_reg(15)
    );
\stopbit_fail_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__3_n_7\,
      Q => stopbit_fail_cnt_reg(16)
    );
\stopbit_fail_cnt_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[12]_i_1__3_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[16]_i_1__3_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[16]_i_1__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[16]_i_1__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[16]_i_1__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[16]_i_1__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[16]_i_1__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[16]_i_1__3_n_7\,
      S(3) => \stopbit_fail_cnt[16]_i_2__3_n_0\,
      S(2) => \stopbit_fail_cnt[16]_i_3__3_n_0\,
      S(1) => \stopbit_fail_cnt[16]_i_4__3_n_0\,
      S(0) => \stopbit_fail_cnt[16]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__3_n_6\,
      Q => stopbit_fail_cnt_reg(17)
    );
\stopbit_fail_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__3_n_5\,
      Q => stopbit_fail_cnt_reg(18)
    );
\stopbit_fail_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[16]_i_1__3_n_4\,
      Q => stopbit_fail_cnt_reg(19)
    );
\stopbit_fail_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__3_n_6\,
      Q => stopbit_fail_cnt_reg(1)
    );
\stopbit_fail_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__3_n_7\,
      Q => stopbit_fail_cnt_reg(20)
    );
\stopbit_fail_cnt_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[16]_i_1__3_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[20]_i_1__3_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[20]_i_1__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[20]_i_1__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[20]_i_1__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[20]_i_1__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[20]_i_1__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[20]_i_1__3_n_7\,
      S(3) => \stopbit_fail_cnt[20]_i_2__3_n_0\,
      S(2) => \stopbit_fail_cnt[20]_i_3__3_n_0\,
      S(1) => \stopbit_fail_cnt[20]_i_4__3_n_0\,
      S(0) => \stopbit_fail_cnt[20]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__3_n_6\,
      Q => stopbit_fail_cnt_reg(21)
    );
\stopbit_fail_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__3_n_5\,
      Q => stopbit_fail_cnt_reg(22)
    );
\stopbit_fail_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[20]_i_1__3_n_4\,
      Q => stopbit_fail_cnt_reg(23)
    );
\stopbit_fail_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__3_n_7\,
      Q => stopbit_fail_cnt_reg(24)
    );
\stopbit_fail_cnt_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[20]_i_1__3_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[24]_i_1__3_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[24]_i_1__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[24]_i_1__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[24]_i_1__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[24]_i_1__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[24]_i_1__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[24]_i_1__3_n_7\,
      S(3) => \stopbit_fail_cnt[24]_i_2__3_n_0\,
      S(2) => \stopbit_fail_cnt[24]_i_3__3_n_0\,
      S(1) => \stopbit_fail_cnt[24]_i_4__3_n_0\,
      S(0) => \stopbit_fail_cnt[24]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__3_n_6\,
      Q => stopbit_fail_cnt_reg(25)
    );
\stopbit_fail_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__3_n_5\,
      Q => stopbit_fail_cnt_reg(26)
    );
\stopbit_fail_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[24]_i_1__3_n_4\,
      Q => stopbit_fail_cnt_reg(27)
    );
\stopbit_fail_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__3_n_7\,
      Q => stopbit_fail_cnt_reg(28)
    );
\stopbit_fail_cnt_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[24]_i_1__3_n_0\,
      CO(3) => \NLW_stopbit_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \stopbit_fail_cnt_reg[28]_i_1__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[28]_i_1__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[28]_i_1__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[28]_i_1__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[28]_i_1__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[28]_i_1__3_n_7\,
      S(3) => \stopbit_fail_cnt[28]_i_2__3_n_0\,
      S(2) => \stopbit_fail_cnt[28]_i_3__3_n_0\,
      S(1) => \stopbit_fail_cnt[28]_i_4__3_n_0\,
      S(0) => \stopbit_fail_cnt[28]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__3_n_6\,
      Q => stopbit_fail_cnt_reg(29)
    );
\stopbit_fail_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__3_n_5\,
      Q => stopbit_fail_cnt_reg(2)
    );
\stopbit_fail_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__3_n_5\,
      Q => stopbit_fail_cnt_reg(30)
    );
\stopbit_fail_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[28]_i_1__3_n_4\,
      Q => stopbit_fail_cnt_reg(31)
    );
\stopbit_fail_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[0]_i_2__3_n_4\,
      Q => stopbit_fail_cnt_reg(3)
    );
\stopbit_fail_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__3_n_7\,
      Q => stopbit_fail_cnt_reg(4)
    );
\stopbit_fail_cnt_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[0]_i_2__3_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[4]_i_1__3_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[4]_i_1__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[4]_i_1__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[4]_i_1__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[4]_i_1__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[4]_i_1__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[4]_i_1__3_n_7\,
      S(3) => \stopbit_fail_cnt[4]_i_2__3_n_0\,
      S(2) => \stopbit_fail_cnt[4]_i_3__3_n_0\,
      S(1) => \stopbit_fail_cnt[4]_i_4__3_n_0\,
      S(0) => \stopbit_fail_cnt[4]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__3_n_6\,
      Q => stopbit_fail_cnt_reg(5)
    );
\stopbit_fail_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__3_n_5\,
      Q => stopbit_fail_cnt_reg(6)
    );
\stopbit_fail_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[4]_i_1__3_n_4\,
      Q => stopbit_fail_cnt_reg(7)
    );
\stopbit_fail_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__3_n_7\,
      Q => stopbit_fail_cnt_reg(8)
    );
\stopbit_fail_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stopbit_fail_cnt_reg[4]_i_1__3_n_0\,
      CO(3) => \stopbit_fail_cnt_reg[8]_i_1__3_n_0\,
      CO(2) => \stopbit_fail_cnt_reg[8]_i_1__3_n_1\,
      CO(1) => \stopbit_fail_cnt_reg[8]_i_1__3_n_2\,
      CO(0) => \stopbit_fail_cnt_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \stopbit_fail_cnt_reg[8]_i_1__3_n_4\,
      O(2) => \stopbit_fail_cnt_reg[8]_i_1__3_n_5\,
      O(1) => \stopbit_fail_cnt_reg[8]_i_1__3_n_6\,
      O(0) => \stopbit_fail_cnt_reg[8]_i_1__3_n_7\,
      S(3) => \stopbit_fail_cnt[8]_i_2__3_n_0\,
      S(2) => \stopbit_fail_cnt[8]_i_3__3_n_0\,
      S(1) => \stopbit_fail_cnt[8]_i_4__3_n_0\,
      S(0) => \stopbit_fail_cnt[8]_i_5__3_n_0\
    );
\stopbit_fail_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \stopbit_fail_cnt[0]_i_1__3_n_0\,
      CLR => \^ar\(0),
      D => \stopbit_fail_cnt_reg[8]_i_1__3_n_6\,
      Q => stopbit_fail_cnt_reg(9)
    );
z1_sclock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sclock_reg,
      Q => z1_sclock_reg,
      R => '0'
    );
\z1_sin_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => z1_sclock_reg,
      I1 => sclock_reg,
      O => \z1_sin_reg_i_1__3_n_0\
    );
z1_sin_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg_reg[0]\,
      I1 => s00_axi_aresetn,
      O => z1_sin_reg_i_2_n_0
    );
z1_sin_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \z1_sin_reg_i_1__3_n_0\,
      CLR => z1_sin_reg_i_2_n_0,
      D => sin_reg,
      Q => z1_sin_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_serialize is
  port (
    tx_cnt_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_reg_reg[0]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ser_rst_reg : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_serialize : entity is "serialize";
end block_design_pfs_daughtercard_0_0_serialize;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_serialize is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal bitcount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bitcount0_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__10_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__10_n_0\ : STD_LOGIC;
  signal bitcount_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i__i_2__4_n_0\ : STD_LOGIC;
  signal \i__i_3__4_n_0\ : STD_LOGIC;
  signal \i__i_4__4_n_0\ : STD_LOGIC;
  signal \i__i_5__4_n_0\ : STD_LOGIC;
  signal \i__i_6__4_n_0\ : STD_LOGIC;
  signal \i__i_7__4_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal ser_rdy : STD_LOGIC;
  attribute RTL_KEEP of ser_rdy : signal is "yes";
  signal shift_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal \shift_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_1__4_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \^tx_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_cnt_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_cnt_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
begin
  tx_cnt_reg(31 downto 0) <= \^tx_cnt_reg\(31 downto 0);
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => next_state,
      I4 => D(0),
      I5 => ser_rdy,
      O => \/i__n_0\
    );
\FSM_onehot_state[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[1]_i_1__4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => ser_rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state[1]_i_1__4_n_0\,
      Q => ser_rdy,
      R => ser_rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => ser_rdy,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => ser_rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => ser_rst
    );
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => bitcount(0),
      DI(3 downto 0) => bitcount(4 downto 1),
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__10_n_0\,
      S(2) => \bitcount0_carry_i_2__10_n_0\,
      S(1) => \bitcount0_carry_i_3__10_n_0\,
      S(0) => \bitcount0_carry_i_4__10_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(8 downto 5),
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__10_n_0\,
      S(2) => \bitcount0_carry__0_i_2__10_n_0\,
      S(1) => \bitcount0_carry__0_i_3__10_n_0\,
      S(0) => \bitcount0_carry__0_i_4__10_n_0\
    );
\bitcount0_carry__0_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(8),
      O => \bitcount0_carry__0_i_1__10_n_0\
    );
\bitcount0_carry__0_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(7),
      O => \bitcount0_carry__0_i_2__10_n_0\
    );
\bitcount0_carry__0_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(6),
      O => \bitcount0_carry__0_i_3__10_n_0\
    );
\bitcount0_carry__0_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(5),
      O => \bitcount0_carry__0_i_4__10_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(12 downto 9),
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__10_n_0\,
      S(2) => \bitcount0_carry__1_i_2__10_n_0\,
      S(1) => \bitcount0_carry__1_i_3__10_n_0\,
      S(0) => \bitcount0_carry__1_i_4__10_n_0\
    );
\bitcount0_carry__1_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(12),
      O => \bitcount0_carry__1_i_1__10_n_0\
    );
\bitcount0_carry__1_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(11),
      O => \bitcount0_carry__1_i_2__10_n_0\
    );
\bitcount0_carry__1_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(10),
      O => \bitcount0_carry__1_i_3__10_n_0\
    );
\bitcount0_carry__1_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(9),
      O => \bitcount0_carry__1_i_4__10_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(16 downto 13),
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__10_n_0\,
      S(2) => \bitcount0_carry__2_i_2__10_n_0\,
      S(1) => \bitcount0_carry__2_i_3__10_n_0\,
      S(0) => \bitcount0_carry__2_i_4__10_n_0\
    );
\bitcount0_carry__2_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(16),
      O => \bitcount0_carry__2_i_1__10_n_0\
    );
\bitcount0_carry__2_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(15),
      O => \bitcount0_carry__2_i_2__10_n_0\
    );
\bitcount0_carry__2_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(14),
      O => \bitcount0_carry__2_i_3__10_n_0\
    );
\bitcount0_carry__2_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(13),
      O => \bitcount0_carry__2_i_4__10_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(20 downto 17),
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__10_n_0\,
      S(2) => \bitcount0_carry__3_i_2__10_n_0\,
      S(1) => \bitcount0_carry__3_i_3__10_n_0\,
      S(0) => \bitcount0_carry__3_i_4__10_n_0\
    );
\bitcount0_carry__3_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(20),
      O => \bitcount0_carry__3_i_1__10_n_0\
    );
\bitcount0_carry__3_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(19),
      O => \bitcount0_carry__3_i_2__10_n_0\
    );
\bitcount0_carry__3_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(18),
      O => \bitcount0_carry__3_i_3__10_n_0\
    );
\bitcount0_carry__3_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(17),
      O => \bitcount0_carry__3_i_4__10_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(24 downto 21),
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__10_n_0\,
      S(2) => \bitcount0_carry__4_i_2__10_n_0\,
      S(1) => \bitcount0_carry__4_i_3__10_n_0\,
      S(0) => \bitcount0_carry__4_i_4__10_n_0\
    );
\bitcount0_carry__4_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(24),
      O => \bitcount0_carry__4_i_1__10_n_0\
    );
\bitcount0_carry__4_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(23),
      O => \bitcount0_carry__4_i_2__10_n_0\
    );
\bitcount0_carry__4_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(22),
      O => \bitcount0_carry__4_i_3__10_n_0\
    );
\bitcount0_carry__4_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(21),
      O => \bitcount0_carry__4_i_4__10_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(28 downto 25),
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__10_n_0\,
      S(2) => \bitcount0_carry__5_i_2__10_n_0\,
      S(1) => \bitcount0_carry__5_i_3__10_n_0\,
      S(0) => \bitcount0_carry__5_i_4__10_n_0\
    );
\bitcount0_carry__5_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(28),
      O => \bitcount0_carry__5_i_1__10_n_0\
    );
\bitcount0_carry__5_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(27),
      O => \bitcount0_carry__5_i_2__10_n_0\
    );
\bitcount0_carry__5_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(26),
      O => \bitcount0_carry__5_i_3__10_n_0\
    );
\bitcount0_carry__5_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(25),
      O => \bitcount0_carry__5_i_4__10_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => bitcount(30 downto 29),
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__10_n_0\,
      S(1) => \bitcount0_carry__6_i_2__10_n_0\,
      S(0) => \bitcount0_carry__6_i_3__10_n_0\
    );
\bitcount0_carry__6_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(31),
      O => \bitcount0_carry__6_i_1__10_n_0\
    );
\bitcount0_carry__6_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(30),
      O => \bitcount0_carry__6_i_2__10_n_0\
    );
\bitcount0_carry__6_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(29),
      O => \bitcount0_carry__6_i_3__10_n_0\
    );
\bitcount0_carry_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(4),
      O => \bitcount0_carry_i_1__10_n_0\
    );
\bitcount0_carry_i_2__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(3),
      O => \bitcount0_carry_i_2__10_n_0\
    );
\bitcount0_carry_i_3__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(2),
      O => \bitcount0_carry_i_3__10_n_0\
    );
\bitcount0_carry_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(1),
      O => \bitcount0_carry_i_4__10_n_0\
    );
\bitcount[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount(0),
      O => \bitcount[0]_i_1__10_n_0\
    );
\bitcount[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_6\,
      O => bitcount_0(10)
    );
\bitcount[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_5\,
      O => bitcount_0(11)
    );
\bitcount[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_4\,
      O => bitcount_0(12)
    );
\bitcount[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_7\,
      O => bitcount_0(13)
    );
\bitcount[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_6\,
      O => bitcount_0(14)
    );
\bitcount[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_5\,
      O => bitcount_0(15)
    );
\bitcount[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_4\,
      O => bitcount_0(16)
    );
\bitcount[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_7\,
      O => bitcount_0(17)
    );
\bitcount[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_6\,
      O => bitcount_0(18)
    );
\bitcount[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_5\,
      O => bitcount_0(19)
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_7,
      O => bitcount_0(1)
    );
\bitcount[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_4\,
      O => bitcount_0(20)
    );
\bitcount[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_7\,
      O => bitcount_0(21)
    );
\bitcount[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_6\,
      O => bitcount_0(22)
    );
\bitcount[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_5\,
      O => bitcount_0(23)
    );
\bitcount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_4\,
      O => bitcount_0(24)
    );
\bitcount[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_7\,
      O => bitcount_0(25)
    );
\bitcount[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_6\,
      O => bitcount_0(26)
    );
\bitcount[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_5\,
      O => bitcount_0(27)
    );
\bitcount[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_4\,
      O => bitcount_0(28)
    );
\bitcount[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_7\,
      O => bitcount_0(29)
    );
\bitcount[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_6,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[2]_i_1__4_n_0\
    );
\bitcount[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_6\,
      O => bitcount_0(30)
    );
\bitcount[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_5\,
      O => bitcount_0(31)
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_5,
      O => bitcount_0(3)
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_4,
      O => bitcount_0(4)
    );
\bitcount[5]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[5]_i_1__10_n_0\
    );
\bitcount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_6\,
      O => bitcount_0(6)
    );
\bitcount[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_5\,
      O => bitcount_0(7)
    );
\bitcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_4\,
      O => bitcount_0(8)
    );
\bitcount[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_7\,
      O => bitcount_0(9)
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => \bitcount[0]_i_1__10_n_0\,
      Q => bitcount(0)
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(10),
      Q => bitcount(10)
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(11),
      Q => bitcount(11)
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(12),
      Q => bitcount(12)
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(13),
      Q => bitcount(13)
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(14),
      Q => bitcount(14)
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(15),
      Q => bitcount(15)
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(16),
      Q => bitcount(16)
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(17),
      Q => bitcount(17)
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(18),
      Q => bitcount(18)
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(19),
      Q => bitcount(19)
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(1),
      Q => bitcount(1)
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(20),
      Q => bitcount(20)
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(21),
      Q => bitcount(21)
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(22),
      Q => bitcount(22)
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(23),
      Q => bitcount(23)
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(24),
      Q => bitcount(24)
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(25),
      Q => bitcount(25)
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(26),
      Q => bitcount(26)
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(27),
      Q => bitcount(27)
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(28),
      Q => bitcount(28)
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(29),
      Q => bitcount(29)
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => \bitcount[2]_i_1__4_n_0\,
      Q => bitcount(2)
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(30),
      Q => bitcount(30)
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(31),
      Q => bitcount(31)
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(3),
      Q => bitcount(3)
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(4),
      Q => bitcount(4)
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => \bitcount[5]_i_1__10_n_0\,
      Q => bitcount(5)
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(6),
      Q => bitcount(6)
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(7),
      Q => bitcount(7)
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(8),
      Q => bitcount(8)
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => bitcount_0(9),
      Q => bitcount(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_rdy,
      I1 => D(0),
      O => \status_reg_reg[0]\
    );
\i__i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i__i_2__4_n_0\,
      I1 => \i__i_3__4_n_0\,
      I2 => \i__i_4__4_n_0\,
      I3 => \i__i_5__4_n_0\,
      I4 => \i__i_6__4_n_0\,
      I5 => \i__i_7__4_n_0\,
      O => next_state
    );
\i__i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(0),
      I1 => bitcount(1),
      O => \i__i_2__4_n_0\
    );
\i__i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(4),
      I1 => bitcount(5),
      I2 => bitcount(2),
      I3 => bitcount(3),
      I4 => bitcount(7),
      I5 => bitcount(6),
      O => \i__i_3__4_n_0\
    );
\i__i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(10),
      I1 => bitcount(11),
      I2 => bitcount(8),
      I3 => bitcount(9),
      I4 => bitcount(13),
      I5 => bitcount(12),
      O => \i__i_4__4_n_0\
    );
\i__i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(16),
      I1 => bitcount(17),
      I2 => bitcount(14),
      I3 => bitcount(15),
      I4 => bitcount(19),
      I5 => bitcount(18),
      O => \i__i_5__4_n_0\
    );
\i__i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(22),
      I1 => bitcount(23),
      I2 => bitcount(20),
      I3 => bitcount(21),
      I4 => bitcount(25),
      I5 => bitcount(24),
      O => \i__i_6__4_n_0\
    );
\i__i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(28),
      I1 => bitcount(29),
      I2 => bitcount(26),
      I3 => bitcount(27),
      I4 => bitcount(31),
      I5 => bitcount(30),
      O => \i__i_7__4_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(10),
      O => shift_reg(10)
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(11),
      O => shift_reg(11)
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(12),
      O => shift_reg(12)
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(13),
      O => shift_reg(13)
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(14),
      O => shift_reg(14)
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(15),
      O => shift_reg(15)
    );
\shift_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(16),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(16),
      O => shift_reg(16)
    );
\shift_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(17),
      O => shift_reg(17)
    );
\shift_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(18),
      O => shift_reg(18)
    );
\shift_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(19),
      O => shift_reg(19)
    );
\shift_reg[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \shift_reg[1]_i_2_n_0\,
      I1 => \shift_reg[1]_i_3_n_0\,
      I2 => \shift_reg[1]_i_4_n_0\,
      I3 => \shift_reg[1]_i_5_n_0\,
      I4 => \shift_reg[1]_i_6_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[1]_i_1__4_n_0\
    );
\shift_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_0_in(18),
      I2 => p_0_in(22),
      I3 => p_0_in(23),
      I4 => p_0_in(20),
      I5 => p_0_in(21),
      O => \shift_reg[1]_i_2_n_0\
    );
\shift_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(24),
      I2 => p_0_in(28),
      I3 => p_0_in(29),
      I4 => p_0_in(26),
      I5 => p_0_in(27),
      O => \shift_reg[1]_i_3_n_0\
    );
\shift_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      I4 => p_0_in(9),
      I5 => p_0_in(8),
      O => \shift_reg[1]_i_4_n_0\
    );
\shift_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(17),
      I3 => p_0_in(16),
      I4 => p_0_in(15),
      I5 => p_0_in(14),
      O => \shift_reg[1]_i_5_n_0\
    );
\shift_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => \shift_reg[1]_i_7_n_0\,
      O => \shift_reg[1]_i_6_n_0\
    );
\shift_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(31),
      I1 => p_0_in(30),
      I2 => p_0_in(34),
      I3 => p_0_in(35),
      I4 => p_0_in(32),
      I5 => p_0_in(33),
      O => \shift_reg[1]_i_7_n_0\
    );
\shift_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(20),
      O => shift_reg(20)
    );
\shift_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(21),
      O => shift_reg(21)
    );
\shift_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(22),
      O => shift_reg(22)
    );
\shift_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(23),
      O => shift_reg(23)
    );
\shift_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(24),
      O => shift_reg(24)
    );
\shift_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(25),
      O => shift_reg(25)
    );
\shift_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(26),
      O => shift_reg(26)
    );
\shift_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(27),
      O => shift_reg(27)
    );
\shift_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(28),
      O => shift_reg(28)
    );
\shift_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(29),
      O => shift_reg(29)
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(2),
      O => shift_reg(2)
    );
\shift_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(30),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(30),
      O => shift_reg(30)
    );
\shift_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(31),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(31),
      O => shift_reg(31)
    );
\shift_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(32),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(32),
      O => shift_reg(32)
    );
\shift_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(33),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(33),
      O => shift_reg(33)
    );
\shift_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(34),
      O => shift_reg(34)
    );
\shift_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(35),
      O => shift_reg(35)
    );
\shift_reg[36]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \shift_reg[36]_i_1__4_n_0\
    );
\shift_reg[36]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[36]_i_2__4_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(3),
      O => shift_reg(3)
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(4),
      O => shift_reg(4)
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(5),
      O => shift_reg(5)
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(6),
      O => shift_reg(6)
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(7),
      O => shift_reg(7)
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(8),
      O => shift_reg(8)
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(9),
      O => shift_reg(9)
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(10),
      Q => p_1_in(11)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(11),
      Q => p_1_in(12)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(12),
      Q => p_1_in(13)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(13),
      Q => p_1_in(14)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(14),
      Q => p_1_in(15)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(15),
      Q => p_1_in(16)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(16),
      Q => p_1_in(17)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(17),
      Q => p_1_in(18)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(18),
      Q => p_1_in(19)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(19),
      Q => p_1_in(20)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => \shift_reg[1]_i_1__4_n_0\,
      Q => p_1_in(2)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(20),
      Q => p_1_in(21)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(21),
      Q => p_1_in(22)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(22),
      Q => p_1_in(23)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(23),
      Q => p_1_in(24)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(24),
      Q => p_1_in(25)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(25),
      Q => p_1_in(26)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(26),
      Q => p_1_in(27)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(27),
      Q => p_1_in(28)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(28),
      Q => p_1_in(29)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(29),
      Q => p_1_in(30)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(2),
      Q => p_1_in(3)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(30),
      Q => p_1_in(31)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(31),
      Q => p_1_in(32)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(32),
      Q => p_1_in(33)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(33),
      Q => p_1_in(34)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(34),
      Q => p_1_in(35)
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(35),
      Q => p_1_in(36)
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => \shift_reg[36]_i_2__4_n_0\,
      Q => cmd_nxt(0)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(3),
      Q => p_1_in(4)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(4),
      Q => p_1_in(5)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(5),
      Q => p_1_in(6)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(6),
      Q => p_1_in(7)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(7),
      Q => p_1_in(8)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(8),
      Q => p_1_in(9)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__4_n_0\,
      CLR => ser_rst,
      D => shift_reg(9),
      Q => p_1_in(10)
    );
\tx_cnt[0]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(3),
      O => \tx_cnt[0]_i_2__4_n_0\
    );
\tx_cnt[0]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(2),
      O => \tx_cnt[0]_i_3__4_n_0\
    );
\tx_cnt[0]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(1),
      O => \tx_cnt[0]_i_4__4_n_0\
    );
\tx_cnt[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_cnt_reg\(0),
      O => \tx_cnt[0]_i_5__4_n_0\
    );
\tx_cnt[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(15),
      O => \tx_cnt[12]_i_2__4_n_0\
    );
\tx_cnt[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(14),
      O => \tx_cnt[12]_i_3__4_n_0\
    );
\tx_cnt[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(13),
      O => \tx_cnt[12]_i_4__4_n_0\
    );
\tx_cnt[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(12),
      O => \tx_cnt[12]_i_5__4_n_0\
    );
\tx_cnt[16]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(19),
      O => \tx_cnt[16]_i_2__4_n_0\
    );
\tx_cnt[16]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(18),
      O => \tx_cnt[16]_i_3__4_n_0\
    );
\tx_cnt[16]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(17),
      O => \tx_cnt[16]_i_4__4_n_0\
    );
\tx_cnt[16]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(16),
      O => \tx_cnt[16]_i_5__4_n_0\
    );
\tx_cnt[20]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(23),
      O => \tx_cnt[20]_i_2__4_n_0\
    );
\tx_cnt[20]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(22),
      O => \tx_cnt[20]_i_3__4_n_0\
    );
\tx_cnt[20]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(21),
      O => \tx_cnt[20]_i_4__4_n_0\
    );
\tx_cnt[20]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(20),
      O => \tx_cnt[20]_i_5__4_n_0\
    );
\tx_cnt[24]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(27),
      O => \tx_cnt[24]_i_2__4_n_0\
    );
\tx_cnt[24]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(26),
      O => \tx_cnt[24]_i_3__4_n_0\
    );
\tx_cnt[24]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(25),
      O => \tx_cnt[24]_i_4__4_n_0\
    );
\tx_cnt[24]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(24),
      O => \tx_cnt[24]_i_5__4_n_0\
    );
\tx_cnt[28]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(31),
      O => \tx_cnt[28]_i_2__4_n_0\
    );
\tx_cnt[28]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(30),
      O => \tx_cnt[28]_i_3__4_n_0\
    );
\tx_cnt[28]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(29),
      O => \tx_cnt[28]_i_4__4_n_0\
    );
\tx_cnt[28]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(28),
      O => \tx_cnt[28]_i_5__4_n_0\
    );
\tx_cnt[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(7),
      O => \tx_cnt[4]_i_2__4_n_0\
    );
\tx_cnt[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(6),
      O => \tx_cnt[4]_i_3__4_n_0\
    );
\tx_cnt[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(5),
      O => \tx_cnt[4]_i_4__4_n_0\
    );
\tx_cnt[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(4),
      O => \tx_cnt[4]_i_5__4_n_0\
    );
\tx_cnt[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(11),
      O => \tx_cnt[8]_i_2__4_n_0\
    );
\tx_cnt[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(10),
      O => \tx_cnt[8]_i_3__4_n_0\
    );
\tx_cnt[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(9),
      O => \tx_cnt[8]_i_4__4_n_0\
    );
\tx_cnt[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(8),
      O => \tx_cnt[8]_i_5__4_n_0\
    );
\tx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(0)
    );
\tx_cnt_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_cnt_reg[0]_i_1__4_n_0\,
      CO(2) => \tx_cnt_reg[0]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[0]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tx_cnt_reg[0]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[0]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[0]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[0]_i_1__4_n_7\,
      S(3) => \tx_cnt[0]_i_2__4_n_0\,
      S(2) => \tx_cnt[0]_i_3__4_n_0\,
      S(1) => \tx_cnt[0]_i_4__4_n_0\,
      S(0) => \tx_cnt[0]_i_5__4_n_0\
    );
\tx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(10)
    );
\tx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(11)
    );
\tx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(12)
    );
\tx_cnt_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[8]_i_1__4_n_0\,
      CO(3) => \tx_cnt_reg[12]_i_1__4_n_0\,
      CO(2) => \tx_cnt_reg[12]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[12]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[12]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[12]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[12]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[12]_i_1__4_n_7\,
      S(3) => \tx_cnt[12]_i_2__4_n_0\,
      S(2) => \tx_cnt[12]_i_3__4_n_0\,
      S(1) => \tx_cnt[12]_i_4__4_n_0\,
      S(0) => \tx_cnt[12]_i_5__4_n_0\
    );
\tx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(13)
    );
\tx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(14)
    );
\tx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(15)
    );
\tx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(16)
    );
\tx_cnt_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[12]_i_1__4_n_0\,
      CO(3) => \tx_cnt_reg[16]_i_1__4_n_0\,
      CO(2) => \tx_cnt_reg[16]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[16]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[16]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[16]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[16]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[16]_i_1__4_n_7\,
      S(3) => \tx_cnt[16]_i_2__4_n_0\,
      S(2) => \tx_cnt[16]_i_3__4_n_0\,
      S(1) => \tx_cnt[16]_i_4__4_n_0\,
      S(0) => \tx_cnt[16]_i_5__4_n_0\
    );
\tx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(17)
    );
\tx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(18)
    );
\tx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(19)
    );
\tx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(1)
    );
\tx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(20)
    );
\tx_cnt_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[16]_i_1__4_n_0\,
      CO(3) => \tx_cnt_reg[20]_i_1__4_n_0\,
      CO(2) => \tx_cnt_reg[20]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[20]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[20]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[20]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[20]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[20]_i_1__4_n_7\,
      S(3) => \tx_cnt[20]_i_2__4_n_0\,
      S(2) => \tx_cnt[20]_i_3__4_n_0\,
      S(1) => \tx_cnt[20]_i_4__4_n_0\,
      S(0) => \tx_cnt[20]_i_5__4_n_0\
    );
\tx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(21)
    );
\tx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(22)
    );
\tx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(23)
    );
\tx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(24)
    );
\tx_cnt_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[20]_i_1__4_n_0\,
      CO(3) => \tx_cnt_reg[24]_i_1__4_n_0\,
      CO(2) => \tx_cnt_reg[24]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[24]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[24]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[24]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[24]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[24]_i_1__4_n_7\,
      S(3) => \tx_cnt[24]_i_2__4_n_0\,
      S(2) => \tx_cnt[24]_i_3__4_n_0\,
      S(1) => \tx_cnt[24]_i_4__4_n_0\,
      S(0) => \tx_cnt[24]_i_5__4_n_0\
    );
\tx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(25)
    );
\tx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(26)
    );
\tx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(27)
    );
\tx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(28)
    );
\tx_cnt_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[24]_i_1__4_n_0\,
      CO(3) => \NLW_tx_cnt_reg[28]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \tx_cnt_reg[28]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[28]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[28]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[28]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[28]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[28]_i_1__4_n_7\,
      S(3) => \tx_cnt[28]_i_2__4_n_0\,
      S(2) => \tx_cnt[28]_i_3__4_n_0\,
      S(1) => \tx_cnt[28]_i_4__4_n_0\,
      S(0) => \tx_cnt[28]_i_5__4_n_0\
    );
\tx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(29)
    );
\tx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(2)
    );
\tx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(30)
    );
\tx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(31)
    );
\tx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(3)
    );
\tx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(4)
    );
\tx_cnt_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[0]_i_1__4_n_0\,
      CO(3) => \tx_cnt_reg[4]_i_1__4_n_0\,
      CO(2) => \tx_cnt_reg[4]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[4]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[4]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[4]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[4]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[4]_i_1__4_n_7\,
      S(3) => \tx_cnt[4]_i_2__4_n_0\,
      S(2) => \tx_cnt[4]_i_3__4_n_0\,
      S(1) => \tx_cnt[4]_i_4__4_n_0\,
      S(0) => \tx_cnt[4]_i_5__4_n_0\
    );
\tx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(5)
    );
\tx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__4_n_5\,
      Q => \^tx_cnt_reg\(6)
    );
\tx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__4_n_4\,
      Q => \^tx_cnt_reg\(7)
    );
\tx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__4_n_7\,
      Q => \^tx_cnt_reg\(8)
    );
\tx_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[4]_i_1__4_n_0\,
      CO(3) => \tx_cnt_reg[8]_i_1__4_n_0\,
      CO(2) => \tx_cnt_reg[8]_i_1__4_n_1\,
      CO(1) => \tx_cnt_reg[8]_i_1__4_n_2\,
      CO(0) => \tx_cnt_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[8]_i_1__4_n_4\,
      O(2) => \tx_cnt_reg[8]_i_1__4_n_5\,
      O(1) => \tx_cnt_reg[8]_i_1__4_n_6\,
      O(0) => \tx_cnt_reg[8]_i_1__4_n_7\,
      S(3) => \tx_cnt[8]_i_2__4_n_0\,
      S(2) => \tx_cnt[8]_i_3__4_n_0\,
      S(1) => \tx_cnt[8]_i_4__4_n_0\,
      S(0) => \tx_cnt[8]_i_5__4_n_0\
    );
\tx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__4_n_6\,
      Q => \^tx_cnt_reg\(9)
    );
\z1_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(0),
      Q => p_0_in(2)
    );
\z1_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(10),
      Q => p_0_in(12)
    );
\z1_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(11),
      Q => p_0_in(13)
    );
\z1_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(12),
      Q => p_0_in(14)
    );
\z1_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(13),
      Q => p_0_in(15)
    );
\z1_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(14),
      Q => p_0_in(16)
    );
\z1_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(15),
      Q => p_0_in(17)
    );
\z1_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(16),
      Q => p_0_in(18)
    );
\z1_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(17),
      Q => p_0_in(19)
    );
\z1_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(18),
      Q => p_0_in(20)
    );
\z1_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(19),
      Q => p_0_in(21)
    );
\z1_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(1),
      Q => p_0_in(3)
    );
\z1_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(20),
      Q => p_0_in(22)
    );
\z1_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(21),
      Q => p_0_in(23)
    );
\z1_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(22),
      Q => p_0_in(24)
    );
\z1_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(23),
      Q => p_0_in(25)
    );
\z1_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(24),
      Q => p_0_in(26)
    );
\z1_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(25),
      Q => p_0_in(27)
    );
\z1_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(26),
      Q => p_0_in(28)
    );
\z1_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(27),
      Q => p_0_in(29)
    );
\z1_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(28),
      Q => p_0_in(30)
    );
\z1_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(29),
      Q => p_0_in(31)
    );
\z1_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(2),
      Q => p_0_in(4)
    );
\z1_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(30),
      Q => p_0_in(32)
    );
\z1_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(31),
      Q => p_0_in(33)
    );
\z1_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(32),
      Q => p_0_in(34)
    );
\z1_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(33),
      Q => p_0_in(35)
    );
\z1_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(3),
      Q => p_0_in(5)
    );
\z1_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(4),
      Q => p_0_in(6)
    );
\z1_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(5),
      Q => p_0_in(7)
    );
\z1_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(6),
      Q => p_0_in(8)
    );
\z1_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(7),
      Q => p_0_in(9)
    );
\z1_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(8),
      Q => p_0_in(10)
    );
\z1_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(9),
      Q => p_0_in(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_serialize_15 is
  port (
    tx_cnt_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_reg_reg[0]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ser_rst_reg : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_serialize_15 : entity is "serialize";
end block_design_pfs_daughtercard_0_0_serialize_15;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_serialize_15 is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal bitcount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bitcount0_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__8_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__8_n_0\ : STD_LOGIC;
  signal bitcount_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i__i_2__2_n_0\ : STD_LOGIC;
  signal \i__i_3__2_n_0\ : STD_LOGIC;
  signal \i__i_4__2_n_0\ : STD_LOGIC;
  signal \i__i_5__2_n_0\ : STD_LOGIC;
  signal \i__i_6__2_n_0\ : STD_LOGIC;
  signal \i__i_7__2_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal ser_rdy : STD_LOGIC;
  attribute RTL_KEEP of ser_rdy : signal is "yes";
  signal shift_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal \shift_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \^tx_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_cnt_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_cnt_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
begin
  tx_cnt_reg(31 downto 0) <= \^tx_cnt_reg\(31 downto 0);
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => next_state,
      I4 => D(0),
      I5 => ser_rdy,
      O => \/i__n_0\
    );
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[1]_i_1__2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => ser_rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state[1]_i_1__2_n_0\,
      Q => ser_rdy,
      R => ser_rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => ser_rdy,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => ser_rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => ser_rst
    );
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => bitcount(0),
      DI(3 downto 0) => bitcount(4 downto 1),
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__8_n_0\,
      S(2) => \bitcount0_carry_i_2__8_n_0\,
      S(1) => \bitcount0_carry_i_3__8_n_0\,
      S(0) => \bitcount0_carry_i_4__8_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(8 downto 5),
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__8_n_0\,
      S(2) => \bitcount0_carry__0_i_2__8_n_0\,
      S(1) => \bitcount0_carry__0_i_3__8_n_0\,
      S(0) => \bitcount0_carry__0_i_4__8_n_0\
    );
\bitcount0_carry__0_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(8),
      O => \bitcount0_carry__0_i_1__8_n_0\
    );
\bitcount0_carry__0_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(7),
      O => \bitcount0_carry__0_i_2__8_n_0\
    );
\bitcount0_carry__0_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(6),
      O => \bitcount0_carry__0_i_3__8_n_0\
    );
\bitcount0_carry__0_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(5),
      O => \bitcount0_carry__0_i_4__8_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(12 downto 9),
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__8_n_0\,
      S(2) => \bitcount0_carry__1_i_2__8_n_0\,
      S(1) => \bitcount0_carry__1_i_3__8_n_0\,
      S(0) => \bitcount0_carry__1_i_4__8_n_0\
    );
\bitcount0_carry__1_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(12),
      O => \bitcount0_carry__1_i_1__8_n_0\
    );
\bitcount0_carry__1_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(11),
      O => \bitcount0_carry__1_i_2__8_n_0\
    );
\bitcount0_carry__1_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(10),
      O => \bitcount0_carry__1_i_3__8_n_0\
    );
\bitcount0_carry__1_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(9),
      O => \bitcount0_carry__1_i_4__8_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(16 downto 13),
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__8_n_0\,
      S(2) => \bitcount0_carry__2_i_2__8_n_0\,
      S(1) => \bitcount0_carry__2_i_3__8_n_0\,
      S(0) => \bitcount0_carry__2_i_4__8_n_0\
    );
\bitcount0_carry__2_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(16),
      O => \bitcount0_carry__2_i_1__8_n_0\
    );
\bitcount0_carry__2_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(15),
      O => \bitcount0_carry__2_i_2__8_n_0\
    );
\bitcount0_carry__2_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(14),
      O => \bitcount0_carry__2_i_3__8_n_0\
    );
\bitcount0_carry__2_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(13),
      O => \bitcount0_carry__2_i_4__8_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(20 downto 17),
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__8_n_0\,
      S(2) => \bitcount0_carry__3_i_2__8_n_0\,
      S(1) => \bitcount0_carry__3_i_3__8_n_0\,
      S(0) => \bitcount0_carry__3_i_4__8_n_0\
    );
\bitcount0_carry__3_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(20),
      O => \bitcount0_carry__3_i_1__8_n_0\
    );
\bitcount0_carry__3_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(19),
      O => \bitcount0_carry__3_i_2__8_n_0\
    );
\bitcount0_carry__3_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(18),
      O => \bitcount0_carry__3_i_3__8_n_0\
    );
\bitcount0_carry__3_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(17),
      O => \bitcount0_carry__3_i_4__8_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(24 downto 21),
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__8_n_0\,
      S(2) => \bitcount0_carry__4_i_2__8_n_0\,
      S(1) => \bitcount0_carry__4_i_3__8_n_0\,
      S(0) => \bitcount0_carry__4_i_4__8_n_0\
    );
\bitcount0_carry__4_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(24),
      O => \bitcount0_carry__4_i_1__8_n_0\
    );
\bitcount0_carry__4_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(23),
      O => \bitcount0_carry__4_i_2__8_n_0\
    );
\bitcount0_carry__4_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(22),
      O => \bitcount0_carry__4_i_3__8_n_0\
    );
\bitcount0_carry__4_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(21),
      O => \bitcount0_carry__4_i_4__8_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(28 downto 25),
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__8_n_0\,
      S(2) => \bitcount0_carry__5_i_2__8_n_0\,
      S(1) => \bitcount0_carry__5_i_3__8_n_0\,
      S(0) => \bitcount0_carry__5_i_4__8_n_0\
    );
\bitcount0_carry__5_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(28),
      O => \bitcount0_carry__5_i_1__8_n_0\
    );
\bitcount0_carry__5_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(27),
      O => \bitcount0_carry__5_i_2__8_n_0\
    );
\bitcount0_carry__5_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(26),
      O => \bitcount0_carry__5_i_3__8_n_0\
    );
\bitcount0_carry__5_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(25),
      O => \bitcount0_carry__5_i_4__8_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => bitcount(30 downto 29),
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__8_n_0\,
      S(1) => \bitcount0_carry__6_i_2__8_n_0\,
      S(0) => \bitcount0_carry__6_i_3__8_n_0\
    );
\bitcount0_carry__6_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(31),
      O => \bitcount0_carry__6_i_1__8_n_0\
    );
\bitcount0_carry__6_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(30),
      O => \bitcount0_carry__6_i_2__8_n_0\
    );
\bitcount0_carry__6_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(29),
      O => \bitcount0_carry__6_i_3__8_n_0\
    );
\bitcount0_carry_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(4),
      O => \bitcount0_carry_i_1__8_n_0\
    );
\bitcount0_carry_i_2__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(3),
      O => \bitcount0_carry_i_2__8_n_0\
    );
\bitcount0_carry_i_3__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(2),
      O => \bitcount0_carry_i_3__8_n_0\
    );
\bitcount0_carry_i_4__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(1),
      O => \bitcount0_carry_i_4__8_n_0\
    );
\bitcount[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount(0),
      O => \bitcount[0]_i_1__8_n_0\
    );
\bitcount[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_6\,
      O => bitcount_0(10)
    );
\bitcount[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_5\,
      O => bitcount_0(11)
    );
\bitcount[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_4\,
      O => bitcount_0(12)
    );
\bitcount[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_7\,
      O => bitcount_0(13)
    );
\bitcount[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_6\,
      O => bitcount_0(14)
    );
\bitcount[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_5\,
      O => bitcount_0(15)
    );
\bitcount[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_4\,
      O => bitcount_0(16)
    );
\bitcount[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_7\,
      O => bitcount_0(17)
    );
\bitcount[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_6\,
      O => bitcount_0(18)
    );
\bitcount[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_5\,
      O => bitcount_0(19)
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_7,
      O => bitcount_0(1)
    );
\bitcount[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_4\,
      O => bitcount_0(20)
    );
\bitcount[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_7\,
      O => bitcount_0(21)
    );
\bitcount[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_6\,
      O => bitcount_0(22)
    );
\bitcount[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_5\,
      O => bitcount_0(23)
    );
\bitcount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_4\,
      O => bitcount_0(24)
    );
\bitcount[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_7\,
      O => bitcount_0(25)
    );
\bitcount[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_6\,
      O => bitcount_0(26)
    );
\bitcount[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_5\,
      O => bitcount_0(27)
    );
\bitcount[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_4\,
      O => bitcount_0(28)
    );
\bitcount[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_7\,
      O => bitcount_0(29)
    );
\bitcount[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_6,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[2]_i_1__2_n_0\
    );
\bitcount[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_6\,
      O => bitcount_0(30)
    );
\bitcount[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_5\,
      O => bitcount_0(31)
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_5,
      O => bitcount_0(3)
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_4,
      O => bitcount_0(4)
    );
\bitcount[5]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[5]_i_1__8_n_0\
    );
\bitcount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_6\,
      O => bitcount_0(6)
    );
\bitcount[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_5\,
      O => bitcount_0(7)
    );
\bitcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_4\,
      O => bitcount_0(8)
    );
\bitcount[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_7\,
      O => bitcount_0(9)
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => \bitcount[0]_i_1__8_n_0\,
      Q => bitcount(0)
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(10),
      Q => bitcount(10)
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(11),
      Q => bitcount(11)
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(12),
      Q => bitcount(12)
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(13),
      Q => bitcount(13)
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(14),
      Q => bitcount(14)
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(15),
      Q => bitcount(15)
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(16),
      Q => bitcount(16)
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(17),
      Q => bitcount(17)
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(18),
      Q => bitcount(18)
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(19),
      Q => bitcount(19)
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(1),
      Q => bitcount(1)
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(20),
      Q => bitcount(20)
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(21),
      Q => bitcount(21)
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(22),
      Q => bitcount(22)
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(23),
      Q => bitcount(23)
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(24),
      Q => bitcount(24)
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(25),
      Q => bitcount(25)
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(26),
      Q => bitcount(26)
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(27),
      Q => bitcount(27)
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(28),
      Q => bitcount(28)
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(29),
      Q => bitcount(29)
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => \bitcount[2]_i_1__2_n_0\,
      Q => bitcount(2)
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(30),
      Q => bitcount(30)
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(31),
      Q => bitcount(31)
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(3),
      Q => bitcount(3)
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(4),
      Q => bitcount(4)
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => \bitcount[5]_i_1__8_n_0\,
      Q => bitcount(5)
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(6),
      Q => bitcount(6)
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(7),
      Q => bitcount(7)
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(8),
      Q => bitcount(8)
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => bitcount_0(9),
      Q => bitcount(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_rdy,
      I1 => D(0),
      O => \status_reg_reg[0]\
    );
\i__i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i__i_2__2_n_0\,
      I1 => \i__i_3__2_n_0\,
      I2 => \i__i_4__2_n_0\,
      I3 => \i__i_5__2_n_0\,
      I4 => \i__i_6__2_n_0\,
      I5 => \i__i_7__2_n_0\,
      O => next_state
    );
\i__i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(0),
      I1 => bitcount(1),
      O => \i__i_2__2_n_0\
    );
\i__i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(4),
      I1 => bitcount(5),
      I2 => bitcount(2),
      I3 => bitcount(3),
      I4 => bitcount(7),
      I5 => bitcount(6),
      O => \i__i_3__2_n_0\
    );
\i__i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(10),
      I1 => bitcount(11),
      I2 => bitcount(8),
      I3 => bitcount(9),
      I4 => bitcount(13),
      I5 => bitcount(12),
      O => \i__i_4__2_n_0\
    );
\i__i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(16),
      I1 => bitcount(17),
      I2 => bitcount(14),
      I3 => bitcount(15),
      I4 => bitcount(19),
      I5 => bitcount(18),
      O => \i__i_5__2_n_0\
    );
\i__i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(22),
      I1 => bitcount(23),
      I2 => bitcount(20),
      I3 => bitcount(21),
      I4 => bitcount(25),
      I5 => bitcount(24),
      O => \i__i_6__2_n_0\
    );
\i__i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(28),
      I1 => bitcount(29),
      I2 => bitcount(26),
      I3 => bitcount(27),
      I4 => bitcount(31),
      I5 => bitcount(30),
      O => \i__i_7__2_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(10),
      O => shift_reg(10)
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(11),
      O => shift_reg(11)
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(12),
      O => shift_reg(12)
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(13),
      O => shift_reg(13)
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(14),
      O => shift_reg(14)
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(15),
      O => shift_reg(15)
    );
\shift_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(16),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(16),
      O => shift_reg(16)
    );
\shift_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(17),
      O => shift_reg(17)
    );
\shift_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(18),
      O => shift_reg(18)
    );
\shift_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(19),
      O => shift_reg(19)
    );
\shift_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \shift_reg[1]_i_2_n_0\,
      I1 => \shift_reg[1]_i_3_n_0\,
      I2 => \shift_reg[1]_i_4_n_0\,
      I3 => \shift_reg[1]_i_5_n_0\,
      I4 => \shift_reg[1]_i_6_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[1]_i_1__2_n_0\
    );
\shift_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_0_in(18),
      I2 => p_0_in(22),
      I3 => p_0_in(23),
      I4 => p_0_in(20),
      I5 => p_0_in(21),
      O => \shift_reg[1]_i_2_n_0\
    );
\shift_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(24),
      I2 => p_0_in(28),
      I3 => p_0_in(29),
      I4 => p_0_in(26),
      I5 => p_0_in(27),
      O => \shift_reg[1]_i_3_n_0\
    );
\shift_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      I4 => p_0_in(9),
      I5 => p_0_in(8),
      O => \shift_reg[1]_i_4_n_0\
    );
\shift_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(17),
      I3 => p_0_in(16),
      I4 => p_0_in(15),
      I5 => p_0_in(14),
      O => \shift_reg[1]_i_5_n_0\
    );
\shift_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => \shift_reg[1]_i_7_n_0\,
      O => \shift_reg[1]_i_6_n_0\
    );
\shift_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(31),
      I1 => p_0_in(30),
      I2 => p_0_in(34),
      I3 => p_0_in(35),
      I4 => p_0_in(32),
      I5 => p_0_in(33),
      O => \shift_reg[1]_i_7_n_0\
    );
\shift_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(20),
      O => shift_reg(20)
    );
\shift_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(21),
      O => shift_reg(21)
    );
\shift_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(22),
      O => shift_reg(22)
    );
\shift_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(23),
      O => shift_reg(23)
    );
\shift_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(24),
      O => shift_reg(24)
    );
\shift_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(25),
      O => shift_reg(25)
    );
\shift_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(26),
      O => shift_reg(26)
    );
\shift_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(27),
      O => shift_reg(27)
    );
\shift_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(28),
      O => shift_reg(28)
    );
\shift_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(29),
      O => shift_reg(29)
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(2),
      O => shift_reg(2)
    );
\shift_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(30),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(30),
      O => shift_reg(30)
    );
\shift_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(31),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(31),
      O => shift_reg(31)
    );
\shift_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(32),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(32),
      O => shift_reg(32)
    );
\shift_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(33),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(33),
      O => shift_reg(33)
    );
\shift_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(34),
      O => shift_reg(34)
    );
\shift_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(35),
      O => shift_reg(35)
    );
\shift_reg[36]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \shift_reg[36]_i_1__2_n_0\
    );
\shift_reg[36]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[36]_i_2__2_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(3),
      O => shift_reg(3)
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(4),
      O => shift_reg(4)
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(5),
      O => shift_reg(5)
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(6),
      O => shift_reg(6)
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(7),
      O => shift_reg(7)
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(8),
      O => shift_reg(8)
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(9),
      O => shift_reg(9)
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(10),
      Q => p_1_in(11)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(11),
      Q => p_1_in(12)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(12),
      Q => p_1_in(13)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(13),
      Q => p_1_in(14)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(14),
      Q => p_1_in(15)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(15),
      Q => p_1_in(16)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(16),
      Q => p_1_in(17)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(17),
      Q => p_1_in(18)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(18),
      Q => p_1_in(19)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(19),
      Q => p_1_in(20)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => \shift_reg[1]_i_1__2_n_0\,
      Q => p_1_in(2)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(20),
      Q => p_1_in(21)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(21),
      Q => p_1_in(22)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(22),
      Q => p_1_in(23)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(23),
      Q => p_1_in(24)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(24),
      Q => p_1_in(25)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(25),
      Q => p_1_in(26)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(26),
      Q => p_1_in(27)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(27),
      Q => p_1_in(28)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(28),
      Q => p_1_in(29)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(29),
      Q => p_1_in(30)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(2),
      Q => p_1_in(3)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(30),
      Q => p_1_in(31)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(31),
      Q => p_1_in(32)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(32),
      Q => p_1_in(33)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(33),
      Q => p_1_in(34)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(34),
      Q => p_1_in(35)
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(35),
      Q => p_1_in(36)
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => \shift_reg[36]_i_2__2_n_0\,
      Q => cmd_nxt(0)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(3),
      Q => p_1_in(4)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(4),
      Q => p_1_in(5)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(5),
      Q => p_1_in(6)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(6),
      Q => p_1_in(7)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(7),
      Q => p_1_in(8)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(8),
      Q => p_1_in(9)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__2_n_0\,
      CLR => ser_rst,
      D => shift_reg(9),
      Q => p_1_in(10)
    );
\tx_cnt[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(3),
      O => \tx_cnt[0]_i_2__2_n_0\
    );
\tx_cnt[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(2),
      O => \tx_cnt[0]_i_3__2_n_0\
    );
\tx_cnt[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(1),
      O => \tx_cnt[0]_i_4__2_n_0\
    );
\tx_cnt[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_cnt_reg\(0),
      O => \tx_cnt[0]_i_5__2_n_0\
    );
\tx_cnt[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(15),
      O => \tx_cnt[12]_i_2__2_n_0\
    );
\tx_cnt[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(14),
      O => \tx_cnt[12]_i_3__2_n_0\
    );
\tx_cnt[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(13),
      O => \tx_cnt[12]_i_4__2_n_0\
    );
\tx_cnt[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(12),
      O => \tx_cnt[12]_i_5__2_n_0\
    );
\tx_cnt[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(19),
      O => \tx_cnt[16]_i_2__2_n_0\
    );
\tx_cnt[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(18),
      O => \tx_cnt[16]_i_3__2_n_0\
    );
\tx_cnt[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(17),
      O => \tx_cnt[16]_i_4__2_n_0\
    );
\tx_cnt[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(16),
      O => \tx_cnt[16]_i_5__2_n_0\
    );
\tx_cnt[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(23),
      O => \tx_cnt[20]_i_2__2_n_0\
    );
\tx_cnt[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(22),
      O => \tx_cnt[20]_i_3__2_n_0\
    );
\tx_cnt[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(21),
      O => \tx_cnt[20]_i_4__2_n_0\
    );
\tx_cnt[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(20),
      O => \tx_cnt[20]_i_5__2_n_0\
    );
\tx_cnt[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(27),
      O => \tx_cnt[24]_i_2__2_n_0\
    );
\tx_cnt[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(26),
      O => \tx_cnt[24]_i_3__2_n_0\
    );
\tx_cnt[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(25),
      O => \tx_cnt[24]_i_4__2_n_0\
    );
\tx_cnt[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(24),
      O => \tx_cnt[24]_i_5__2_n_0\
    );
\tx_cnt[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(31),
      O => \tx_cnt[28]_i_2__2_n_0\
    );
\tx_cnt[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(30),
      O => \tx_cnt[28]_i_3__2_n_0\
    );
\tx_cnt[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(29),
      O => \tx_cnt[28]_i_4__2_n_0\
    );
\tx_cnt[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(28),
      O => \tx_cnt[28]_i_5__2_n_0\
    );
\tx_cnt[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(7),
      O => \tx_cnt[4]_i_2__2_n_0\
    );
\tx_cnt[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(6),
      O => \tx_cnt[4]_i_3__2_n_0\
    );
\tx_cnt[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(5),
      O => \tx_cnt[4]_i_4__2_n_0\
    );
\tx_cnt[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(4),
      O => \tx_cnt[4]_i_5__2_n_0\
    );
\tx_cnt[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(11),
      O => \tx_cnt[8]_i_2__2_n_0\
    );
\tx_cnt[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(10),
      O => \tx_cnt[8]_i_3__2_n_0\
    );
\tx_cnt[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(9),
      O => \tx_cnt[8]_i_4__2_n_0\
    );
\tx_cnt[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(8),
      O => \tx_cnt[8]_i_5__2_n_0\
    );
\tx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(0)
    );
\tx_cnt_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_cnt_reg[0]_i_1__2_n_0\,
      CO(2) => \tx_cnt_reg[0]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[0]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tx_cnt_reg[0]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[0]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[0]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[0]_i_1__2_n_7\,
      S(3) => \tx_cnt[0]_i_2__2_n_0\,
      S(2) => \tx_cnt[0]_i_3__2_n_0\,
      S(1) => \tx_cnt[0]_i_4__2_n_0\,
      S(0) => \tx_cnt[0]_i_5__2_n_0\
    );
\tx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(10)
    );
\tx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(11)
    );
\tx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(12)
    );
\tx_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \tx_cnt_reg[12]_i_1__2_n_0\,
      CO(2) => \tx_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[12]_i_1__2_n_7\,
      S(3) => \tx_cnt[12]_i_2__2_n_0\,
      S(2) => \tx_cnt[12]_i_3__2_n_0\,
      S(1) => \tx_cnt[12]_i_4__2_n_0\,
      S(0) => \tx_cnt[12]_i_5__2_n_0\
    );
\tx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(13)
    );
\tx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(14)
    );
\tx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(15)
    );
\tx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(16)
    );
\tx_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[12]_i_1__2_n_0\,
      CO(3) => \tx_cnt_reg[16]_i_1__2_n_0\,
      CO(2) => \tx_cnt_reg[16]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[16]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[16]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[16]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[16]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[16]_i_1__2_n_7\,
      S(3) => \tx_cnt[16]_i_2__2_n_0\,
      S(2) => \tx_cnt[16]_i_3__2_n_0\,
      S(1) => \tx_cnt[16]_i_4__2_n_0\,
      S(0) => \tx_cnt[16]_i_5__2_n_0\
    );
\tx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(17)
    );
\tx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(18)
    );
\tx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(19)
    );
\tx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(1)
    );
\tx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(20)
    );
\tx_cnt_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[16]_i_1__2_n_0\,
      CO(3) => \tx_cnt_reg[20]_i_1__2_n_0\,
      CO(2) => \tx_cnt_reg[20]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[20]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[20]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[20]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[20]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[20]_i_1__2_n_7\,
      S(3) => \tx_cnt[20]_i_2__2_n_0\,
      S(2) => \tx_cnt[20]_i_3__2_n_0\,
      S(1) => \tx_cnt[20]_i_4__2_n_0\,
      S(0) => \tx_cnt[20]_i_5__2_n_0\
    );
\tx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(21)
    );
\tx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(22)
    );
\tx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(23)
    );
\tx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(24)
    );
\tx_cnt_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[20]_i_1__2_n_0\,
      CO(3) => \tx_cnt_reg[24]_i_1__2_n_0\,
      CO(2) => \tx_cnt_reg[24]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[24]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[24]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[24]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[24]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[24]_i_1__2_n_7\,
      S(3) => \tx_cnt[24]_i_2__2_n_0\,
      S(2) => \tx_cnt[24]_i_3__2_n_0\,
      S(1) => \tx_cnt[24]_i_4__2_n_0\,
      S(0) => \tx_cnt[24]_i_5__2_n_0\
    );
\tx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(25)
    );
\tx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(26)
    );
\tx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(27)
    );
\tx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(28)
    );
\tx_cnt_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_tx_cnt_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \tx_cnt_reg[28]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[28]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[28]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[28]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[28]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[28]_i_1__2_n_7\,
      S(3) => \tx_cnt[28]_i_2__2_n_0\,
      S(2) => \tx_cnt[28]_i_3__2_n_0\,
      S(1) => \tx_cnt[28]_i_4__2_n_0\,
      S(0) => \tx_cnt[28]_i_5__2_n_0\
    );
\tx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(29)
    );
\tx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(2)
    );
\tx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(30)
    );
\tx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(31)
    );
\tx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(3)
    );
\tx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(4)
    );
\tx_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[0]_i_1__2_n_0\,
      CO(3) => \tx_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \tx_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[4]_i_1__2_n_7\,
      S(3) => \tx_cnt[4]_i_2__2_n_0\,
      S(2) => \tx_cnt[4]_i_3__2_n_0\,
      S(1) => \tx_cnt[4]_i_4__2_n_0\,
      S(0) => \tx_cnt[4]_i_5__2_n_0\
    );
\tx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(5)
    );
\tx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__2_n_5\,
      Q => \^tx_cnt_reg\(6)
    );
\tx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__2_n_4\,
      Q => \^tx_cnt_reg\(7)
    );
\tx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__2_n_7\,
      Q => \^tx_cnt_reg\(8)
    );
\tx_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \tx_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \tx_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \tx_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \tx_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \tx_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \tx_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \tx_cnt_reg[8]_i_1__2_n_7\,
      S(3) => \tx_cnt[8]_i_2__2_n_0\,
      S(2) => \tx_cnt[8]_i_3__2_n_0\,
      S(1) => \tx_cnt[8]_i_4__2_n_0\,
      S(0) => \tx_cnt[8]_i_5__2_n_0\
    );
\tx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__2_n_6\,
      Q => \^tx_cnt_reg\(9)
    );
\z1_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(0),
      Q => p_0_in(2)
    );
\z1_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(10),
      Q => p_0_in(12)
    );
\z1_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(11),
      Q => p_0_in(13)
    );
\z1_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(12),
      Q => p_0_in(14)
    );
\z1_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(13),
      Q => p_0_in(15)
    );
\z1_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(14),
      Q => p_0_in(16)
    );
\z1_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(15),
      Q => p_0_in(17)
    );
\z1_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(16),
      Q => p_0_in(18)
    );
\z1_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(17),
      Q => p_0_in(19)
    );
\z1_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(18),
      Q => p_0_in(20)
    );
\z1_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(19),
      Q => p_0_in(21)
    );
\z1_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(1),
      Q => p_0_in(3)
    );
\z1_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(20),
      Q => p_0_in(22)
    );
\z1_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(21),
      Q => p_0_in(23)
    );
\z1_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(22),
      Q => p_0_in(24)
    );
\z1_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(23),
      Q => p_0_in(25)
    );
\z1_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(24),
      Q => p_0_in(26)
    );
\z1_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(25),
      Q => p_0_in(27)
    );
\z1_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(26),
      Q => p_0_in(28)
    );
\z1_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(27),
      Q => p_0_in(29)
    );
\z1_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(28),
      Q => p_0_in(30)
    );
\z1_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(29),
      Q => p_0_in(31)
    );
\z1_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(2),
      Q => p_0_in(4)
    );
\z1_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(30),
      Q => p_0_in(32)
    );
\z1_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(31),
      Q => p_0_in(33)
    );
\z1_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(32),
      Q => p_0_in(34)
    );
\z1_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(33),
      Q => p_0_in(35)
    );
\z1_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(3),
      Q => p_0_in(5)
    );
\z1_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(4),
      Q => p_0_in(6)
    );
\z1_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(5),
      Q => p_0_in(7)
    );
\z1_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(6),
      Q => p_0_in(8)
    );
\z1_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(7),
      Q => p_0_in(9)
    );
\z1_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(8),
      Q => p_0_in(10)
    );
\z1_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(9),
      Q => p_0_in(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_serialize_21 is
  port (
    tx_cnt_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_reg_reg[0]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ser_rst_reg : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_serialize_21 : entity is "serialize";
end block_design_pfs_daughtercard_0_0_serialize_21;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_serialize_21 is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal bitcount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bitcount0_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__7_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__7_n_0\ : STD_LOGIC;
  signal bitcount_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i__i_2__1_n_0\ : STD_LOGIC;
  signal \i__i_3__1_n_0\ : STD_LOGIC;
  signal \i__i_4__1_n_0\ : STD_LOGIC;
  signal \i__i_5__1_n_0\ : STD_LOGIC;
  signal \i__i_6__1_n_0\ : STD_LOGIC;
  signal \i__i_7__1_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal ser_rdy : STD_LOGIC;
  attribute RTL_KEEP of ser_rdy : signal is "yes";
  signal shift_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal \shift_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \^tx_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_cnt_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_cnt_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
begin
  tx_cnt_reg(31 downto 0) <= \^tx_cnt_reg\(31 downto 0);
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => next_state,
      I4 => D(0),
      I5 => ser_rdy,
      O => \/i__n_0\
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[1]_i_1__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => ser_rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state[1]_i_1__1_n_0\,
      Q => ser_rdy,
      R => ser_rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => ser_rdy,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => ser_rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => ser_rst
    );
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => bitcount(0),
      DI(3 downto 0) => bitcount(4 downto 1),
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__7_n_0\,
      S(2) => \bitcount0_carry_i_2__7_n_0\,
      S(1) => \bitcount0_carry_i_3__7_n_0\,
      S(0) => \bitcount0_carry_i_4__7_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(8 downto 5),
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__7_n_0\,
      S(2) => \bitcount0_carry__0_i_2__7_n_0\,
      S(1) => \bitcount0_carry__0_i_3__7_n_0\,
      S(0) => \bitcount0_carry__0_i_4__7_n_0\
    );
\bitcount0_carry__0_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(8),
      O => \bitcount0_carry__0_i_1__7_n_0\
    );
\bitcount0_carry__0_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(7),
      O => \bitcount0_carry__0_i_2__7_n_0\
    );
\bitcount0_carry__0_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(6),
      O => \bitcount0_carry__0_i_3__7_n_0\
    );
\bitcount0_carry__0_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(5),
      O => \bitcount0_carry__0_i_4__7_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(12 downto 9),
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__7_n_0\,
      S(2) => \bitcount0_carry__1_i_2__7_n_0\,
      S(1) => \bitcount0_carry__1_i_3__7_n_0\,
      S(0) => \bitcount0_carry__1_i_4__7_n_0\
    );
\bitcount0_carry__1_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(12),
      O => \bitcount0_carry__1_i_1__7_n_0\
    );
\bitcount0_carry__1_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(11),
      O => \bitcount0_carry__1_i_2__7_n_0\
    );
\bitcount0_carry__1_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(10),
      O => \bitcount0_carry__1_i_3__7_n_0\
    );
\bitcount0_carry__1_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(9),
      O => \bitcount0_carry__1_i_4__7_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(16 downto 13),
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__7_n_0\,
      S(2) => \bitcount0_carry__2_i_2__7_n_0\,
      S(1) => \bitcount0_carry__2_i_3__7_n_0\,
      S(0) => \bitcount0_carry__2_i_4__7_n_0\
    );
\bitcount0_carry__2_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(16),
      O => \bitcount0_carry__2_i_1__7_n_0\
    );
\bitcount0_carry__2_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(15),
      O => \bitcount0_carry__2_i_2__7_n_0\
    );
\bitcount0_carry__2_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(14),
      O => \bitcount0_carry__2_i_3__7_n_0\
    );
\bitcount0_carry__2_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(13),
      O => \bitcount0_carry__2_i_4__7_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(20 downto 17),
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__7_n_0\,
      S(2) => \bitcount0_carry__3_i_2__7_n_0\,
      S(1) => \bitcount0_carry__3_i_3__7_n_0\,
      S(0) => \bitcount0_carry__3_i_4__7_n_0\
    );
\bitcount0_carry__3_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(20),
      O => \bitcount0_carry__3_i_1__7_n_0\
    );
\bitcount0_carry__3_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(19),
      O => \bitcount0_carry__3_i_2__7_n_0\
    );
\bitcount0_carry__3_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(18),
      O => \bitcount0_carry__3_i_3__7_n_0\
    );
\bitcount0_carry__3_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(17),
      O => \bitcount0_carry__3_i_4__7_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(24 downto 21),
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__7_n_0\,
      S(2) => \bitcount0_carry__4_i_2__7_n_0\,
      S(1) => \bitcount0_carry__4_i_3__7_n_0\,
      S(0) => \bitcount0_carry__4_i_4__7_n_0\
    );
\bitcount0_carry__4_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(24),
      O => \bitcount0_carry__4_i_1__7_n_0\
    );
\bitcount0_carry__4_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(23),
      O => \bitcount0_carry__4_i_2__7_n_0\
    );
\bitcount0_carry__4_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(22),
      O => \bitcount0_carry__4_i_3__7_n_0\
    );
\bitcount0_carry__4_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(21),
      O => \bitcount0_carry__4_i_4__7_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(28 downto 25),
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__7_n_0\,
      S(2) => \bitcount0_carry__5_i_2__7_n_0\,
      S(1) => \bitcount0_carry__5_i_3__7_n_0\,
      S(0) => \bitcount0_carry__5_i_4__7_n_0\
    );
\bitcount0_carry__5_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(28),
      O => \bitcount0_carry__5_i_1__7_n_0\
    );
\bitcount0_carry__5_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(27),
      O => \bitcount0_carry__5_i_2__7_n_0\
    );
\bitcount0_carry__5_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(26),
      O => \bitcount0_carry__5_i_3__7_n_0\
    );
\bitcount0_carry__5_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(25),
      O => \bitcount0_carry__5_i_4__7_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => bitcount(30 downto 29),
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__7_n_0\,
      S(1) => \bitcount0_carry__6_i_2__7_n_0\,
      S(0) => \bitcount0_carry__6_i_3__7_n_0\
    );
\bitcount0_carry__6_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(31),
      O => \bitcount0_carry__6_i_1__7_n_0\
    );
\bitcount0_carry__6_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(30),
      O => \bitcount0_carry__6_i_2__7_n_0\
    );
\bitcount0_carry__6_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(29),
      O => \bitcount0_carry__6_i_3__7_n_0\
    );
\bitcount0_carry_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(4),
      O => \bitcount0_carry_i_1__7_n_0\
    );
\bitcount0_carry_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(3),
      O => \bitcount0_carry_i_2__7_n_0\
    );
\bitcount0_carry_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(2),
      O => \bitcount0_carry_i_3__7_n_0\
    );
\bitcount0_carry_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(1),
      O => \bitcount0_carry_i_4__7_n_0\
    );
\bitcount[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount(0),
      O => \bitcount[0]_i_1__7_n_0\
    );
\bitcount[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_6\,
      O => bitcount_0(10)
    );
\bitcount[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_5\,
      O => bitcount_0(11)
    );
\bitcount[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_4\,
      O => bitcount_0(12)
    );
\bitcount[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_7\,
      O => bitcount_0(13)
    );
\bitcount[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_6\,
      O => bitcount_0(14)
    );
\bitcount[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_5\,
      O => bitcount_0(15)
    );
\bitcount[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_4\,
      O => bitcount_0(16)
    );
\bitcount[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_7\,
      O => bitcount_0(17)
    );
\bitcount[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_6\,
      O => bitcount_0(18)
    );
\bitcount[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_5\,
      O => bitcount_0(19)
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_7,
      O => bitcount_0(1)
    );
\bitcount[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_4\,
      O => bitcount_0(20)
    );
\bitcount[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_7\,
      O => bitcount_0(21)
    );
\bitcount[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_6\,
      O => bitcount_0(22)
    );
\bitcount[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_5\,
      O => bitcount_0(23)
    );
\bitcount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_4\,
      O => bitcount_0(24)
    );
\bitcount[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_7\,
      O => bitcount_0(25)
    );
\bitcount[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_6\,
      O => bitcount_0(26)
    );
\bitcount[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_5\,
      O => bitcount_0(27)
    );
\bitcount[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_4\,
      O => bitcount_0(28)
    );
\bitcount[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_7\,
      O => bitcount_0(29)
    );
\bitcount[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_6,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[2]_i_1__1_n_0\
    );
\bitcount[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_6\,
      O => bitcount_0(30)
    );
\bitcount[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_5\,
      O => bitcount_0(31)
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_5,
      O => bitcount_0(3)
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_4,
      O => bitcount_0(4)
    );
\bitcount[5]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[5]_i_1__7_n_0\
    );
\bitcount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_6\,
      O => bitcount_0(6)
    );
\bitcount[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_5\,
      O => bitcount_0(7)
    );
\bitcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_4\,
      O => bitcount_0(8)
    );
\bitcount[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_7\,
      O => bitcount_0(9)
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => \bitcount[0]_i_1__7_n_0\,
      Q => bitcount(0)
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(10),
      Q => bitcount(10)
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(11),
      Q => bitcount(11)
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(12),
      Q => bitcount(12)
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(13),
      Q => bitcount(13)
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(14),
      Q => bitcount(14)
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(15),
      Q => bitcount(15)
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(16),
      Q => bitcount(16)
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(17),
      Q => bitcount(17)
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(18),
      Q => bitcount(18)
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(19),
      Q => bitcount(19)
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(1),
      Q => bitcount(1)
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(20),
      Q => bitcount(20)
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(21),
      Q => bitcount(21)
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(22),
      Q => bitcount(22)
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(23),
      Q => bitcount(23)
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(24),
      Q => bitcount(24)
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(25),
      Q => bitcount(25)
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(26),
      Q => bitcount(26)
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(27),
      Q => bitcount(27)
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(28),
      Q => bitcount(28)
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(29),
      Q => bitcount(29)
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => \bitcount[2]_i_1__1_n_0\,
      Q => bitcount(2)
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(30),
      Q => bitcount(30)
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(31),
      Q => bitcount(31)
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(3),
      Q => bitcount(3)
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(4),
      Q => bitcount(4)
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => \bitcount[5]_i_1__7_n_0\,
      Q => bitcount(5)
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(6),
      Q => bitcount(6)
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(7),
      Q => bitcount(7)
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(8),
      Q => bitcount(8)
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(9),
      Q => bitcount(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_rdy,
      I1 => D(0),
      O => \status_reg_reg[0]\
    );
\i__i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i__i_2__1_n_0\,
      I1 => \i__i_3__1_n_0\,
      I2 => \i__i_4__1_n_0\,
      I3 => \i__i_5__1_n_0\,
      I4 => \i__i_6__1_n_0\,
      I5 => \i__i_7__1_n_0\,
      O => next_state
    );
\i__i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(0),
      I1 => bitcount(1),
      O => \i__i_2__1_n_0\
    );
\i__i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(4),
      I1 => bitcount(5),
      I2 => bitcount(2),
      I3 => bitcount(3),
      I4 => bitcount(7),
      I5 => bitcount(6),
      O => \i__i_3__1_n_0\
    );
\i__i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(10),
      I1 => bitcount(11),
      I2 => bitcount(8),
      I3 => bitcount(9),
      I4 => bitcount(13),
      I5 => bitcount(12),
      O => \i__i_4__1_n_0\
    );
\i__i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(16),
      I1 => bitcount(17),
      I2 => bitcount(14),
      I3 => bitcount(15),
      I4 => bitcount(19),
      I5 => bitcount(18),
      O => \i__i_5__1_n_0\
    );
\i__i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(22),
      I1 => bitcount(23),
      I2 => bitcount(20),
      I3 => bitcount(21),
      I4 => bitcount(25),
      I5 => bitcount(24),
      O => \i__i_6__1_n_0\
    );
\i__i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(28),
      I1 => bitcount(29),
      I2 => bitcount(26),
      I3 => bitcount(27),
      I4 => bitcount(31),
      I5 => bitcount(30),
      O => \i__i_7__1_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(10),
      O => shift_reg(10)
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(11),
      O => shift_reg(11)
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(12),
      O => shift_reg(12)
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(13),
      O => shift_reg(13)
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(14),
      O => shift_reg(14)
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(15),
      O => shift_reg(15)
    );
\shift_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(16),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(16),
      O => shift_reg(16)
    );
\shift_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(17),
      O => shift_reg(17)
    );
\shift_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(18),
      O => shift_reg(18)
    );
\shift_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(19),
      O => shift_reg(19)
    );
\shift_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \shift_reg[1]_i_2_n_0\,
      I1 => \shift_reg[1]_i_3_n_0\,
      I2 => \shift_reg[1]_i_4_n_0\,
      I3 => \shift_reg[1]_i_5_n_0\,
      I4 => \shift_reg[1]_i_6_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[1]_i_1__1_n_0\
    );
\shift_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_0_in(18),
      I2 => p_0_in(22),
      I3 => p_0_in(23),
      I4 => p_0_in(20),
      I5 => p_0_in(21),
      O => \shift_reg[1]_i_2_n_0\
    );
\shift_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(24),
      I2 => p_0_in(28),
      I3 => p_0_in(29),
      I4 => p_0_in(26),
      I5 => p_0_in(27),
      O => \shift_reg[1]_i_3_n_0\
    );
\shift_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      I4 => p_0_in(9),
      I5 => p_0_in(8),
      O => \shift_reg[1]_i_4_n_0\
    );
\shift_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(17),
      I3 => p_0_in(16),
      I4 => p_0_in(15),
      I5 => p_0_in(14),
      O => \shift_reg[1]_i_5_n_0\
    );
\shift_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => \shift_reg[1]_i_7_n_0\,
      O => \shift_reg[1]_i_6_n_0\
    );
\shift_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(31),
      I1 => p_0_in(30),
      I2 => p_0_in(34),
      I3 => p_0_in(35),
      I4 => p_0_in(32),
      I5 => p_0_in(33),
      O => \shift_reg[1]_i_7_n_0\
    );
\shift_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(20),
      O => shift_reg(20)
    );
\shift_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(21),
      O => shift_reg(21)
    );
\shift_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(22),
      O => shift_reg(22)
    );
\shift_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(23),
      O => shift_reg(23)
    );
\shift_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(24),
      O => shift_reg(24)
    );
\shift_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(25),
      O => shift_reg(25)
    );
\shift_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(26),
      O => shift_reg(26)
    );
\shift_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(27),
      O => shift_reg(27)
    );
\shift_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(28),
      O => shift_reg(28)
    );
\shift_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(29),
      O => shift_reg(29)
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(2),
      O => shift_reg(2)
    );
\shift_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(30),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(30),
      O => shift_reg(30)
    );
\shift_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(31),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(31),
      O => shift_reg(31)
    );
\shift_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(32),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(32),
      O => shift_reg(32)
    );
\shift_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(33),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(33),
      O => shift_reg(33)
    );
\shift_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(34),
      O => shift_reg(34)
    );
\shift_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(35),
      O => shift_reg(35)
    );
\shift_reg[36]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \shift_reg[36]_i_1__1_n_0\
    );
\shift_reg[36]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[36]_i_2__1_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(3),
      O => shift_reg(3)
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(4),
      O => shift_reg(4)
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(5),
      O => shift_reg(5)
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(6),
      O => shift_reg(6)
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(7),
      O => shift_reg(7)
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(8),
      O => shift_reg(8)
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(9),
      O => shift_reg(9)
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(10),
      Q => p_1_in(11)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(11),
      Q => p_1_in(12)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(12),
      Q => p_1_in(13)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(13),
      Q => p_1_in(14)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(14),
      Q => p_1_in(15)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(15),
      Q => p_1_in(16)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(16),
      Q => p_1_in(17)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(17),
      Q => p_1_in(18)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(18),
      Q => p_1_in(19)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(19),
      Q => p_1_in(20)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => \shift_reg[1]_i_1__1_n_0\,
      Q => p_1_in(2)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(20),
      Q => p_1_in(21)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(21),
      Q => p_1_in(22)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(22),
      Q => p_1_in(23)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(23),
      Q => p_1_in(24)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(24),
      Q => p_1_in(25)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(25),
      Q => p_1_in(26)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(26),
      Q => p_1_in(27)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(27),
      Q => p_1_in(28)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(28),
      Q => p_1_in(29)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(29),
      Q => p_1_in(30)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(2),
      Q => p_1_in(3)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(30),
      Q => p_1_in(31)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(31),
      Q => p_1_in(32)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(32),
      Q => p_1_in(33)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(33),
      Q => p_1_in(34)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(34),
      Q => p_1_in(35)
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(35),
      Q => p_1_in(36)
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => \shift_reg[36]_i_2__1_n_0\,
      Q => cmd_nxt(0)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(3),
      Q => p_1_in(4)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(4),
      Q => p_1_in(5)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(5),
      Q => p_1_in(6)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(6),
      Q => p_1_in(7)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(7),
      Q => p_1_in(8)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(8),
      Q => p_1_in(9)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__1_n_0\,
      CLR => ser_rst,
      D => shift_reg(9),
      Q => p_1_in(10)
    );
\tx_cnt[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(3),
      O => \tx_cnt[0]_i_2__1_n_0\
    );
\tx_cnt[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(2),
      O => \tx_cnt[0]_i_3__1_n_0\
    );
\tx_cnt[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(1),
      O => \tx_cnt[0]_i_4__1_n_0\
    );
\tx_cnt[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_cnt_reg\(0),
      O => \tx_cnt[0]_i_5__1_n_0\
    );
\tx_cnt[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(15),
      O => \tx_cnt[12]_i_2__1_n_0\
    );
\tx_cnt[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(14),
      O => \tx_cnt[12]_i_3__1_n_0\
    );
\tx_cnt[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(13),
      O => \tx_cnt[12]_i_4__1_n_0\
    );
\tx_cnt[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(12),
      O => \tx_cnt[12]_i_5__1_n_0\
    );
\tx_cnt[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(19),
      O => \tx_cnt[16]_i_2__1_n_0\
    );
\tx_cnt[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(18),
      O => \tx_cnt[16]_i_3__1_n_0\
    );
\tx_cnt[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(17),
      O => \tx_cnt[16]_i_4__1_n_0\
    );
\tx_cnt[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(16),
      O => \tx_cnt[16]_i_5__1_n_0\
    );
\tx_cnt[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(23),
      O => \tx_cnt[20]_i_2__1_n_0\
    );
\tx_cnt[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(22),
      O => \tx_cnt[20]_i_3__1_n_0\
    );
\tx_cnt[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(21),
      O => \tx_cnt[20]_i_4__1_n_0\
    );
\tx_cnt[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(20),
      O => \tx_cnt[20]_i_5__1_n_0\
    );
\tx_cnt[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(27),
      O => \tx_cnt[24]_i_2__1_n_0\
    );
\tx_cnt[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(26),
      O => \tx_cnt[24]_i_3__1_n_0\
    );
\tx_cnt[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(25),
      O => \tx_cnt[24]_i_4__1_n_0\
    );
\tx_cnt[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(24),
      O => \tx_cnt[24]_i_5__1_n_0\
    );
\tx_cnt[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(31),
      O => \tx_cnt[28]_i_2__1_n_0\
    );
\tx_cnt[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(30),
      O => \tx_cnt[28]_i_3__1_n_0\
    );
\tx_cnt[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(29),
      O => \tx_cnt[28]_i_4__1_n_0\
    );
\tx_cnt[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(28),
      O => \tx_cnt[28]_i_5__1_n_0\
    );
\tx_cnt[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(7),
      O => \tx_cnt[4]_i_2__1_n_0\
    );
\tx_cnt[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(6),
      O => \tx_cnt[4]_i_3__1_n_0\
    );
\tx_cnt[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(5),
      O => \tx_cnt[4]_i_4__1_n_0\
    );
\tx_cnt[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(4),
      O => \tx_cnt[4]_i_5__1_n_0\
    );
\tx_cnt[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(11),
      O => \tx_cnt[8]_i_2__1_n_0\
    );
\tx_cnt[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(10),
      O => \tx_cnt[8]_i_3__1_n_0\
    );
\tx_cnt[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(9),
      O => \tx_cnt[8]_i_4__1_n_0\
    );
\tx_cnt[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(8),
      O => \tx_cnt[8]_i_5__1_n_0\
    );
\tx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(0)
    );
\tx_cnt_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_cnt_reg[0]_i_1__1_n_0\,
      CO(2) => \tx_cnt_reg[0]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[0]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tx_cnt_reg[0]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[0]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[0]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[0]_i_1__1_n_7\,
      S(3) => \tx_cnt[0]_i_2__1_n_0\,
      S(2) => \tx_cnt[0]_i_3__1_n_0\,
      S(1) => \tx_cnt[0]_i_4__1_n_0\,
      S(0) => \tx_cnt[0]_i_5__1_n_0\
    );
\tx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(10)
    );
\tx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(11)
    );
\tx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(12)
    );
\tx_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \tx_cnt_reg[12]_i_1__1_n_0\,
      CO(2) => \tx_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[12]_i_1__1_n_7\,
      S(3) => \tx_cnt[12]_i_2__1_n_0\,
      S(2) => \tx_cnt[12]_i_3__1_n_0\,
      S(1) => \tx_cnt[12]_i_4__1_n_0\,
      S(0) => \tx_cnt[12]_i_5__1_n_0\
    );
\tx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(13)
    );
\tx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(14)
    );
\tx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(15)
    );
\tx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(16)
    );
\tx_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[12]_i_1__1_n_0\,
      CO(3) => \tx_cnt_reg[16]_i_1__1_n_0\,
      CO(2) => \tx_cnt_reg[16]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[16]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[16]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[16]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[16]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[16]_i_1__1_n_7\,
      S(3) => \tx_cnt[16]_i_2__1_n_0\,
      S(2) => \tx_cnt[16]_i_3__1_n_0\,
      S(1) => \tx_cnt[16]_i_4__1_n_0\,
      S(0) => \tx_cnt[16]_i_5__1_n_0\
    );
\tx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(17)
    );
\tx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(18)
    );
\tx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(19)
    );
\tx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(1)
    );
\tx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(20)
    );
\tx_cnt_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[16]_i_1__1_n_0\,
      CO(3) => \tx_cnt_reg[20]_i_1__1_n_0\,
      CO(2) => \tx_cnt_reg[20]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[20]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[20]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[20]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[20]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[20]_i_1__1_n_7\,
      S(3) => \tx_cnt[20]_i_2__1_n_0\,
      S(2) => \tx_cnt[20]_i_3__1_n_0\,
      S(1) => \tx_cnt[20]_i_4__1_n_0\,
      S(0) => \tx_cnt[20]_i_5__1_n_0\
    );
\tx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(21)
    );
\tx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(22)
    );
\tx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(23)
    );
\tx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(24)
    );
\tx_cnt_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[20]_i_1__1_n_0\,
      CO(3) => \tx_cnt_reg[24]_i_1__1_n_0\,
      CO(2) => \tx_cnt_reg[24]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[24]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[24]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[24]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[24]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[24]_i_1__1_n_7\,
      S(3) => \tx_cnt[24]_i_2__1_n_0\,
      S(2) => \tx_cnt[24]_i_3__1_n_0\,
      S(1) => \tx_cnt[24]_i_4__1_n_0\,
      S(0) => \tx_cnt[24]_i_5__1_n_0\
    );
\tx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(25)
    );
\tx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(26)
    );
\tx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(27)
    );
\tx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(28)
    );
\tx_cnt_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_tx_cnt_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \tx_cnt_reg[28]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[28]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[28]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[28]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[28]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[28]_i_1__1_n_7\,
      S(3) => \tx_cnt[28]_i_2__1_n_0\,
      S(2) => \tx_cnt[28]_i_3__1_n_0\,
      S(1) => \tx_cnt[28]_i_4__1_n_0\,
      S(0) => \tx_cnt[28]_i_5__1_n_0\
    );
\tx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(29)
    );
\tx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(2)
    );
\tx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(30)
    );
\tx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(31)
    );
\tx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(3)
    );
\tx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(4)
    );
\tx_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[0]_i_1__1_n_0\,
      CO(3) => \tx_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \tx_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[4]_i_1__1_n_7\,
      S(3) => \tx_cnt[4]_i_2__1_n_0\,
      S(2) => \tx_cnt[4]_i_3__1_n_0\,
      S(1) => \tx_cnt[4]_i_4__1_n_0\,
      S(0) => \tx_cnt[4]_i_5__1_n_0\
    );
\tx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(5)
    );
\tx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__1_n_5\,
      Q => \^tx_cnt_reg\(6)
    );
\tx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__1_n_4\,
      Q => \^tx_cnt_reg\(7)
    );
\tx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__1_n_7\,
      Q => \^tx_cnt_reg\(8)
    );
\tx_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \tx_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \tx_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \tx_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \tx_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \tx_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \tx_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \tx_cnt_reg[8]_i_1__1_n_7\,
      S(3) => \tx_cnt[8]_i_2__1_n_0\,
      S(2) => \tx_cnt[8]_i_3__1_n_0\,
      S(1) => \tx_cnt[8]_i_4__1_n_0\,
      S(0) => \tx_cnt[8]_i_5__1_n_0\
    );
\tx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__1_n_6\,
      Q => \^tx_cnt_reg\(9)
    );
\z1_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(0),
      Q => p_0_in(2)
    );
\z1_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(10),
      Q => p_0_in(12)
    );
\z1_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(11),
      Q => p_0_in(13)
    );
\z1_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(12),
      Q => p_0_in(14)
    );
\z1_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(13),
      Q => p_0_in(15)
    );
\z1_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(14),
      Q => p_0_in(16)
    );
\z1_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(15),
      Q => p_0_in(17)
    );
\z1_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(16),
      Q => p_0_in(18)
    );
\z1_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(17),
      Q => p_0_in(19)
    );
\z1_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(18),
      Q => p_0_in(20)
    );
\z1_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(19),
      Q => p_0_in(21)
    );
\z1_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(1),
      Q => p_0_in(3)
    );
\z1_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(20),
      Q => p_0_in(22)
    );
\z1_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(21),
      Q => p_0_in(23)
    );
\z1_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(22),
      Q => p_0_in(24)
    );
\z1_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(23),
      Q => p_0_in(25)
    );
\z1_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(24),
      Q => p_0_in(26)
    );
\z1_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(25),
      Q => p_0_in(27)
    );
\z1_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(26),
      Q => p_0_in(28)
    );
\z1_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(27),
      Q => p_0_in(29)
    );
\z1_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(28),
      Q => p_0_in(30)
    );
\z1_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(29),
      Q => p_0_in(31)
    );
\z1_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(2),
      Q => p_0_in(4)
    );
\z1_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(30),
      Q => p_0_in(32)
    );
\z1_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(31),
      Q => p_0_in(33)
    );
\z1_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(32),
      Q => p_0_in(34)
    );
\z1_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(33),
      Q => p_0_in(35)
    );
\z1_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(3),
      Q => p_0_in(5)
    );
\z1_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(4),
      Q => p_0_in(6)
    );
\z1_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(5),
      Q => p_0_in(7)
    );
\z1_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(6),
      Q => p_0_in(8)
    );
\z1_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(7),
      Q => p_0_in(9)
    );
\z1_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(8),
      Q => p_0_in(10)
    );
\z1_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(9),
      Q => p_0_in(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_serialize_27 is
  port (
    tx_cnt_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_reg_reg[0]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ser_rst_reg : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_serialize_27 : entity is "serialize";
end block_design_pfs_daughtercard_0_0_serialize_27;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_serialize_27 is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal bitcount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bitcount0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__6_n_0\ : STD_LOGIC;
  signal bitcount_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i__i_2__0_n_0\ : STD_LOGIC;
  signal \i__i_3__0_n_0\ : STD_LOGIC;
  signal \i__i_4__0_n_0\ : STD_LOGIC;
  signal \i__i_5__0_n_0\ : STD_LOGIC;
  signal \i__i_6__0_n_0\ : STD_LOGIC;
  signal \i__i_7__0_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal ser_rdy : STD_LOGIC;
  attribute RTL_KEEP of ser_rdy : signal is "yes";
  signal shift_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal \shift_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \^tx_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_cnt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
begin
  tx_cnt_reg(31 downto 0) <= \^tx_cnt_reg\(31 downto 0);
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => next_state,
      I4 => D(0),
      I5 => ser_rdy,
      O => \/i__n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => ser_rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => ser_rdy,
      R => ser_rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => ser_rdy,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => ser_rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => ser_rst
    );
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => bitcount(0),
      DI(3 downto 0) => bitcount(4 downto 1),
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__6_n_0\,
      S(2) => \bitcount0_carry_i_2__6_n_0\,
      S(1) => \bitcount0_carry_i_3__6_n_0\,
      S(0) => \bitcount0_carry_i_4__6_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(8 downto 5),
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__6_n_0\,
      S(2) => \bitcount0_carry__0_i_2__6_n_0\,
      S(1) => \bitcount0_carry__0_i_3__6_n_0\,
      S(0) => \bitcount0_carry__0_i_4__6_n_0\
    );
\bitcount0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(8),
      O => \bitcount0_carry__0_i_1__6_n_0\
    );
\bitcount0_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(7),
      O => \bitcount0_carry__0_i_2__6_n_0\
    );
\bitcount0_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(6),
      O => \bitcount0_carry__0_i_3__6_n_0\
    );
\bitcount0_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(5),
      O => \bitcount0_carry__0_i_4__6_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(12 downto 9),
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__6_n_0\,
      S(2) => \bitcount0_carry__1_i_2__6_n_0\,
      S(1) => \bitcount0_carry__1_i_3__6_n_0\,
      S(0) => \bitcount0_carry__1_i_4__6_n_0\
    );
\bitcount0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(12),
      O => \bitcount0_carry__1_i_1__6_n_0\
    );
\bitcount0_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(11),
      O => \bitcount0_carry__1_i_2__6_n_0\
    );
\bitcount0_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(10),
      O => \bitcount0_carry__1_i_3__6_n_0\
    );
\bitcount0_carry__1_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(9),
      O => \bitcount0_carry__1_i_4__6_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(16 downto 13),
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__6_n_0\,
      S(2) => \bitcount0_carry__2_i_2__6_n_0\,
      S(1) => \bitcount0_carry__2_i_3__6_n_0\,
      S(0) => \bitcount0_carry__2_i_4__6_n_0\
    );
\bitcount0_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(16),
      O => \bitcount0_carry__2_i_1__6_n_0\
    );
\bitcount0_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(15),
      O => \bitcount0_carry__2_i_2__6_n_0\
    );
\bitcount0_carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(14),
      O => \bitcount0_carry__2_i_3__6_n_0\
    );
\bitcount0_carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(13),
      O => \bitcount0_carry__2_i_4__6_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(20 downto 17),
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__6_n_0\,
      S(2) => \bitcount0_carry__3_i_2__6_n_0\,
      S(1) => \bitcount0_carry__3_i_3__6_n_0\,
      S(0) => \bitcount0_carry__3_i_4__6_n_0\
    );
\bitcount0_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(20),
      O => \bitcount0_carry__3_i_1__6_n_0\
    );
\bitcount0_carry__3_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(19),
      O => \bitcount0_carry__3_i_2__6_n_0\
    );
\bitcount0_carry__3_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(18),
      O => \bitcount0_carry__3_i_3__6_n_0\
    );
\bitcount0_carry__3_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(17),
      O => \bitcount0_carry__3_i_4__6_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(24 downto 21),
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__6_n_0\,
      S(2) => \bitcount0_carry__4_i_2__6_n_0\,
      S(1) => \bitcount0_carry__4_i_3__6_n_0\,
      S(0) => \bitcount0_carry__4_i_4__6_n_0\
    );
\bitcount0_carry__4_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(24),
      O => \bitcount0_carry__4_i_1__6_n_0\
    );
\bitcount0_carry__4_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(23),
      O => \bitcount0_carry__4_i_2__6_n_0\
    );
\bitcount0_carry__4_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(22),
      O => \bitcount0_carry__4_i_3__6_n_0\
    );
\bitcount0_carry__4_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(21),
      O => \bitcount0_carry__4_i_4__6_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(28 downto 25),
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__6_n_0\,
      S(2) => \bitcount0_carry__5_i_2__6_n_0\,
      S(1) => \bitcount0_carry__5_i_3__6_n_0\,
      S(0) => \bitcount0_carry__5_i_4__6_n_0\
    );
\bitcount0_carry__5_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(28),
      O => \bitcount0_carry__5_i_1__6_n_0\
    );
\bitcount0_carry__5_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(27),
      O => \bitcount0_carry__5_i_2__6_n_0\
    );
\bitcount0_carry__5_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(26),
      O => \bitcount0_carry__5_i_3__6_n_0\
    );
\bitcount0_carry__5_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(25),
      O => \bitcount0_carry__5_i_4__6_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => bitcount(30 downto 29),
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__6_n_0\,
      S(1) => \bitcount0_carry__6_i_2__6_n_0\,
      S(0) => \bitcount0_carry__6_i_3__6_n_0\
    );
\bitcount0_carry__6_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(31),
      O => \bitcount0_carry__6_i_1__6_n_0\
    );
\bitcount0_carry__6_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(30),
      O => \bitcount0_carry__6_i_2__6_n_0\
    );
\bitcount0_carry__6_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(29),
      O => \bitcount0_carry__6_i_3__6_n_0\
    );
\bitcount0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(4),
      O => \bitcount0_carry_i_1__6_n_0\
    );
\bitcount0_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(3),
      O => \bitcount0_carry_i_2__6_n_0\
    );
\bitcount0_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(2),
      O => \bitcount0_carry_i_3__6_n_0\
    );
\bitcount0_carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(1),
      O => \bitcount0_carry_i_4__6_n_0\
    );
\bitcount[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount(0),
      O => \bitcount[0]_i_1__6_n_0\
    );
\bitcount[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_6\,
      O => bitcount_0(10)
    );
\bitcount[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_5\,
      O => bitcount_0(11)
    );
\bitcount[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_4\,
      O => bitcount_0(12)
    );
\bitcount[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_7\,
      O => bitcount_0(13)
    );
\bitcount[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_6\,
      O => bitcount_0(14)
    );
\bitcount[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_5\,
      O => bitcount_0(15)
    );
\bitcount[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_4\,
      O => bitcount_0(16)
    );
\bitcount[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_7\,
      O => bitcount_0(17)
    );
\bitcount[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_6\,
      O => bitcount_0(18)
    );
\bitcount[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_5\,
      O => bitcount_0(19)
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_7,
      O => bitcount_0(1)
    );
\bitcount[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_4\,
      O => bitcount_0(20)
    );
\bitcount[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_7\,
      O => bitcount_0(21)
    );
\bitcount[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_6\,
      O => bitcount_0(22)
    );
\bitcount[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_5\,
      O => bitcount_0(23)
    );
\bitcount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_4\,
      O => bitcount_0(24)
    );
\bitcount[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_7\,
      O => bitcount_0(25)
    );
\bitcount[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_6\,
      O => bitcount_0(26)
    );
\bitcount[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_5\,
      O => bitcount_0(27)
    );
\bitcount[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_4\,
      O => bitcount_0(28)
    );
\bitcount[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_7\,
      O => bitcount_0(29)
    );
\bitcount[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_6,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[2]_i_1__0_n_0\
    );
\bitcount[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_6\,
      O => bitcount_0(30)
    );
\bitcount[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_5\,
      O => bitcount_0(31)
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_5,
      O => bitcount_0(3)
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_4,
      O => bitcount_0(4)
    );
\bitcount[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[5]_i_1__6_n_0\
    );
\bitcount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_6\,
      O => bitcount_0(6)
    );
\bitcount[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_5\,
      O => bitcount_0(7)
    );
\bitcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_4\,
      O => bitcount_0(8)
    );
\bitcount[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_7\,
      O => bitcount_0(9)
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => \bitcount[0]_i_1__6_n_0\,
      Q => bitcount(0)
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(10),
      Q => bitcount(10)
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(11),
      Q => bitcount(11)
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(12),
      Q => bitcount(12)
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(13),
      Q => bitcount(13)
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(14),
      Q => bitcount(14)
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(15),
      Q => bitcount(15)
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(16),
      Q => bitcount(16)
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(17),
      Q => bitcount(17)
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(18),
      Q => bitcount(18)
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(19),
      Q => bitcount(19)
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(1),
      Q => bitcount(1)
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(20),
      Q => bitcount(20)
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(21),
      Q => bitcount(21)
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(22),
      Q => bitcount(22)
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(23),
      Q => bitcount(23)
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(24),
      Q => bitcount(24)
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(25),
      Q => bitcount(25)
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(26),
      Q => bitcount(26)
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(27),
      Q => bitcount(27)
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(28),
      Q => bitcount(28)
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(29),
      Q => bitcount(29)
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => \bitcount[2]_i_1__0_n_0\,
      Q => bitcount(2)
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(30),
      Q => bitcount(30)
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(31),
      Q => bitcount(31)
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(3),
      Q => bitcount(3)
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(4),
      Q => bitcount(4)
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => \bitcount[5]_i_1__6_n_0\,
      Q => bitcount(5)
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(6),
      Q => bitcount(6)
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(7),
      Q => bitcount(7)
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(8),
      Q => bitcount(8)
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => bitcount_0(9),
      Q => bitcount(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_rdy,
      I1 => D(0),
      O => \status_reg_reg[0]\
    );
\i__i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i__i_2__0_n_0\,
      I1 => \i__i_3__0_n_0\,
      I2 => \i__i_4__0_n_0\,
      I3 => \i__i_5__0_n_0\,
      I4 => \i__i_6__0_n_0\,
      I5 => \i__i_7__0_n_0\,
      O => next_state
    );
\i__i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(0),
      I1 => bitcount(1),
      O => \i__i_2__0_n_0\
    );
\i__i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(4),
      I1 => bitcount(5),
      I2 => bitcount(2),
      I3 => bitcount(3),
      I4 => bitcount(7),
      I5 => bitcount(6),
      O => \i__i_3__0_n_0\
    );
\i__i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(10),
      I1 => bitcount(11),
      I2 => bitcount(8),
      I3 => bitcount(9),
      I4 => bitcount(13),
      I5 => bitcount(12),
      O => \i__i_4__0_n_0\
    );
\i__i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(16),
      I1 => bitcount(17),
      I2 => bitcount(14),
      I3 => bitcount(15),
      I4 => bitcount(19),
      I5 => bitcount(18),
      O => \i__i_5__0_n_0\
    );
\i__i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(22),
      I1 => bitcount(23),
      I2 => bitcount(20),
      I3 => bitcount(21),
      I4 => bitcount(25),
      I5 => bitcount(24),
      O => \i__i_6__0_n_0\
    );
\i__i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(28),
      I1 => bitcount(29),
      I2 => bitcount(26),
      I3 => bitcount(27),
      I4 => bitcount(31),
      I5 => bitcount(30),
      O => \i__i_7__0_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(10),
      O => shift_reg(10)
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(11),
      O => shift_reg(11)
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(12),
      O => shift_reg(12)
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(13),
      O => shift_reg(13)
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(14),
      O => shift_reg(14)
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(15),
      O => shift_reg(15)
    );
\shift_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(16),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(16),
      O => shift_reg(16)
    );
\shift_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(17),
      O => shift_reg(17)
    );
\shift_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(18),
      O => shift_reg(18)
    );
\shift_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(19),
      O => shift_reg(19)
    );
\shift_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \shift_reg[1]_i_2_n_0\,
      I1 => \shift_reg[1]_i_3_n_0\,
      I2 => \shift_reg[1]_i_4_n_0\,
      I3 => \shift_reg[1]_i_5_n_0\,
      I4 => \shift_reg[1]_i_6_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[1]_i_1__0_n_0\
    );
\shift_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_0_in(18),
      I2 => p_0_in(22),
      I3 => p_0_in(23),
      I4 => p_0_in(20),
      I5 => p_0_in(21),
      O => \shift_reg[1]_i_2_n_0\
    );
\shift_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(24),
      I2 => p_0_in(28),
      I3 => p_0_in(29),
      I4 => p_0_in(26),
      I5 => p_0_in(27),
      O => \shift_reg[1]_i_3_n_0\
    );
\shift_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      I4 => p_0_in(9),
      I5 => p_0_in(8),
      O => \shift_reg[1]_i_4_n_0\
    );
\shift_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(17),
      I3 => p_0_in(16),
      I4 => p_0_in(15),
      I5 => p_0_in(14),
      O => \shift_reg[1]_i_5_n_0\
    );
\shift_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => \shift_reg[1]_i_7_n_0\,
      O => \shift_reg[1]_i_6_n_0\
    );
\shift_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(31),
      I1 => p_0_in(30),
      I2 => p_0_in(34),
      I3 => p_0_in(35),
      I4 => p_0_in(32),
      I5 => p_0_in(33),
      O => \shift_reg[1]_i_7_n_0\
    );
\shift_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(20),
      O => shift_reg(20)
    );
\shift_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(21),
      O => shift_reg(21)
    );
\shift_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(22),
      O => shift_reg(22)
    );
\shift_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(23),
      O => shift_reg(23)
    );
\shift_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(24),
      O => shift_reg(24)
    );
\shift_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(25),
      O => shift_reg(25)
    );
\shift_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(26),
      O => shift_reg(26)
    );
\shift_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(27),
      O => shift_reg(27)
    );
\shift_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(28),
      O => shift_reg(28)
    );
\shift_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(29),
      O => shift_reg(29)
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(2),
      O => shift_reg(2)
    );
\shift_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(30),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(30),
      O => shift_reg(30)
    );
\shift_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(31),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(31),
      O => shift_reg(31)
    );
\shift_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(32),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(32),
      O => shift_reg(32)
    );
\shift_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(33),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(33),
      O => shift_reg(33)
    );
\shift_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(34),
      O => shift_reg(34)
    );
\shift_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(35),
      O => shift_reg(35)
    );
\shift_reg[36]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \shift_reg[36]_i_1__0_n_0\
    );
\shift_reg[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[36]_i_2__0_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(3),
      O => shift_reg(3)
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(4),
      O => shift_reg(4)
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(5),
      O => shift_reg(5)
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(6),
      O => shift_reg(6)
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(7),
      O => shift_reg(7)
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(8),
      O => shift_reg(8)
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(9),
      O => shift_reg(9)
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(10),
      Q => p_1_in(11)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(11),
      Q => p_1_in(12)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(12),
      Q => p_1_in(13)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(13),
      Q => p_1_in(14)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(14),
      Q => p_1_in(15)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(15),
      Q => p_1_in(16)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(16),
      Q => p_1_in(17)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(17),
      Q => p_1_in(18)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(18),
      Q => p_1_in(19)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(19),
      Q => p_1_in(20)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => \shift_reg[1]_i_1__0_n_0\,
      Q => p_1_in(2)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(20),
      Q => p_1_in(21)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(21),
      Q => p_1_in(22)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(22),
      Q => p_1_in(23)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(23),
      Q => p_1_in(24)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(24),
      Q => p_1_in(25)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(25),
      Q => p_1_in(26)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(26),
      Q => p_1_in(27)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(27),
      Q => p_1_in(28)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(28),
      Q => p_1_in(29)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(29),
      Q => p_1_in(30)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(2),
      Q => p_1_in(3)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(30),
      Q => p_1_in(31)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(31),
      Q => p_1_in(32)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(32),
      Q => p_1_in(33)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(33),
      Q => p_1_in(34)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(34),
      Q => p_1_in(35)
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(35),
      Q => p_1_in(36)
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => \shift_reg[36]_i_2__0_n_0\,
      Q => cmd_nxt(0)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(3),
      Q => p_1_in(4)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(4),
      Q => p_1_in(5)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(5),
      Q => p_1_in(6)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(6),
      Q => p_1_in(7)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(7),
      Q => p_1_in(8)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(8),
      Q => p_1_in(9)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__0_n_0\,
      CLR => ser_rst,
      D => shift_reg(9),
      Q => p_1_in(10)
    );
\tx_cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(3),
      O => \tx_cnt[0]_i_2__0_n_0\
    );
\tx_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(2),
      O => \tx_cnt[0]_i_3__0_n_0\
    );
\tx_cnt[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(1),
      O => \tx_cnt[0]_i_4__0_n_0\
    );
\tx_cnt[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_cnt_reg\(0),
      O => \tx_cnt[0]_i_5__0_n_0\
    );
\tx_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(15),
      O => \tx_cnt[12]_i_2__0_n_0\
    );
\tx_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(14),
      O => \tx_cnt[12]_i_3__0_n_0\
    );
\tx_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(13),
      O => \tx_cnt[12]_i_4__0_n_0\
    );
\tx_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(12),
      O => \tx_cnt[12]_i_5__0_n_0\
    );
\tx_cnt[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(19),
      O => \tx_cnt[16]_i_2__0_n_0\
    );
\tx_cnt[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(18),
      O => \tx_cnt[16]_i_3__0_n_0\
    );
\tx_cnt[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(17),
      O => \tx_cnt[16]_i_4__0_n_0\
    );
\tx_cnt[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(16),
      O => \tx_cnt[16]_i_5__0_n_0\
    );
\tx_cnt[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(23),
      O => \tx_cnt[20]_i_2__0_n_0\
    );
\tx_cnt[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(22),
      O => \tx_cnt[20]_i_3__0_n_0\
    );
\tx_cnt[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(21),
      O => \tx_cnt[20]_i_4__0_n_0\
    );
\tx_cnt[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(20),
      O => \tx_cnt[20]_i_5__0_n_0\
    );
\tx_cnt[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(27),
      O => \tx_cnt[24]_i_2__0_n_0\
    );
\tx_cnt[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(26),
      O => \tx_cnt[24]_i_3__0_n_0\
    );
\tx_cnt[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(25),
      O => \tx_cnt[24]_i_4__0_n_0\
    );
\tx_cnt[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(24),
      O => \tx_cnt[24]_i_5__0_n_0\
    );
\tx_cnt[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(31),
      O => \tx_cnt[28]_i_2__0_n_0\
    );
\tx_cnt[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(30),
      O => \tx_cnt[28]_i_3__0_n_0\
    );
\tx_cnt[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(29),
      O => \tx_cnt[28]_i_4__0_n_0\
    );
\tx_cnt[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(28),
      O => \tx_cnt[28]_i_5__0_n_0\
    );
\tx_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(7),
      O => \tx_cnt[4]_i_2__0_n_0\
    );
\tx_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(6),
      O => \tx_cnt[4]_i_3__0_n_0\
    );
\tx_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(5),
      O => \tx_cnt[4]_i_4__0_n_0\
    );
\tx_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(4),
      O => \tx_cnt[4]_i_5__0_n_0\
    );
\tx_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(11),
      O => \tx_cnt[8]_i_2__0_n_0\
    );
\tx_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(10),
      O => \tx_cnt[8]_i_3__0_n_0\
    );
\tx_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(9),
      O => \tx_cnt[8]_i_4__0_n_0\
    );
\tx_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(8),
      O => \tx_cnt[8]_i_5__0_n_0\
    );
\tx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(0)
    );
\tx_cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_cnt_reg[0]_i_1__0_n_0\,
      CO(2) => \tx_cnt_reg[0]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tx_cnt_reg[0]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[0]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[0]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[0]_i_1__0_n_7\,
      S(3) => \tx_cnt[0]_i_2__0_n_0\,
      S(2) => \tx_cnt[0]_i_3__0_n_0\,
      S(1) => \tx_cnt[0]_i_4__0_n_0\,
      S(0) => \tx_cnt[0]_i_5__0_n_0\
    );
\tx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(10)
    );
\tx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(11)
    );
\tx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(12)
    );
\tx_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \tx_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \tx_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \tx_cnt[12]_i_2__0_n_0\,
      S(2) => \tx_cnt[12]_i_3__0_n_0\,
      S(1) => \tx_cnt[12]_i_4__0_n_0\,
      S(0) => \tx_cnt[12]_i_5__0_n_0\
    );
\tx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(13)
    );
\tx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(14)
    );
\tx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(15)
    );
\tx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(16)
    );
\tx_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \tx_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \tx_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[16]_i_1__0_n_7\,
      S(3) => \tx_cnt[16]_i_2__0_n_0\,
      S(2) => \tx_cnt[16]_i_3__0_n_0\,
      S(1) => \tx_cnt[16]_i_4__0_n_0\,
      S(0) => \tx_cnt[16]_i_5__0_n_0\
    );
\tx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(17)
    );
\tx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(18)
    );
\tx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(19)
    );
\tx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(1)
    );
\tx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(20)
    );
\tx_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \tx_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \tx_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[20]_i_1__0_n_7\,
      S(3) => \tx_cnt[20]_i_2__0_n_0\,
      S(2) => \tx_cnt[20]_i_3__0_n_0\,
      S(1) => \tx_cnt[20]_i_4__0_n_0\,
      S(0) => \tx_cnt[20]_i_5__0_n_0\
    );
\tx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(21)
    );
\tx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(22)
    );
\tx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(23)
    );
\tx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(24)
    );
\tx_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \tx_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \tx_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[24]_i_1__0_n_7\,
      S(3) => \tx_cnt[24]_i_2__0_n_0\,
      S(2) => \tx_cnt[24]_i_3__0_n_0\,
      S(1) => \tx_cnt[24]_i_4__0_n_0\,
      S(0) => \tx_cnt[24]_i_5__0_n_0\
    );
\tx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(25)
    );
\tx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(26)
    );
\tx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(27)
    );
\tx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(28)
    );
\tx_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_tx_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \tx_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[28]_i_1__0_n_7\,
      S(3) => \tx_cnt[28]_i_2__0_n_0\,
      S(2) => \tx_cnt[28]_i_3__0_n_0\,
      S(1) => \tx_cnt[28]_i_4__0_n_0\,
      S(0) => \tx_cnt[28]_i_5__0_n_0\
    );
\tx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(29)
    );
\tx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(2)
    );
\tx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(30)
    );
\tx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(31)
    );
\tx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(3)
    );
\tx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(4)
    );
\tx_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[0]_i_1__0_n_0\,
      CO(3) => \tx_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \tx_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \tx_cnt[4]_i_2__0_n_0\,
      S(2) => \tx_cnt[4]_i_3__0_n_0\,
      S(1) => \tx_cnt[4]_i_4__0_n_0\,
      S(0) => \tx_cnt[4]_i_5__0_n_0\
    );
\tx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(5)
    );
\tx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__0_n_5\,
      Q => \^tx_cnt_reg\(6)
    );
\tx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__0_n_4\,
      Q => \^tx_cnt_reg\(7)
    );
\tx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__0_n_7\,
      Q => \^tx_cnt_reg\(8)
    );
\tx_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \tx_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \tx_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \tx_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \tx_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \tx_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \tx_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \tx_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \tx_cnt[8]_i_2__0_n_0\,
      S(2) => \tx_cnt[8]_i_3__0_n_0\,
      S(1) => \tx_cnt[8]_i_4__0_n_0\,
      S(0) => \tx_cnt[8]_i_5__0_n_0\
    );
\tx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__0_n_6\,
      Q => \^tx_cnt_reg\(9)
    );
\z1_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(0),
      Q => p_0_in(2)
    );
\z1_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(10),
      Q => p_0_in(12)
    );
\z1_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(11),
      Q => p_0_in(13)
    );
\z1_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(12),
      Q => p_0_in(14)
    );
\z1_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(13),
      Q => p_0_in(15)
    );
\z1_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(14),
      Q => p_0_in(16)
    );
\z1_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(15),
      Q => p_0_in(17)
    );
\z1_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(16),
      Q => p_0_in(18)
    );
\z1_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(17),
      Q => p_0_in(19)
    );
\z1_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(18),
      Q => p_0_in(20)
    );
\z1_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(19),
      Q => p_0_in(21)
    );
\z1_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(1),
      Q => p_0_in(3)
    );
\z1_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(20),
      Q => p_0_in(22)
    );
\z1_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(21),
      Q => p_0_in(23)
    );
\z1_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(22),
      Q => p_0_in(24)
    );
\z1_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(23),
      Q => p_0_in(25)
    );
\z1_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(24),
      Q => p_0_in(26)
    );
\z1_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(25),
      Q => p_0_in(27)
    );
\z1_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(26),
      Q => p_0_in(28)
    );
\z1_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(27),
      Q => p_0_in(29)
    );
\z1_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(28),
      Q => p_0_in(30)
    );
\z1_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(29),
      Q => p_0_in(31)
    );
\z1_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(2),
      Q => p_0_in(4)
    );
\z1_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(30),
      Q => p_0_in(32)
    );
\z1_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(31),
      Q => p_0_in(33)
    );
\z1_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(32),
      Q => p_0_in(34)
    );
\z1_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(33),
      Q => p_0_in(35)
    );
\z1_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(3),
      Q => p_0_in(5)
    );
\z1_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(4),
      Q => p_0_in(6)
    );
\z1_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(5),
      Q => p_0_in(7)
    );
\z1_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(6),
      Q => p_0_in(8)
    );
\z1_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(7),
      Q => p_0_in(9)
    );
\z1_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(8),
      Q => p_0_in(10)
    );
\z1_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(9),
      Q => p_0_in(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_serialize_33 is
  port (
    tx_cnt_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_reg_reg[0]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ser_rst_reg : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_serialize_33 : entity is "serialize";
end block_design_pfs_daughtercard_0_0_serialize_33;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_serialize_33 is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal bitcount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bitcount0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__5_n_0\ : STD_LOGIC;
  signal bitcount_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal \i__i_3_n_0\ : STD_LOGIC;
  signal \i__i_4_n_0\ : STD_LOGIC;
  signal \i__i_5_n_0\ : STD_LOGIC;
  signal \i__i_6_n_0\ : STD_LOGIC;
  signal \i__i_7_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal ser_rdy : STD_LOGIC;
  attribute RTL_KEEP of ser_rdy : signal is "yes";
  signal shift_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal \shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \^tx_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
begin
  tx_cnt_reg(31 downto 0) <= \^tx_cnt_reg\(31 downto 0);
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => next_state,
      I4 => D(0),
      I5 => ser_rdy,
      O => \/i__n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => ser_rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => ser_rdy,
      R => ser_rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => ser_rdy,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => ser_rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => ser_rst
    );
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => bitcount(0),
      DI(3 downto 0) => bitcount(4 downto 1),
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__5_n_0\,
      S(2) => \bitcount0_carry_i_2__5_n_0\,
      S(1) => \bitcount0_carry_i_3__5_n_0\,
      S(0) => \bitcount0_carry_i_4__5_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(8 downto 5),
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__5_n_0\,
      S(2) => \bitcount0_carry__0_i_2__5_n_0\,
      S(1) => \bitcount0_carry__0_i_3__5_n_0\,
      S(0) => \bitcount0_carry__0_i_4__5_n_0\
    );
\bitcount0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(8),
      O => \bitcount0_carry__0_i_1__5_n_0\
    );
\bitcount0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(7),
      O => \bitcount0_carry__0_i_2__5_n_0\
    );
\bitcount0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(6),
      O => \bitcount0_carry__0_i_3__5_n_0\
    );
\bitcount0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(5),
      O => \bitcount0_carry__0_i_4__5_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(12 downto 9),
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__5_n_0\,
      S(2) => \bitcount0_carry__1_i_2__5_n_0\,
      S(1) => \bitcount0_carry__1_i_3__5_n_0\,
      S(0) => \bitcount0_carry__1_i_4__5_n_0\
    );
\bitcount0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(12),
      O => \bitcount0_carry__1_i_1__5_n_0\
    );
\bitcount0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(11),
      O => \bitcount0_carry__1_i_2__5_n_0\
    );
\bitcount0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(10),
      O => \bitcount0_carry__1_i_3__5_n_0\
    );
\bitcount0_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(9),
      O => \bitcount0_carry__1_i_4__5_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(16 downto 13),
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__5_n_0\,
      S(2) => \bitcount0_carry__2_i_2__5_n_0\,
      S(1) => \bitcount0_carry__2_i_3__5_n_0\,
      S(0) => \bitcount0_carry__2_i_4__5_n_0\
    );
\bitcount0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(16),
      O => \bitcount0_carry__2_i_1__5_n_0\
    );
\bitcount0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(15),
      O => \bitcount0_carry__2_i_2__5_n_0\
    );
\bitcount0_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(14),
      O => \bitcount0_carry__2_i_3__5_n_0\
    );
\bitcount0_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(13),
      O => \bitcount0_carry__2_i_4__5_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(20 downto 17),
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__5_n_0\,
      S(2) => \bitcount0_carry__3_i_2__5_n_0\,
      S(1) => \bitcount0_carry__3_i_3__5_n_0\,
      S(0) => \bitcount0_carry__3_i_4__5_n_0\
    );
\bitcount0_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(20),
      O => \bitcount0_carry__3_i_1__5_n_0\
    );
\bitcount0_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(19),
      O => \bitcount0_carry__3_i_2__5_n_0\
    );
\bitcount0_carry__3_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(18),
      O => \bitcount0_carry__3_i_3__5_n_0\
    );
\bitcount0_carry__3_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(17),
      O => \bitcount0_carry__3_i_4__5_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(24 downto 21),
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__5_n_0\,
      S(2) => \bitcount0_carry__4_i_2__5_n_0\,
      S(1) => \bitcount0_carry__4_i_3__5_n_0\,
      S(0) => \bitcount0_carry__4_i_4__5_n_0\
    );
\bitcount0_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(24),
      O => \bitcount0_carry__4_i_1__5_n_0\
    );
\bitcount0_carry__4_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(23),
      O => \bitcount0_carry__4_i_2__5_n_0\
    );
\bitcount0_carry__4_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(22),
      O => \bitcount0_carry__4_i_3__5_n_0\
    );
\bitcount0_carry__4_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(21),
      O => \bitcount0_carry__4_i_4__5_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(28 downto 25),
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__5_n_0\,
      S(2) => \bitcount0_carry__5_i_2__5_n_0\,
      S(1) => \bitcount0_carry__5_i_3__5_n_0\,
      S(0) => \bitcount0_carry__5_i_4__5_n_0\
    );
\bitcount0_carry__5_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(28),
      O => \bitcount0_carry__5_i_1__5_n_0\
    );
\bitcount0_carry__5_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(27),
      O => \bitcount0_carry__5_i_2__5_n_0\
    );
\bitcount0_carry__5_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(26),
      O => \bitcount0_carry__5_i_3__5_n_0\
    );
\bitcount0_carry__5_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(25),
      O => \bitcount0_carry__5_i_4__5_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => bitcount(30 downto 29),
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__5_n_0\,
      S(1) => \bitcount0_carry__6_i_2__5_n_0\,
      S(0) => \bitcount0_carry__6_i_3__5_n_0\
    );
\bitcount0_carry__6_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(31),
      O => \bitcount0_carry__6_i_1__5_n_0\
    );
\bitcount0_carry__6_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(30),
      O => \bitcount0_carry__6_i_2__5_n_0\
    );
\bitcount0_carry__6_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(29),
      O => \bitcount0_carry__6_i_3__5_n_0\
    );
\bitcount0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(4),
      O => \bitcount0_carry_i_1__5_n_0\
    );
\bitcount0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(3),
      O => \bitcount0_carry_i_2__5_n_0\
    );
\bitcount0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(2),
      O => \bitcount0_carry_i_3__5_n_0\
    );
\bitcount0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(1),
      O => \bitcount0_carry_i_4__5_n_0\
    );
\bitcount[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount(0),
      O => \bitcount[0]_i_1__5_n_0\
    );
\bitcount[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_6\,
      O => bitcount_0(10)
    );
\bitcount[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_5\,
      O => bitcount_0(11)
    );
\bitcount[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_4\,
      O => bitcount_0(12)
    );
\bitcount[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_7\,
      O => bitcount_0(13)
    );
\bitcount[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_6\,
      O => bitcount_0(14)
    );
\bitcount[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_5\,
      O => bitcount_0(15)
    );
\bitcount[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_4\,
      O => bitcount_0(16)
    );
\bitcount[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_7\,
      O => bitcount_0(17)
    );
\bitcount[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_6\,
      O => bitcount_0(18)
    );
\bitcount[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_5\,
      O => bitcount_0(19)
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_7,
      O => bitcount_0(1)
    );
\bitcount[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_4\,
      O => bitcount_0(20)
    );
\bitcount[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_7\,
      O => bitcount_0(21)
    );
\bitcount[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_6\,
      O => bitcount_0(22)
    );
\bitcount[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_5\,
      O => bitcount_0(23)
    );
\bitcount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_4\,
      O => bitcount_0(24)
    );
\bitcount[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_7\,
      O => bitcount_0(25)
    );
\bitcount[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_6\,
      O => bitcount_0(26)
    );
\bitcount[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_5\,
      O => bitcount_0(27)
    );
\bitcount[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_4\,
      O => bitcount_0(28)
    );
\bitcount[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_7\,
      O => bitcount_0(29)
    );
\bitcount[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_6,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[2]_i_1_n_0\
    );
\bitcount[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_6\,
      O => bitcount_0(30)
    );
\bitcount[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_5\,
      O => bitcount_0(31)
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_5,
      O => bitcount_0(3)
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_4,
      O => bitcount_0(4)
    );
\bitcount[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[5]_i_1__5_n_0\
    );
\bitcount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_6\,
      O => bitcount_0(6)
    );
\bitcount[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_5\,
      O => bitcount_0(7)
    );
\bitcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_4\,
      O => bitcount_0(8)
    );
\bitcount[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_7\,
      O => bitcount_0(9)
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => \bitcount[0]_i_1__5_n_0\,
      Q => bitcount(0)
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(10),
      Q => bitcount(10)
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(11),
      Q => bitcount(11)
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(12),
      Q => bitcount(12)
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(13),
      Q => bitcount(13)
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(14),
      Q => bitcount(14)
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(15),
      Q => bitcount(15)
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(16),
      Q => bitcount(16)
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(17),
      Q => bitcount(17)
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(18),
      Q => bitcount(18)
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(19),
      Q => bitcount(19)
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(1),
      Q => bitcount(1)
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(20),
      Q => bitcount(20)
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(21),
      Q => bitcount(21)
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(22),
      Q => bitcount(22)
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(23),
      Q => bitcount(23)
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(24),
      Q => bitcount(24)
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(25),
      Q => bitcount(25)
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(26),
      Q => bitcount(26)
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(27),
      Q => bitcount(27)
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(28),
      Q => bitcount(28)
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(29),
      Q => bitcount(29)
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => \bitcount[2]_i_1_n_0\,
      Q => bitcount(2)
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(30),
      Q => bitcount(30)
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(31),
      Q => bitcount(31)
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(3),
      Q => bitcount(3)
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(4),
      Q => bitcount(4)
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => \bitcount[5]_i_1__5_n_0\,
      Q => bitcount(5)
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(6),
      Q => bitcount(6)
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(7),
      Q => bitcount(7)
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(8),
      Q => bitcount(8)
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => bitcount_0(9),
      Q => bitcount(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_rdy,
      I1 => D(0),
      O => \status_reg_reg[0]\
    );
\i__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i__i_2_n_0\,
      I1 => \i__i_3_n_0\,
      I2 => \i__i_4_n_0\,
      I3 => \i__i_5_n_0\,
      I4 => \i__i_6_n_0\,
      I5 => \i__i_7_n_0\,
      O => next_state
    );
\i__i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(0),
      I1 => bitcount(1),
      O => \i__i_2_n_0\
    );
\i__i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(4),
      I1 => bitcount(5),
      I2 => bitcount(2),
      I3 => bitcount(3),
      I4 => bitcount(7),
      I5 => bitcount(6),
      O => \i__i_3_n_0\
    );
\i__i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(10),
      I1 => bitcount(11),
      I2 => bitcount(8),
      I3 => bitcount(9),
      I4 => bitcount(13),
      I5 => bitcount(12),
      O => \i__i_4_n_0\
    );
\i__i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(16),
      I1 => bitcount(17),
      I2 => bitcount(14),
      I3 => bitcount(15),
      I4 => bitcount(19),
      I5 => bitcount(18),
      O => \i__i_5_n_0\
    );
\i__i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(22),
      I1 => bitcount(23),
      I2 => bitcount(20),
      I3 => bitcount(21),
      I4 => bitcount(25),
      I5 => bitcount(24),
      O => \i__i_6_n_0\
    );
\i__i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(28),
      I1 => bitcount(29),
      I2 => bitcount(26),
      I3 => bitcount(27),
      I4 => bitcount(31),
      I5 => bitcount(30),
      O => \i__i_7_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(10),
      O => shift_reg(10)
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(11),
      O => shift_reg(11)
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(12),
      O => shift_reg(12)
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(13),
      O => shift_reg(13)
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(14),
      O => shift_reg(14)
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(15),
      O => shift_reg(15)
    );
\shift_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(16),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(16),
      O => shift_reg(16)
    );
\shift_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(17),
      O => shift_reg(17)
    );
\shift_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(18),
      O => shift_reg(18)
    );
\shift_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(19),
      O => shift_reg(19)
    );
\shift_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \shift_reg[1]_i_2_n_0\,
      I1 => \shift_reg[1]_i_3_n_0\,
      I2 => \shift_reg[1]_i_4_n_0\,
      I3 => \shift_reg[1]_i_5_n_0\,
      I4 => \shift_reg[1]_i_6_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[1]_i_1_n_0\
    );
\shift_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_0_in(18),
      I2 => p_0_in(22),
      I3 => p_0_in(23),
      I4 => p_0_in(20),
      I5 => p_0_in(21),
      O => \shift_reg[1]_i_2_n_0\
    );
\shift_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(24),
      I2 => p_0_in(28),
      I3 => p_0_in(29),
      I4 => p_0_in(26),
      I5 => p_0_in(27),
      O => \shift_reg[1]_i_3_n_0\
    );
\shift_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      I4 => p_0_in(9),
      I5 => p_0_in(8),
      O => \shift_reg[1]_i_4_n_0\
    );
\shift_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(17),
      I3 => p_0_in(16),
      I4 => p_0_in(15),
      I5 => p_0_in(14),
      O => \shift_reg[1]_i_5_n_0\
    );
\shift_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => \shift_reg[1]_i_7_n_0\,
      O => \shift_reg[1]_i_6_n_0\
    );
\shift_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(31),
      I1 => p_0_in(30),
      I2 => p_0_in(34),
      I3 => p_0_in(35),
      I4 => p_0_in(32),
      I5 => p_0_in(33),
      O => \shift_reg[1]_i_7_n_0\
    );
\shift_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(20),
      O => shift_reg(20)
    );
\shift_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(21),
      O => shift_reg(21)
    );
\shift_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(22),
      O => shift_reg(22)
    );
\shift_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(23),
      O => shift_reg(23)
    );
\shift_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(24),
      O => shift_reg(24)
    );
\shift_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(25),
      O => shift_reg(25)
    );
\shift_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(26),
      O => shift_reg(26)
    );
\shift_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(27),
      O => shift_reg(27)
    );
\shift_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(28),
      O => shift_reg(28)
    );
\shift_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(29),
      O => shift_reg(29)
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(2),
      O => shift_reg(2)
    );
\shift_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(30),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(30),
      O => shift_reg(30)
    );
\shift_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(31),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(31),
      O => shift_reg(31)
    );
\shift_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(32),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(32),
      O => shift_reg(32)
    );
\shift_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(33),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(33),
      O => shift_reg(33)
    );
\shift_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(34),
      O => shift_reg(34)
    );
\shift_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(35),
      O => shift_reg(35)
    );
\shift_reg[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \shift_reg[36]_i_1_n_0\
    );
\shift_reg[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[36]_i_2_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(3),
      O => shift_reg(3)
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(4),
      O => shift_reg(4)
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(5),
      O => shift_reg(5)
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(6),
      O => shift_reg(6)
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(7),
      O => shift_reg(7)
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(8),
      O => shift_reg(8)
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(9),
      O => shift_reg(9)
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(10),
      Q => p_1_in(11)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(11),
      Q => p_1_in(12)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(12),
      Q => p_1_in(13)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(13),
      Q => p_1_in(14)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(14),
      Q => p_1_in(15)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(15),
      Q => p_1_in(16)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(16),
      Q => p_1_in(17)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(17),
      Q => p_1_in(18)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(18),
      Q => p_1_in(19)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(19),
      Q => p_1_in(20)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => \shift_reg[1]_i_1_n_0\,
      Q => p_1_in(2)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(20),
      Q => p_1_in(21)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(21),
      Q => p_1_in(22)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(22),
      Q => p_1_in(23)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(23),
      Q => p_1_in(24)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(24),
      Q => p_1_in(25)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(25),
      Q => p_1_in(26)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(26),
      Q => p_1_in(27)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(27),
      Q => p_1_in(28)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(28),
      Q => p_1_in(29)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(29),
      Q => p_1_in(30)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(2),
      Q => p_1_in(3)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(30),
      Q => p_1_in(31)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(31),
      Q => p_1_in(32)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(32),
      Q => p_1_in(33)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(33),
      Q => p_1_in(34)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(34),
      Q => p_1_in(35)
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(35),
      Q => p_1_in(36)
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => \shift_reg[36]_i_2_n_0\,
      Q => cmd_nxt(0)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(3),
      Q => p_1_in(4)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(4),
      Q => p_1_in(5)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(5),
      Q => p_1_in(6)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(6),
      Q => p_1_in(7)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(7),
      Q => p_1_in(8)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(8),
      Q => p_1_in(9)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1_n_0\,
      CLR => ser_rst,
      D => shift_reg(9),
      Q => p_1_in(10)
    );
\tx_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(3),
      O => \tx_cnt[0]_i_2_n_0\
    );
\tx_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(2),
      O => \tx_cnt[0]_i_3_n_0\
    );
\tx_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(1),
      O => \tx_cnt[0]_i_4_n_0\
    );
\tx_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_cnt_reg\(0),
      O => \tx_cnt[0]_i_5_n_0\
    );
\tx_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(15),
      O => \tx_cnt[12]_i_2_n_0\
    );
\tx_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(14),
      O => \tx_cnt[12]_i_3_n_0\
    );
\tx_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(13),
      O => \tx_cnt[12]_i_4_n_0\
    );
\tx_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(12),
      O => \tx_cnt[12]_i_5_n_0\
    );
\tx_cnt[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(19),
      O => \tx_cnt[16]_i_2_n_0\
    );
\tx_cnt[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(18),
      O => \tx_cnt[16]_i_3_n_0\
    );
\tx_cnt[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(17),
      O => \tx_cnt[16]_i_4_n_0\
    );
\tx_cnt[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(16),
      O => \tx_cnt[16]_i_5_n_0\
    );
\tx_cnt[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(23),
      O => \tx_cnt[20]_i_2_n_0\
    );
\tx_cnt[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(22),
      O => \tx_cnt[20]_i_3_n_0\
    );
\tx_cnt[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(21),
      O => \tx_cnt[20]_i_4_n_0\
    );
\tx_cnt[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(20),
      O => \tx_cnt[20]_i_5_n_0\
    );
\tx_cnt[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(27),
      O => \tx_cnt[24]_i_2_n_0\
    );
\tx_cnt[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(26),
      O => \tx_cnt[24]_i_3_n_0\
    );
\tx_cnt[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(25),
      O => \tx_cnt[24]_i_4_n_0\
    );
\tx_cnt[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(24),
      O => \tx_cnt[24]_i_5_n_0\
    );
\tx_cnt[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(31),
      O => \tx_cnt[28]_i_2_n_0\
    );
\tx_cnt[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(30),
      O => \tx_cnt[28]_i_3_n_0\
    );
\tx_cnt[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(29),
      O => \tx_cnt[28]_i_4_n_0\
    );
\tx_cnt[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(28),
      O => \tx_cnt[28]_i_5_n_0\
    );
\tx_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(7),
      O => \tx_cnt[4]_i_2_n_0\
    );
\tx_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(6),
      O => \tx_cnt[4]_i_3_n_0\
    );
\tx_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(5),
      O => \tx_cnt[4]_i_4_n_0\
    );
\tx_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(4),
      O => \tx_cnt[4]_i_5_n_0\
    );
\tx_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(11),
      O => \tx_cnt[8]_i_2_n_0\
    );
\tx_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(10),
      O => \tx_cnt[8]_i_3_n_0\
    );
\tx_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(9),
      O => \tx_cnt[8]_i_4_n_0\
    );
\tx_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(8),
      O => \tx_cnt[8]_i_5_n_0\
    );
\tx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1_n_7\,
      Q => \^tx_cnt_reg\(0)
    );
\tx_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_cnt_reg[0]_i_1_n_0\,
      CO(2) => \tx_cnt_reg[0]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[0]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tx_cnt_reg[0]_i_1_n_4\,
      O(2) => \tx_cnt_reg[0]_i_1_n_5\,
      O(1) => \tx_cnt_reg[0]_i_1_n_6\,
      O(0) => \tx_cnt_reg[0]_i_1_n_7\,
      S(3) => \tx_cnt[0]_i_2_n_0\,
      S(2) => \tx_cnt[0]_i_3_n_0\,
      S(1) => \tx_cnt[0]_i_4_n_0\,
      S(0) => \tx_cnt[0]_i_5_n_0\
    );
\tx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1_n_5\,
      Q => \^tx_cnt_reg\(10)
    );
\tx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1_n_4\,
      Q => \^tx_cnt_reg\(11)
    );
\tx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1_n_7\,
      Q => \^tx_cnt_reg\(12)
    );
\tx_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[8]_i_1_n_0\,
      CO(3) => \tx_cnt_reg[12]_i_1_n_0\,
      CO(2) => \tx_cnt_reg[12]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[12]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[12]_i_1_n_4\,
      O(2) => \tx_cnt_reg[12]_i_1_n_5\,
      O(1) => \tx_cnt_reg[12]_i_1_n_6\,
      O(0) => \tx_cnt_reg[12]_i_1_n_7\,
      S(3) => \tx_cnt[12]_i_2_n_0\,
      S(2) => \tx_cnt[12]_i_3_n_0\,
      S(1) => \tx_cnt[12]_i_4_n_0\,
      S(0) => \tx_cnt[12]_i_5_n_0\
    );
\tx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1_n_6\,
      Q => \^tx_cnt_reg\(13)
    );
\tx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1_n_5\,
      Q => \^tx_cnt_reg\(14)
    );
\tx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1_n_4\,
      Q => \^tx_cnt_reg\(15)
    );
\tx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1_n_7\,
      Q => \^tx_cnt_reg\(16)
    );
\tx_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[12]_i_1_n_0\,
      CO(3) => \tx_cnt_reg[16]_i_1_n_0\,
      CO(2) => \tx_cnt_reg[16]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[16]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[16]_i_1_n_4\,
      O(2) => \tx_cnt_reg[16]_i_1_n_5\,
      O(1) => \tx_cnt_reg[16]_i_1_n_6\,
      O(0) => \tx_cnt_reg[16]_i_1_n_7\,
      S(3) => \tx_cnt[16]_i_2_n_0\,
      S(2) => \tx_cnt[16]_i_3_n_0\,
      S(1) => \tx_cnt[16]_i_4_n_0\,
      S(0) => \tx_cnt[16]_i_5_n_0\
    );
\tx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1_n_6\,
      Q => \^tx_cnt_reg\(17)
    );
\tx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1_n_5\,
      Q => \^tx_cnt_reg\(18)
    );
\tx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1_n_4\,
      Q => \^tx_cnt_reg\(19)
    );
\tx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1_n_6\,
      Q => \^tx_cnt_reg\(1)
    );
\tx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1_n_7\,
      Q => \^tx_cnt_reg\(20)
    );
\tx_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[16]_i_1_n_0\,
      CO(3) => \tx_cnt_reg[20]_i_1_n_0\,
      CO(2) => \tx_cnt_reg[20]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[20]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[20]_i_1_n_4\,
      O(2) => \tx_cnt_reg[20]_i_1_n_5\,
      O(1) => \tx_cnt_reg[20]_i_1_n_6\,
      O(0) => \tx_cnt_reg[20]_i_1_n_7\,
      S(3) => \tx_cnt[20]_i_2_n_0\,
      S(2) => \tx_cnt[20]_i_3_n_0\,
      S(1) => \tx_cnt[20]_i_4_n_0\,
      S(0) => \tx_cnt[20]_i_5_n_0\
    );
\tx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1_n_6\,
      Q => \^tx_cnt_reg\(21)
    );
\tx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1_n_5\,
      Q => \^tx_cnt_reg\(22)
    );
\tx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1_n_4\,
      Q => \^tx_cnt_reg\(23)
    );
\tx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1_n_7\,
      Q => \^tx_cnt_reg\(24)
    );
\tx_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[20]_i_1_n_0\,
      CO(3) => \tx_cnt_reg[24]_i_1_n_0\,
      CO(2) => \tx_cnt_reg[24]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[24]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[24]_i_1_n_4\,
      O(2) => \tx_cnt_reg[24]_i_1_n_5\,
      O(1) => \tx_cnt_reg[24]_i_1_n_6\,
      O(0) => \tx_cnt_reg[24]_i_1_n_7\,
      S(3) => \tx_cnt[24]_i_2_n_0\,
      S(2) => \tx_cnt[24]_i_3_n_0\,
      S(1) => \tx_cnt[24]_i_4_n_0\,
      S(0) => \tx_cnt[24]_i_5_n_0\
    );
\tx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1_n_6\,
      Q => \^tx_cnt_reg\(25)
    );
\tx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1_n_5\,
      Q => \^tx_cnt_reg\(26)
    );
\tx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1_n_4\,
      Q => \^tx_cnt_reg\(27)
    );
\tx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1_n_7\,
      Q => \^tx_cnt_reg\(28)
    );
\tx_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tx_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tx_cnt_reg[28]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[28]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[28]_i_1_n_4\,
      O(2) => \tx_cnt_reg[28]_i_1_n_5\,
      O(1) => \tx_cnt_reg[28]_i_1_n_6\,
      O(0) => \tx_cnt_reg[28]_i_1_n_7\,
      S(3) => \tx_cnt[28]_i_2_n_0\,
      S(2) => \tx_cnt[28]_i_3_n_0\,
      S(1) => \tx_cnt[28]_i_4_n_0\,
      S(0) => \tx_cnt[28]_i_5_n_0\
    );
\tx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1_n_6\,
      Q => \^tx_cnt_reg\(29)
    );
\tx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1_n_5\,
      Q => \^tx_cnt_reg\(2)
    );
\tx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1_n_5\,
      Q => \^tx_cnt_reg\(30)
    );
\tx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1_n_4\,
      Q => \^tx_cnt_reg\(31)
    );
\tx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1_n_4\,
      Q => \^tx_cnt_reg\(3)
    );
\tx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1_n_7\,
      Q => \^tx_cnt_reg\(4)
    );
\tx_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[0]_i_1_n_0\,
      CO(3) => \tx_cnt_reg[4]_i_1_n_0\,
      CO(2) => \tx_cnt_reg[4]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[4]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[4]_i_1_n_4\,
      O(2) => \tx_cnt_reg[4]_i_1_n_5\,
      O(1) => \tx_cnt_reg[4]_i_1_n_6\,
      O(0) => \tx_cnt_reg[4]_i_1_n_7\,
      S(3) => \tx_cnt[4]_i_2_n_0\,
      S(2) => \tx_cnt[4]_i_3_n_0\,
      S(1) => \tx_cnt[4]_i_4_n_0\,
      S(0) => \tx_cnt[4]_i_5_n_0\
    );
\tx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1_n_6\,
      Q => \^tx_cnt_reg\(5)
    );
\tx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1_n_5\,
      Q => \^tx_cnt_reg\(6)
    );
\tx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1_n_4\,
      Q => \^tx_cnt_reg\(7)
    );
\tx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1_n_7\,
      Q => \^tx_cnt_reg\(8)
    );
\tx_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[4]_i_1_n_0\,
      CO(3) => \tx_cnt_reg[8]_i_1_n_0\,
      CO(2) => \tx_cnt_reg[8]_i_1_n_1\,
      CO(1) => \tx_cnt_reg[8]_i_1_n_2\,
      CO(0) => \tx_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[8]_i_1_n_4\,
      O(2) => \tx_cnt_reg[8]_i_1_n_5\,
      O(1) => \tx_cnt_reg[8]_i_1_n_6\,
      O(0) => \tx_cnt_reg[8]_i_1_n_7\,
      S(3) => \tx_cnt[8]_i_2_n_0\,
      S(2) => \tx_cnt[8]_i_3_n_0\,
      S(1) => \tx_cnt[8]_i_4_n_0\,
      S(0) => \tx_cnt[8]_i_5_n_0\
    );
\tx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1_n_6\,
      Q => \^tx_cnt_reg\(9)
    );
\z1_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(0),
      Q => p_0_in(2)
    );
\z1_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(10),
      Q => p_0_in(12)
    );
\z1_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(11),
      Q => p_0_in(13)
    );
\z1_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(12),
      Q => p_0_in(14)
    );
\z1_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(13),
      Q => p_0_in(15)
    );
\z1_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(14),
      Q => p_0_in(16)
    );
\z1_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(15),
      Q => p_0_in(17)
    );
\z1_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(16),
      Q => p_0_in(18)
    );
\z1_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(17),
      Q => p_0_in(19)
    );
\z1_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(18),
      Q => p_0_in(20)
    );
\z1_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(19),
      Q => p_0_in(21)
    );
\z1_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(1),
      Q => p_0_in(3)
    );
\z1_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(20),
      Q => p_0_in(22)
    );
\z1_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(21),
      Q => p_0_in(23)
    );
\z1_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(22),
      Q => p_0_in(24)
    );
\z1_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(23),
      Q => p_0_in(25)
    );
\z1_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(24),
      Q => p_0_in(26)
    );
\z1_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(25),
      Q => p_0_in(27)
    );
\z1_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(26),
      Q => p_0_in(28)
    );
\z1_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(27),
      Q => p_0_in(29)
    );
\z1_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(28),
      Q => p_0_in(30)
    );
\z1_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(29),
      Q => p_0_in(31)
    );
\z1_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(2),
      Q => p_0_in(4)
    );
\z1_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(30),
      Q => p_0_in(32)
    );
\z1_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(31),
      Q => p_0_in(33)
    );
\z1_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(32),
      Q => p_0_in(34)
    );
\z1_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(33),
      Q => p_0_in(35)
    );
\z1_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(3),
      Q => p_0_in(5)
    );
\z1_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(4),
      Q => p_0_in(6)
    );
\z1_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(5),
      Q => p_0_in(7)
    );
\z1_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(6),
      Q => p_0_in(8)
    );
\z1_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(7),
      Q => p_0_in(9)
    );
\z1_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(8),
      Q => p_0_in(10)
    );
\z1_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(9),
      Q => p_0_in(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_serialize_9 is
  port (
    tx_cnt_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_reg_reg[0]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ser_rst_reg : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_serialize_9 : entity is "serialize";
end block_design_pfs_daughtercard_0_0_serialize_9;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_serialize_9 is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal bitcount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bitcount0_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__0_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__1_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_i_4__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__2_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_i_4__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__3_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_i_4__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__4_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_i_4__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_1\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_4\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__5_n_7\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_2\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_3\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_5\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_6\ : STD_LOGIC;
  signal \bitcount0_carry__6_n_7\ : STD_LOGIC;
  signal \bitcount0_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \bitcount0_carry_i_4__9_n_0\ : STD_LOGIC;
  signal bitcount0_carry_n_0 : STD_LOGIC;
  signal bitcount0_carry_n_1 : STD_LOGIC;
  signal bitcount0_carry_n_2 : STD_LOGIC;
  signal bitcount0_carry_n_3 : STD_LOGIC;
  signal bitcount0_carry_n_4 : STD_LOGIC;
  signal bitcount0_carry_n_5 : STD_LOGIC;
  signal bitcount0_carry_n_6 : STD_LOGIC;
  signal bitcount0_carry_n_7 : STD_LOGIC;
  signal \bitcount[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \bitcount[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \bitcount[5]_i_1__9_n_0\ : STD_LOGIC;
  signal bitcount_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i__i_2__3_n_0\ : STD_LOGIC;
  signal \i__i_3__3_n_0\ : STD_LOGIC;
  signal \i__i_4__3_n_0\ : STD_LOGIC;
  signal \i__i_5__3_n_0\ : STD_LOGIC;
  signal \i__i_6__3_n_0\ : STD_LOGIC;
  signal \i__i_7__3_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal p_1_in : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal ser_rdy : STD_LOGIC;
  attribute RTL_KEEP of ser_rdy : signal is "yes";
  signal shift_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal \shift_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \shift_reg[36]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \tx_cnt[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \^tx_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_cnt_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \NLW_bitcount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bitcount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_cnt_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
begin
  tx_cnt_reg(31 downto 0) <= \^tx_cnt_reg\(31 downto 0);
\/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => next_state,
      I4 => D(0),
      I5 => ser_rdy,
      O => \/i__n_0\
    );
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[1]_i_1__3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => ser_rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state[1]_i_1__3_n_0\,
      Q => ser_rdy,
      R => ser_rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => ser_rdy,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => ser_rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => \/i__n_0\,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => ser_rst
    );
bitcount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bitcount0_carry_n_0,
      CO(2) => bitcount0_carry_n_1,
      CO(1) => bitcount0_carry_n_2,
      CO(0) => bitcount0_carry_n_3,
      CYINIT => bitcount(0),
      DI(3 downto 0) => bitcount(4 downto 1),
      O(3) => bitcount0_carry_n_4,
      O(2) => bitcount0_carry_n_5,
      O(1) => bitcount0_carry_n_6,
      O(0) => bitcount0_carry_n_7,
      S(3) => \bitcount0_carry_i_1__9_n_0\,
      S(2) => \bitcount0_carry_i_2__9_n_0\,
      S(1) => \bitcount0_carry_i_3__9_n_0\,
      S(0) => \bitcount0_carry_i_4__9_n_0\
    );
\bitcount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bitcount0_carry_n_0,
      CO(3) => \bitcount0_carry__0_n_0\,
      CO(2) => \bitcount0_carry__0_n_1\,
      CO(1) => \bitcount0_carry__0_n_2\,
      CO(0) => \bitcount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(8 downto 5),
      O(3) => \bitcount0_carry__0_n_4\,
      O(2) => \bitcount0_carry__0_n_5\,
      O(1) => \bitcount0_carry__0_n_6\,
      O(0) => \bitcount0_carry__0_n_7\,
      S(3) => \bitcount0_carry__0_i_1__9_n_0\,
      S(2) => \bitcount0_carry__0_i_2__9_n_0\,
      S(1) => \bitcount0_carry__0_i_3__9_n_0\,
      S(0) => \bitcount0_carry__0_i_4__9_n_0\
    );
\bitcount0_carry__0_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(8),
      O => \bitcount0_carry__0_i_1__9_n_0\
    );
\bitcount0_carry__0_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(7),
      O => \bitcount0_carry__0_i_2__9_n_0\
    );
\bitcount0_carry__0_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(6),
      O => \bitcount0_carry__0_i_3__9_n_0\
    );
\bitcount0_carry__0_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(5),
      O => \bitcount0_carry__0_i_4__9_n_0\
    );
\bitcount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__0_n_0\,
      CO(3) => \bitcount0_carry__1_n_0\,
      CO(2) => \bitcount0_carry__1_n_1\,
      CO(1) => \bitcount0_carry__1_n_2\,
      CO(0) => \bitcount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(12 downto 9),
      O(3) => \bitcount0_carry__1_n_4\,
      O(2) => \bitcount0_carry__1_n_5\,
      O(1) => \bitcount0_carry__1_n_6\,
      O(0) => \bitcount0_carry__1_n_7\,
      S(3) => \bitcount0_carry__1_i_1__9_n_0\,
      S(2) => \bitcount0_carry__1_i_2__9_n_0\,
      S(1) => \bitcount0_carry__1_i_3__9_n_0\,
      S(0) => \bitcount0_carry__1_i_4__9_n_0\
    );
\bitcount0_carry__1_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(12),
      O => \bitcount0_carry__1_i_1__9_n_0\
    );
\bitcount0_carry__1_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(11),
      O => \bitcount0_carry__1_i_2__9_n_0\
    );
\bitcount0_carry__1_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(10),
      O => \bitcount0_carry__1_i_3__9_n_0\
    );
\bitcount0_carry__1_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(9),
      O => \bitcount0_carry__1_i_4__9_n_0\
    );
\bitcount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__1_n_0\,
      CO(3) => \bitcount0_carry__2_n_0\,
      CO(2) => \bitcount0_carry__2_n_1\,
      CO(1) => \bitcount0_carry__2_n_2\,
      CO(0) => \bitcount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(16 downto 13),
      O(3) => \bitcount0_carry__2_n_4\,
      O(2) => \bitcount0_carry__2_n_5\,
      O(1) => \bitcount0_carry__2_n_6\,
      O(0) => \bitcount0_carry__2_n_7\,
      S(3) => \bitcount0_carry__2_i_1__9_n_0\,
      S(2) => \bitcount0_carry__2_i_2__9_n_0\,
      S(1) => \bitcount0_carry__2_i_3__9_n_0\,
      S(0) => \bitcount0_carry__2_i_4__9_n_0\
    );
\bitcount0_carry__2_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(16),
      O => \bitcount0_carry__2_i_1__9_n_0\
    );
\bitcount0_carry__2_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(15),
      O => \bitcount0_carry__2_i_2__9_n_0\
    );
\bitcount0_carry__2_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(14),
      O => \bitcount0_carry__2_i_3__9_n_0\
    );
\bitcount0_carry__2_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(13),
      O => \bitcount0_carry__2_i_4__9_n_0\
    );
\bitcount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__2_n_0\,
      CO(3) => \bitcount0_carry__3_n_0\,
      CO(2) => \bitcount0_carry__3_n_1\,
      CO(1) => \bitcount0_carry__3_n_2\,
      CO(0) => \bitcount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(20 downto 17),
      O(3) => \bitcount0_carry__3_n_4\,
      O(2) => \bitcount0_carry__3_n_5\,
      O(1) => \bitcount0_carry__3_n_6\,
      O(0) => \bitcount0_carry__3_n_7\,
      S(3) => \bitcount0_carry__3_i_1__9_n_0\,
      S(2) => \bitcount0_carry__3_i_2__9_n_0\,
      S(1) => \bitcount0_carry__3_i_3__9_n_0\,
      S(0) => \bitcount0_carry__3_i_4__9_n_0\
    );
\bitcount0_carry__3_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(20),
      O => \bitcount0_carry__3_i_1__9_n_0\
    );
\bitcount0_carry__3_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(19),
      O => \bitcount0_carry__3_i_2__9_n_0\
    );
\bitcount0_carry__3_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(18),
      O => \bitcount0_carry__3_i_3__9_n_0\
    );
\bitcount0_carry__3_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(17),
      O => \bitcount0_carry__3_i_4__9_n_0\
    );
\bitcount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__3_n_0\,
      CO(3) => \bitcount0_carry__4_n_0\,
      CO(2) => \bitcount0_carry__4_n_1\,
      CO(1) => \bitcount0_carry__4_n_2\,
      CO(0) => \bitcount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(24 downto 21),
      O(3) => \bitcount0_carry__4_n_4\,
      O(2) => \bitcount0_carry__4_n_5\,
      O(1) => \bitcount0_carry__4_n_6\,
      O(0) => \bitcount0_carry__4_n_7\,
      S(3) => \bitcount0_carry__4_i_1__9_n_0\,
      S(2) => \bitcount0_carry__4_i_2__9_n_0\,
      S(1) => \bitcount0_carry__4_i_3__9_n_0\,
      S(0) => \bitcount0_carry__4_i_4__9_n_0\
    );
\bitcount0_carry__4_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(24),
      O => \bitcount0_carry__4_i_1__9_n_0\
    );
\bitcount0_carry__4_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(23),
      O => \bitcount0_carry__4_i_2__9_n_0\
    );
\bitcount0_carry__4_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(22),
      O => \bitcount0_carry__4_i_3__9_n_0\
    );
\bitcount0_carry__4_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(21),
      O => \bitcount0_carry__4_i_4__9_n_0\
    );
\bitcount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__4_n_0\,
      CO(3) => \bitcount0_carry__5_n_0\,
      CO(2) => \bitcount0_carry__5_n_1\,
      CO(1) => \bitcount0_carry__5_n_2\,
      CO(0) => \bitcount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bitcount(28 downto 25),
      O(3) => \bitcount0_carry__5_n_4\,
      O(2) => \bitcount0_carry__5_n_5\,
      O(1) => \bitcount0_carry__5_n_6\,
      O(0) => \bitcount0_carry__5_n_7\,
      S(3) => \bitcount0_carry__5_i_1__9_n_0\,
      S(2) => \bitcount0_carry__5_i_2__9_n_0\,
      S(1) => \bitcount0_carry__5_i_3__9_n_0\,
      S(0) => \bitcount0_carry__5_i_4__9_n_0\
    );
\bitcount0_carry__5_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(28),
      O => \bitcount0_carry__5_i_1__9_n_0\
    );
\bitcount0_carry__5_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(27),
      O => \bitcount0_carry__5_i_2__9_n_0\
    );
\bitcount0_carry__5_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(26),
      O => \bitcount0_carry__5_i_3__9_n_0\
    );
\bitcount0_carry__5_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(25),
      O => \bitcount0_carry__5_i_4__9_n_0\
    );
\bitcount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bitcount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_bitcount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bitcount0_carry__6_n_2\,
      CO(0) => \bitcount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => bitcount(30 downto 29),
      O(3) => \NLW_bitcount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \bitcount0_carry__6_n_5\,
      O(1) => \bitcount0_carry__6_n_6\,
      O(0) => \bitcount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \bitcount0_carry__6_i_1__9_n_0\,
      S(1) => \bitcount0_carry__6_i_2__9_n_0\,
      S(0) => \bitcount0_carry__6_i_3__9_n_0\
    );
\bitcount0_carry__6_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(31),
      O => \bitcount0_carry__6_i_1__9_n_0\
    );
\bitcount0_carry__6_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(30),
      O => \bitcount0_carry__6_i_2__9_n_0\
    );
\bitcount0_carry__6_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(29),
      O => \bitcount0_carry__6_i_3__9_n_0\
    );
\bitcount0_carry_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(4),
      O => \bitcount0_carry_i_1__9_n_0\
    );
\bitcount0_carry_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(3),
      O => \bitcount0_carry_i_2__9_n_0\
    );
\bitcount0_carry_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(2),
      O => \bitcount0_carry_i_3__9_n_0\
    );
\bitcount0_carry_i_4__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(1),
      O => \bitcount0_carry_i_4__9_n_0\
    );
\bitcount[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount(0),
      O => \bitcount[0]_i_1__9_n_0\
    );
\bitcount[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_6\,
      O => bitcount_0(10)
    );
\bitcount[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_5\,
      O => bitcount_0(11)
    );
\bitcount[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_4\,
      O => bitcount_0(12)
    );
\bitcount[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_7\,
      O => bitcount_0(13)
    );
\bitcount[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_6\,
      O => bitcount_0(14)
    );
\bitcount[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_5\,
      O => bitcount_0(15)
    );
\bitcount[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__2_n_4\,
      O => bitcount_0(16)
    );
\bitcount[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_7\,
      O => bitcount_0(17)
    );
\bitcount[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_6\,
      O => bitcount_0(18)
    );
\bitcount[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_5\,
      O => bitcount_0(19)
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_7,
      O => bitcount_0(1)
    );
\bitcount[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__3_n_4\,
      O => bitcount_0(20)
    );
\bitcount[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_7\,
      O => bitcount_0(21)
    );
\bitcount[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_6\,
      O => bitcount_0(22)
    );
\bitcount[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_5\,
      O => bitcount_0(23)
    );
\bitcount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__4_n_4\,
      O => bitcount_0(24)
    );
\bitcount[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_7\,
      O => bitcount_0(25)
    );
\bitcount[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_6\,
      O => bitcount_0(26)
    );
\bitcount[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_5\,
      O => bitcount_0(27)
    );
\bitcount[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__5_n_4\,
      O => bitcount_0(28)
    );
\bitcount[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_7\,
      O => bitcount_0(29)
    );
\bitcount[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bitcount0_carry_n_6,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[2]_i_1__3_n_0\
    );
\bitcount[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_6\,
      O => bitcount_0(30)
    );
\bitcount[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__6_n_5\,
      O => bitcount_0(31)
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_5,
      O => bitcount_0(3)
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bitcount0_carry_n_4,
      O => bitcount_0(4)
    );
\bitcount[5]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bitcount0_carry__0_n_7\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \bitcount[5]_i_1__9_n_0\
    );
\bitcount[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_6\,
      O => bitcount_0(6)
    );
\bitcount[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_5\,
      O => bitcount_0(7)
    );
\bitcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__0_n_4\,
      O => bitcount_0(8)
    );
\bitcount[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \bitcount0_carry__1_n_7\,
      O => bitcount_0(9)
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => \bitcount[0]_i_1__9_n_0\,
      Q => bitcount(0)
    );
\bitcount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(10),
      Q => bitcount(10)
    );
\bitcount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(11),
      Q => bitcount(11)
    );
\bitcount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(12),
      Q => bitcount(12)
    );
\bitcount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(13),
      Q => bitcount(13)
    );
\bitcount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(14),
      Q => bitcount(14)
    );
\bitcount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(15),
      Q => bitcount(15)
    );
\bitcount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(16),
      Q => bitcount(16)
    );
\bitcount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(17),
      Q => bitcount(17)
    );
\bitcount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(18),
      Q => bitcount(18)
    );
\bitcount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(19),
      Q => bitcount(19)
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(1),
      Q => bitcount(1)
    );
\bitcount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(20),
      Q => bitcount(20)
    );
\bitcount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(21),
      Q => bitcount(21)
    );
\bitcount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(22),
      Q => bitcount(22)
    );
\bitcount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(23),
      Q => bitcount(23)
    );
\bitcount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(24),
      Q => bitcount(24)
    );
\bitcount_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(25),
      Q => bitcount(25)
    );
\bitcount_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(26),
      Q => bitcount(26)
    );
\bitcount_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(27),
      Q => bitcount(27)
    );
\bitcount_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(28),
      Q => bitcount(28)
    );
\bitcount_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(29),
      Q => bitcount(29)
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => \bitcount[2]_i_1__3_n_0\,
      Q => bitcount(2)
    );
\bitcount_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(30),
      Q => bitcount(30)
    );
\bitcount_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(31),
      Q => bitcount(31)
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(3),
      Q => bitcount(3)
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(4),
      Q => bitcount(4)
    );
\bitcount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => \bitcount[5]_i_1__9_n_0\,
      Q => bitcount(5)
    );
\bitcount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(6),
      Q => bitcount(6)
    );
\bitcount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(7),
      Q => bitcount(7)
    );
\bitcount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(8),
      Q => bitcount(8)
    );
\bitcount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => bitcount_0(9),
      Q => bitcount(9)
    );
\genblk5_0.fifo_36_bl.fifo_36_bl_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_rdy,
      I1 => D(0),
      O => \status_reg_reg[0]\
    );
\i__i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i__i_2__3_n_0\,
      I1 => \i__i_3__3_n_0\,
      I2 => \i__i_4__3_n_0\,
      I3 => \i__i_5__3_n_0\,
      I4 => \i__i_6__3_n_0\,
      I5 => \i__i_7__3_n_0\,
      O => next_state
    );
\i__i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount(0),
      I1 => bitcount(1),
      O => \i__i_2__3_n_0\
    );
\i__i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(4),
      I1 => bitcount(5),
      I2 => bitcount(2),
      I3 => bitcount(3),
      I4 => bitcount(7),
      I5 => bitcount(6),
      O => \i__i_3__3_n_0\
    );
\i__i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(10),
      I1 => bitcount(11),
      I2 => bitcount(8),
      I3 => bitcount(9),
      I4 => bitcount(13),
      I5 => bitcount(12),
      O => \i__i_4__3_n_0\
    );
\i__i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(16),
      I1 => bitcount(17),
      I2 => bitcount(14),
      I3 => bitcount(15),
      I4 => bitcount(19),
      I5 => bitcount(18),
      O => \i__i_5__3_n_0\
    );
\i__i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(22),
      I1 => bitcount(23),
      I2 => bitcount(20),
      I3 => bitcount(21),
      I4 => bitcount(25),
      I5 => bitcount(24),
      O => \i__i_6__3_n_0\
    );
\i__i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bitcount(28),
      I1 => bitcount(29),
      I2 => bitcount(26),
      I3 => bitcount(27),
      I4 => bitcount(31),
      I5 => bitcount(30),
      O => \i__i_7__3_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(10),
      O => shift_reg(10)
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(11),
      O => shift_reg(11)
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(12),
      O => shift_reg(12)
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(13),
      O => shift_reg(13)
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(14),
      O => shift_reg(14)
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(15),
      O => shift_reg(15)
    );
\shift_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(16),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(16),
      O => shift_reg(16)
    );
\shift_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(17),
      O => shift_reg(17)
    );
\shift_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(18),
      O => shift_reg(18)
    );
\shift_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(19),
      O => shift_reg(19)
    );
\shift_reg[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \shift_reg[1]_i_2_n_0\,
      I1 => \shift_reg[1]_i_3_n_0\,
      I2 => \shift_reg[1]_i_4_n_0\,
      I3 => \shift_reg[1]_i_5_n_0\,
      I4 => \shift_reg[1]_i_6_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[1]_i_1__3_n_0\
    );
\shift_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_0_in(18),
      I2 => p_0_in(22),
      I3 => p_0_in(23),
      I4 => p_0_in(20),
      I5 => p_0_in(21),
      O => \shift_reg[1]_i_2_n_0\
    );
\shift_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(24),
      I2 => p_0_in(28),
      I3 => p_0_in(29),
      I4 => p_0_in(26),
      I5 => p_0_in(27),
      O => \shift_reg[1]_i_3_n_0\
    );
\shift_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      I4 => p_0_in(9),
      I5 => p_0_in(8),
      O => \shift_reg[1]_i_4_n_0\
    );
\shift_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(17),
      I3 => p_0_in(16),
      I4 => p_0_in(15),
      I5 => p_0_in(14),
      O => \shift_reg[1]_i_5_n_0\
    );
\shift_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => \shift_reg[1]_i_7_n_0\,
      O => \shift_reg[1]_i_6_n_0\
    );
\shift_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in(31),
      I1 => p_0_in(30),
      I2 => p_0_in(34),
      I3 => p_0_in(35),
      I4 => p_0_in(32),
      I5 => p_0_in(33),
      O => \shift_reg[1]_i_7_n_0\
    );
\shift_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(20),
      O => shift_reg(20)
    );
\shift_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(21),
      O => shift_reg(21)
    );
\shift_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(22),
      O => shift_reg(22)
    );
\shift_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(23),
      O => shift_reg(23)
    );
\shift_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(24),
      O => shift_reg(24)
    );
\shift_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(25),
      O => shift_reg(25)
    );
\shift_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(26),
      O => shift_reg(26)
    );
\shift_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(27),
      O => shift_reg(27)
    );
\shift_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(28),
      O => shift_reg(28)
    );
\shift_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(29),
      O => shift_reg(29)
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(2),
      O => shift_reg(2)
    );
\shift_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(30),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(30),
      O => shift_reg(30)
    );
\shift_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(31),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(31),
      O => shift_reg(31)
    );
\shift_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(32),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(32),
      O => shift_reg(32)
    );
\shift_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(33),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(33),
      O => shift_reg(33)
    );
\shift_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(34),
      O => shift_reg(34)
    );
\shift_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(35),
      O => shift_reg(35)
    );
\shift_reg[36]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \shift_reg[36]_i_1__3_n_0\
    );
\shift_reg[36]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \shift_reg[36]_i_2__3_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(3),
      O => shift_reg(3)
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(4),
      O => shift_reg(4)
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(5),
      O => shift_reg(5)
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(6),
      O => shift_reg(6)
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(7),
      O => shift_reg(7)
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(8),
      O => shift_reg(8)
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => p_0_in(9),
      O => shift_reg(9)
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(10),
      Q => p_1_in(11)
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(11),
      Q => p_1_in(12)
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(12),
      Q => p_1_in(13)
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(13),
      Q => p_1_in(14)
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(14),
      Q => p_1_in(15)
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(15),
      Q => p_1_in(16)
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(16),
      Q => p_1_in(17)
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(17),
      Q => p_1_in(18)
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(18),
      Q => p_1_in(19)
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(19),
      Q => p_1_in(20)
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => \shift_reg[1]_i_1__3_n_0\,
      Q => p_1_in(2)
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(20),
      Q => p_1_in(21)
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(21),
      Q => p_1_in(22)
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(22),
      Q => p_1_in(23)
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(23),
      Q => p_1_in(24)
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(24),
      Q => p_1_in(25)
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(25),
      Q => p_1_in(26)
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(26),
      Q => p_1_in(27)
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(27),
      Q => p_1_in(28)
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(28),
      Q => p_1_in(29)
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(29),
      Q => p_1_in(30)
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(2),
      Q => p_1_in(3)
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(30),
      Q => p_1_in(31)
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(31),
      Q => p_1_in(32)
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(32),
      Q => p_1_in(33)
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(33),
      Q => p_1_in(34)
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(34),
      Q => p_1_in(35)
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(35),
      Q => p_1_in(36)
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => \shift_reg[36]_i_2__3_n_0\,
      Q => cmd_nxt(0)
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(3),
      Q => p_1_in(4)
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(4),
      Q => p_1_in(5)
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(5),
      Q => p_1_in(6)
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(6),
      Q => p_1_in(7)
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(7),
      Q => p_1_in(8)
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(8),
      Q => p_1_in(9)
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \shift_reg[36]_i_1__3_n_0\,
      CLR => ser_rst,
      D => shift_reg(9),
      Q => p_1_in(10)
    );
\tx_cnt[0]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(3),
      O => \tx_cnt[0]_i_2__3_n_0\
    );
\tx_cnt[0]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(2),
      O => \tx_cnt[0]_i_3__3_n_0\
    );
\tx_cnt[0]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(1),
      O => \tx_cnt[0]_i_4__3_n_0\
    );
\tx_cnt[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_cnt_reg\(0),
      O => \tx_cnt[0]_i_5__3_n_0\
    );
\tx_cnt[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(15),
      O => \tx_cnt[12]_i_2__3_n_0\
    );
\tx_cnt[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(14),
      O => \tx_cnt[12]_i_3__3_n_0\
    );
\tx_cnt[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(13),
      O => \tx_cnt[12]_i_4__3_n_0\
    );
\tx_cnt[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(12),
      O => \tx_cnt[12]_i_5__3_n_0\
    );
\tx_cnt[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(19),
      O => \tx_cnt[16]_i_2__3_n_0\
    );
\tx_cnt[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(18),
      O => \tx_cnt[16]_i_3__3_n_0\
    );
\tx_cnt[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(17),
      O => \tx_cnt[16]_i_4__3_n_0\
    );
\tx_cnt[16]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(16),
      O => \tx_cnt[16]_i_5__3_n_0\
    );
\tx_cnt[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(23),
      O => \tx_cnt[20]_i_2__3_n_0\
    );
\tx_cnt[20]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(22),
      O => \tx_cnt[20]_i_3__3_n_0\
    );
\tx_cnt[20]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(21),
      O => \tx_cnt[20]_i_4__3_n_0\
    );
\tx_cnt[20]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(20),
      O => \tx_cnt[20]_i_5__3_n_0\
    );
\tx_cnt[24]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(27),
      O => \tx_cnt[24]_i_2__3_n_0\
    );
\tx_cnt[24]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(26),
      O => \tx_cnt[24]_i_3__3_n_0\
    );
\tx_cnt[24]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(25),
      O => \tx_cnt[24]_i_4__3_n_0\
    );
\tx_cnt[24]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(24),
      O => \tx_cnt[24]_i_5__3_n_0\
    );
\tx_cnt[28]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(31),
      O => \tx_cnt[28]_i_2__3_n_0\
    );
\tx_cnt[28]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(30),
      O => \tx_cnt[28]_i_3__3_n_0\
    );
\tx_cnt[28]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(29),
      O => \tx_cnt[28]_i_4__3_n_0\
    );
\tx_cnt[28]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(28),
      O => \tx_cnt[28]_i_5__3_n_0\
    );
\tx_cnt[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(7),
      O => \tx_cnt[4]_i_2__3_n_0\
    );
\tx_cnt[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(6),
      O => \tx_cnt[4]_i_3__3_n_0\
    );
\tx_cnt[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(5),
      O => \tx_cnt[4]_i_4__3_n_0\
    );
\tx_cnt[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(4),
      O => \tx_cnt[4]_i_5__3_n_0\
    );
\tx_cnt[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(11),
      O => \tx_cnt[8]_i_2__3_n_0\
    );
\tx_cnt[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(10),
      O => \tx_cnt[8]_i_3__3_n_0\
    );
\tx_cnt[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(9),
      O => \tx_cnt[8]_i_4__3_n_0\
    );
\tx_cnt[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_cnt_reg\(8),
      O => \tx_cnt[8]_i_5__3_n_0\
    );
\tx_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(0)
    );
\tx_cnt_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_cnt_reg[0]_i_1__3_n_0\,
      CO(2) => \tx_cnt_reg[0]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[0]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tx_cnt_reg[0]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[0]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[0]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[0]_i_1__3_n_7\,
      S(3) => \tx_cnt[0]_i_2__3_n_0\,
      S(2) => \tx_cnt[0]_i_3__3_n_0\,
      S(1) => \tx_cnt[0]_i_4__3_n_0\,
      S(0) => \tx_cnt[0]_i_5__3_n_0\
    );
\tx_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(10)
    );
\tx_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(11)
    );
\tx_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(12)
    );
\tx_cnt_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[8]_i_1__3_n_0\,
      CO(3) => \tx_cnt_reg[12]_i_1__3_n_0\,
      CO(2) => \tx_cnt_reg[12]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[12]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[12]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[12]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[12]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[12]_i_1__3_n_7\,
      S(3) => \tx_cnt[12]_i_2__3_n_0\,
      S(2) => \tx_cnt[12]_i_3__3_n_0\,
      S(1) => \tx_cnt[12]_i_4__3_n_0\,
      S(0) => \tx_cnt[12]_i_5__3_n_0\
    );
\tx_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(13)
    );
\tx_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(14)
    );
\tx_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[12]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(15)
    );
\tx_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(16)
    );
\tx_cnt_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[12]_i_1__3_n_0\,
      CO(3) => \tx_cnt_reg[16]_i_1__3_n_0\,
      CO(2) => \tx_cnt_reg[16]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[16]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[16]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[16]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[16]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[16]_i_1__3_n_7\,
      S(3) => \tx_cnt[16]_i_2__3_n_0\,
      S(2) => \tx_cnt[16]_i_3__3_n_0\,
      S(1) => \tx_cnt[16]_i_4__3_n_0\,
      S(0) => \tx_cnt[16]_i_5__3_n_0\
    );
\tx_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(17)
    );
\tx_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(18)
    );
\tx_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[16]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(19)
    );
\tx_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(1)
    );
\tx_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(20)
    );
\tx_cnt_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[16]_i_1__3_n_0\,
      CO(3) => \tx_cnt_reg[20]_i_1__3_n_0\,
      CO(2) => \tx_cnt_reg[20]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[20]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[20]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[20]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[20]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[20]_i_1__3_n_7\,
      S(3) => \tx_cnt[20]_i_2__3_n_0\,
      S(2) => \tx_cnt[20]_i_3__3_n_0\,
      S(1) => \tx_cnt[20]_i_4__3_n_0\,
      S(0) => \tx_cnt[20]_i_5__3_n_0\
    );
\tx_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(21)
    );
\tx_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(22)
    );
\tx_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[20]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(23)
    );
\tx_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(24)
    );
\tx_cnt_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[20]_i_1__3_n_0\,
      CO(3) => \tx_cnt_reg[24]_i_1__3_n_0\,
      CO(2) => \tx_cnt_reg[24]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[24]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[24]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[24]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[24]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[24]_i_1__3_n_7\,
      S(3) => \tx_cnt[24]_i_2__3_n_0\,
      S(2) => \tx_cnt[24]_i_3__3_n_0\,
      S(1) => \tx_cnt[24]_i_4__3_n_0\,
      S(0) => \tx_cnt[24]_i_5__3_n_0\
    );
\tx_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(25)
    );
\tx_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(26)
    );
\tx_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[24]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(27)
    );
\tx_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(28)
    );
\tx_cnt_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[24]_i_1__3_n_0\,
      CO(3) => \NLW_tx_cnt_reg[28]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \tx_cnt_reg[28]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[28]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[28]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[28]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[28]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[28]_i_1__3_n_7\,
      S(3) => \tx_cnt[28]_i_2__3_n_0\,
      S(2) => \tx_cnt[28]_i_3__3_n_0\,
      S(1) => \tx_cnt[28]_i_4__3_n_0\,
      S(0) => \tx_cnt[28]_i_5__3_n_0\
    );
\tx_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(29)
    );
\tx_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(2)
    );
\tx_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(30)
    );
\tx_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[28]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(31)
    );
\tx_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[0]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(3)
    );
\tx_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(4)
    );
\tx_cnt_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[0]_i_1__3_n_0\,
      CO(3) => \tx_cnt_reg[4]_i_1__3_n_0\,
      CO(2) => \tx_cnt_reg[4]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[4]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[4]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[4]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[4]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[4]_i_1__3_n_7\,
      S(3) => \tx_cnt[4]_i_2__3_n_0\,
      S(2) => \tx_cnt[4]_i_3__3_n_0\,
      S(1) => \tx_cnt[4]_i_4__3_n_0\,
      S(0) => \tx_cnt[4]_i_5__3_n_0\
    );
\tx_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(5)
    );
\tx_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__3_n_5\,
      Q => \^tx_cnt_reg\(6)
    );
\tx_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[4]_i_1__3_n_4\,
      Q => \^tx_cnt_reg\(7)
    );
\tx_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__3_n_7\,
      Q => \^tx_cnt_reg\(8)
    );
\tx_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[4]_i_1__3_n_0\,
      CO(3) => \tx_cnt_reg[8]_i_1__3_n_0\,
      CO(2) => \tx_cnt_reg[8]_i_1__3_n_1\,
      CO(1) => \tx_cnt_reg[8]_i_1__3_n_2\,
      CO(0) => \tx_cnt_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tx_cnt_reg[8]_i_1__3_n_4\,
      O(2) => \tx_cnt_reg[8]_i_1__3_n_5\,
      O(1) => \tx_cnt_reg[8]_i_1__3_n_6\,
      O(0) => \tx_cnt_reg[8]_i_1__3_n_7\,
      S(3) => \tx_cnt[8]_i_2__3_n_0\,
      S(2) => \tx_cnt[8]_i_3__3_n_0\,
      S(1) => \tx_cnt[8]_i_4__3_n_0\,
      S(0) => \tx_cnt[8]_i_5__3_n_0\
    );
\tx_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => \FSM_onehot_state_reg_n_0_[2]\,
      CLR => ser_rst,
      D => \tx_cnt_reg[8]_i_1__3_n_6\,
      Q => \^tx_cnt_reg\(9)
    );
\z1_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(0),
      Q => p_0_in(2)
    );
\z1_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(10),
      Q => p_0_in(12)
    );
\z1_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(11),
      Q => p_0_in(13)
    );
\z1_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(12),
      Q => p_0_in(14)
    );
\z1_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(13),
      Q => p_0_in(15)
    );
\z1_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(14),
      Q => p_0_in(16)
    );
\z1_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(15),
      Q => p_0_in(17)
    );
\z1_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(16),
      Q => p_0_in(18)
    );
\z1_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(17),
      Q => p_0_in(19)
    );
\z1_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(18),
      Q => p_0_in(20)
    );
\z1_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(19),
      Q => p_0_in(21)
    );
\z1_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(1),
      Q => p_0_in(3)
    );
\z1_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(20),
      Q => p_0_in(22)
    );
\z1_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(21),
      Q => p_0_in(23)
    );
\z1_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(22),
      Q => p_0_in(24)
    );
\z1_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(23),
      Q => p_0_in(25)
    );
\z1_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(24),
      Q => p_0_in(26)
    );
\z1_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(25),
      Q => p_0_in(27)
    );
\z1_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(26),
      Q => p_0_in(28)
    );
\z1_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(27),
      Q => p_0_in(29)
    );
\z1_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(28),
      Q => p_0_in(30)
    );
\z1_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(29),
      Q => p_0_in(31)
    );
\z1_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(2),
      Q => p_0_in(4)
    );
\z1_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(30),
      Q => p_0_in(32)
    );
\z1_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(31),
      Q => p_0_in(33)
    );
\z1_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(32),
      Q => p_0_in(34)
    );
\z1_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(33),
      Q => p_0_in(35)
    );
\z1_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(3),
      Q => p_0_in(5)
    );
\z1_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(4),
      Q => p_0_in(6)
    );
\z1_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(5),
      Q => p_0_in(7)
    );
\z1_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(6),
      Q => p_0_in(8)
    );
\z1_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(7),
      Q => p_0_in(9)
    );
\z1_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(8),
      Q => p_0_in(10)
    );
\z1_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => ser_clk,
      CE => '1',
      CLR => ser_rst,
      D => ser_rst_reg(9),
      Q => p_0_in(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \status_reg_reg[2]\ : out STD_LOGIC;
    \sector_rd_data[5]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_6
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => D(1 downto 0),
      DO(27 downto 0) => DO(27 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg[2]\,
      \dout_reg[33]\(33 downto 0) => \dout_reg[33]\(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_sector_addr_reg[2]\(2 downto 0) => \rd_sector_addr_reg[2]\(2 downto 0),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[5]__0\(3 downto 0) => \sector_rd_data[5]__0\(3 downto 0),
      \status_reg_reg[2]\ => \status_reg_reg[2]\,
      \status_reg_reg[3]\(3 downto 0) => \status_reg_reg[3]\(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => \stopbit_fail_cnt_reg[0]\,
      \stopbit_fail_cnt_reg[1]\ => \stopbit_fail_cnt_reg[1]\,
      \stopbit_fail_cnt_reg[2]\ => \stopbit_fail_cnt_reg[2]\,
      \stopbit_fail_cnt_reg[3]\ => \stopbit_fail_cnt_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_10 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_10;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_10 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_11
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(31 downto 0) => Q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => \z1_data_reg[33]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \sector_rd_data[3]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_14 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_14;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_14 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_18
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => D(1 downto 0),
      DO(27 downto 0) => DO(27 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg[2]\,
      \dout_reg[33]\(33 downto 0) => \dout_reg[33]\(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[1]\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[3]__0\(3 downto 0) => \sector_rd_data[3]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => \status_reg_reg[3]\(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => \stopbit_fail_cnt_reg[0]\,
      \stopbit_fail_cnt_reg[1]\ => \stopbit_fail_cnt_reg[1]\,
      \stopbit_fail_cnt_reg[2]\ => \stopbit_fail_cnt_reg[2]\,
      \stopbit_fail_cnt_reg[3]\ => \stopbit_fail_cnt_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_16 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_16;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_16 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_17
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(31 downto 0) => Q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => \z1_data_reg[33]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    \sector_rd_data[3]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_20 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_20;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_20 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_24
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => D(1 downto 0),
      DO(27 downto 0) => DO(27 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg[2]\,
      \dout_reg[33]\(33 downto 0) => \dout_reg[33]\(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_data_reg[0]\ => \rd_data_reg[0]\,
      \rd_data_reg[1]\ => \rd_data_reg[1]\,
      \rd_data_reg[2]\ => \rd_data_reg[2]\,
      \rd_data_reg[3]\ => \rd_data_reg[3]\,
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[1]\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[3]__0\(3 downto 0) => \sector_rd_data[3]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => \status_reg_reg[3]\(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => \stopbit_fail_cnt_reg[0]\,
      \stopbit_fail_cnt_reg[1]\ => \stopbit_fail_cnt_reg[1]\,
      \stopbit_fail_cnt_reg[2]\ => \stopbit_fail_cnt_reg[2]\,
      \stopbit_fail_cnt_reg[3]\ => \stopbit_fail_cnt_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_22 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_22;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_22 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_23
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(31 downto 0) => Q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => \z1_data_reg[33]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \sector_rd_data[1]__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_26 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_26;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_26 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_30
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => D(1 downto 0),
      DO(27 downto 0) => DO(27 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg[2]\,
      \dout_reg[33]\(33 downto 0) => \dout_reg[33]\(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[1]\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[1]__0\(3 downto 0) => \sector_rd_data[1]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => \status_reg_reg[3]\(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => \stopbit_fail_cnt_reg[0]\,
      \stopbit_fail_cnt_reg[1]\ => \stopbit_fail_cnt_reg[1]\,
      \stopbit_fail_cnt_reg[2]\ => \stopbit_fail_cnt_reg[2]\,
      \stopbit_fail_cnt_reg[3]\ => \stopbit_fail_cnt_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_28 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_28;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_28 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_29
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(31 downto 0) => Q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => \z1_data_reg[33]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    \sector_rd_data[1]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_32 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_32;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_32 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_36
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => D(1 downto 0),
      DO(27 downto 0) => DO(27 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg[2]\,
      \dout_reg[33]\(33 downto 0) => \dout_reg[33]\(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_data_reg[0]\ => \rd_data_reg[0]\,
      \rd_data_reg[1]\ => \rd_data_reg[1]\,
      \rd_data_reg[2]\ => \rd_data_reg[2]\,
      \rd_data_reg[3]\ => \rd_data_reg[3]\,
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[1]\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[1]__0\(3 downto 0) => \sector_rd_data[1]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => \status_reg_reg[3]\(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => \stopbit_fail_cnt_reg[0]\,
      \stopbit_fail_cnt_reg[1]\ => \stopbit_fail_cnt_reg[1]\,
      \stopbit_fail_cnt_reg[2]\ => \stopbit_fail_cnt_reg[2]\,
      \stopbit_fail_cnt_reg[3]\ => \stopbit_fail_cnt_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_34 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_34;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_34 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_35
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(31 downto 0) => Q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => \z1_data_reg[33]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z1_data_reg[33]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ser_clk : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    ser_rst : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    tx_wr_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_5 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_5;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_5 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(31 downto 0) => Q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => \z1_data_reg[33]\(33 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_fifo_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rd_data_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_fifo_wr : in STD_LOGIC;
    \dout_reg[33]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \rd_sector_sel_reg[0]\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_0\ : in STD_LOGIC;
    timer_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_sel_reg[0]_1\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_2\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_3\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_4\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_5\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_6\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    \rd_sector_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sector_rd_data[5]__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \status_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_reg_reg[0]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[1]\ : in STD_LOGIC;
    \ctrl_reg_reg[1]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[2]\ : in STD_LOGIC;
    \ctrl_reg_reg[2]\ : in STD_LOGIC;
    \stopbit_fail_cnt_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_fifo_8 : entity is "fifo";
end block_design_pfs_daughtercard_0_0_fifo_8;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_fifo_8 is
begin
FIFO_DUALCLOCK_MACRO_inst: entity work.block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_12
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => D(1 downto 0),
      DO(27 downto 0) => DO(27 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg[2]\,
      \dout_reg[33]\(33 downto 0) => \dout_reg[33]\(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_data_reg[3]\(3 downto 0) => \rd_data_reg[3]\(3 downto 0),
      \rd_sector_addr_reg[1]\(1 downto 0) => \rd_sector_addr_reg[1]\(1 downto 0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      \rd_sector_sel_reg[0]\ => \rd_sector_sel_reg[0]\,
      \rd_sector_sel_reg[0]_0\ => \rd_sector_sel_reg[0]_0\,
      \rd_sector_sel_reg[0]_1\ => \rd_sector_sel_reg[0]_1\,
      \rd_sector_sel_reg[0]_2\ => \rd_sector_sel_reg[0]_2\,
      \rd_sector_sel_reg[0]_3\ => \rd_sector_sel_reg[0]_3\,
      \rd_sector_sel_reg[0]_4\ => \rd_sector_sel_reg[0]_4\,
      \rd_sector_sel_reg[0]_5\ => \rd_sector_sel_reg[0]_5\,
      \rd_sector_sel_reg[0]_6\ => \rd_sector_sel_reg[0]_6\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[5]__0\(3 downto 0) => \sector_rd_data[5]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => \status_reg_reg[3]\(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => \stopbit_fail_cnt_reg[0]\,
      \stopbit_fail_cnt_reg[1]\ => \stopbit_fail_cnt_reg[1]\,
      \stopbit_fail_cnt_reg[2]\ => \stopbit_fail_cnt_reg[2]\,
      \stopbit_fail_cnt_reg[3]\ => \stopbit_fail_cnt_reg[3]\,
      timer_reg(3 downto 0) => timer_reg(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_pfs_sector is
  port (
    clk_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    psu_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \rd_data_reg[4]\ : out STD_LOGIC;
    \rd_data_reg[5]\ : out STD_LOGIC;
    \rd_data_reg[6]\ : out STD_LOGIC;
    \rd_data_reg[7]\ : out STD_LOGIC;
    \rd_data_reg[8]\ : out STD_LOGIC;
    \rd_data_reg[9]\ : out STD_LOGIC;
    \rd_data_reg[10]\ : out STD_LOGIC;
    \rd_data_reg[11]\ : out STD_LOGIC;
    \rd_data_reg[12]\ : out STD_LOGIC;
    \rd_data_reg[13]\ : out STD_LOGIC;
    \rd_data_reg[14]\ : out STD_LOGIC;
    \rd_data_reg[15]\ : out STD_LOGIC;
    \rd_data_reg[16]\ : out STD_LOGIC;
    \rd_data_reg[17]\ : out STD_LOGIC;
    \rd_data_reg[18]\ : out STD_LOGIC;
    \rd_data_reg[19]\ : out STD_LOGIC;
    \rd_data_reg[20]\ : out STD_LOGIC;
    \rd_data_reg[21]\ : out STD_LOGIC;
    \rd_data_reg[22]\ : out STD_LOGIC;
    \rd_data_reg[23]\ : out STD_LOGIC;
    \rd_data_reg[24]\ : out STD_LOGIC;
    \rd_data_reg[25]\ : out STD_LOGIC;
    \rd_data_reg[26]\ : out STD_LOGIC;
    \rd_data_reg[27]\ : out STD_LOGIC;
    \rd_data_reg[28]\ : out STD_LOGIC;
    \rd_data_reg[29]\ : out STD_LOGIC;
    \rd_data_reg[30]\ : out STD_LOGIC;
    \rd_data_reg[31]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_sector_addr_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    awready_reg : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \wr_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    \wr_sector_addr_reg[2]_1\ : in STD_LOGIC;
    \sector_rd_data[1]__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn_0 : in STD_LOGIC;
    \wr_sector_addr_reg[1]\ : in STD_LOGIC;
    \wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_pfs_sector : entity is "pfs_sector";
end block_design_pfs_daughtercard_0_0_pfs_sector;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_pfs_sector is
  signal counter_soft_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal counter_soft_rst0 : STD_LOGIC;
  signal \counter_soft_rst[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_5_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal deserializer_n_1 : STD_LOGIC;
  signal deserializer_n_2 : STD_LOGIC;
  signal deserializer_n_3 : STD_LOGIC;
  signal deserializer_n_4 : STD_LOGIC;
  signal deserializer_n_5 : STD_LOGIC;
  signal deserializer_n_6 : STD_LOGIC;
  signal rst_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_fifo_empty : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal rx_fifo_wr : STD_LOGIC;
  signal rx_fifo_wr_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ser_rst : STD_LOGIC;
  signal ser_rst_i_1_n_0 : STD_LOGIC;
  signal serializer_n_32 : STD_LOGIC;
  signal status_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_full : STD_LOGIC;
  signal tx_fifo_rd_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tx_fifo_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo_wr_data[31]_i_1_n_0\ : STD_LOGIC;
  signal tx_wr_rdy : STD_LOGIC;
  signal \tx_wr_rdy_i_1__4_n_0\ : STD_LOGIC;
  signal NLW_clk_nxt_buf_R_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_nxt_buf_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk_nxt_buf : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of clk_nxt_buf : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_soft_rst[2]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \counter_soft_rst[3]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_4__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ctrl_reg[2]_i_2__4\ : label is "soft_lutpair22";
begin
  rx_err(0) <= \^rx_err\(0);
clk_nxt_buf: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => ser_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_nxt(0),
      R => NLW_clk_nxt_buf_R_UNCONNECTED,
      S => NLW_clk_nxt_buf_S_UNCONNECTED
    );
\counter_soft_rst[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFFF"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\,
      I1 => Q(1),
      I2 => awready_reg,
      I3 => Q(2),
      I4 => Q(0),
      I5 => counter_soft_rst(0),
      O => \counter_soft_rst[0]_i_1__1_n_0\
    );
\counter_soft_rst[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(1),
      I2 => counter_soft_rst(0),
      O => \counter_soft_rst[1]_i_1__1_n_0\
    );
\counter_soft_rst[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(2),
      I2 => counter_soft_rst(0),
      I3 => counter_soft_rst(1),
      O => \counter_soft_rst[2]_i_1__1_n_0\
    );
\counter_soft_rst[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(1),
      O => \counter_soft_rst[3]_i_1__1_n_0\
    );
\counter_soft_rst[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(2),
      I5 => counter_soft_rst(3),
      O => \counter_soft_rst[4]_i_1__1_n_0\
    );
\counter_soft_rst[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => counter_soft_rst(5),
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(4),
      I3 => \counter_soft_rst[5]_i_3_n_0\,
      I4 => counter_soft_rst0,
      O => \counter_soft_rst[5]_i_1_n_0\
    );
\counter_soft_rst[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(5),
      I2 => \counter_soft_rst[5]_i_5_n_0\,
      I3 => counter_soft_rst(4),
      O => \counter_soft_rst[5]_i_2__1_n_0\
    );
\counter_soft_rst[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      O => \counter_soft_rst[5]_i_3_n_0\
    );
\counter_soft_rst[5]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => awready_reg,
      I3 => Q(1),
      I4 => \wr_sector_addr_reg[2]\,
      O => counter_soft_rst0
    );
\counter_soft_rst[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(3),
      O => \counter_soft_rst[5]_i_5_n_0\
    );
\counter_soft_rst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1_n_0\,
      D => \counter_soft_rst[0]_i_1__1_n_0\,
      Q => counter_soft_rst(0),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1_n_0\,
      D => \counter_soft_rst[1]_i_1__1_n_0\,
      Q => counter_soft_rst(1),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1_n_0\,
      D => \counter_soft_rst[2]_i_1__1_n_0\,
      Q => counter_soft_rst(2),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1_n_0\,
      D => \counter_soft_rst[3]_i_1__1_n_0\,
      Q => counter_soft_rst(3),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1_n_0\,
      D => \counter_soft_rst[4]_i_1__1_n_0\,
      Q => counter_soft_rst(4),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1_n_0\,
      D => \counter_soft_rst[5]_i_2__1_n_0\,
      Q => counter_soft_rst(5),
      R => s00_axi_aresetn_0
    );
\ctrl_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000AA00"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => \wr_sector_addr_reg[1]\,
      I2 => \wr_data_reg[31]\(0),
      I3 => s00_axi_aresetn,
      I4 => \ctrl_reg[0]_i_3_n_0\,
      I5 => \ctrl_reg[2]_i_2__4_n_0\,
      O => \ctrl_reg[0]_i_1_n_0\
    );
\ctrl_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => counter_soft_rst(0),
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(5),
      I4 => counter_soft_rst(3),
      I5 => counter_soft_rst(2),
      O => \ctrl_reg[0]_i_3_n_0\
    );
\ctrl_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(1),
      I1 => \ctrl_reg[2]_i_2__4_n_0\,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[1]\,
      O => \ctrl_reg[1]_i_1_n_0\
    );
\ctrl_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(2),
      I1 => \ctrl_reg[2]_i_2__4_n_0\,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[2]\,
      O => \ctrl_reg[2]_i_1_n_0\
    );
\ctrl_reg[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(1),
      I1 => awready_reg,
      I2 => Q(2),
      I3 => Q(0),
      O => \ctrl_reg[2]_i_2__4_n_0\
    );
\ctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[0]_i_1_n_0\,
      Q => \ctrl_reg_reg_n_0_[0]\,
      R => '0'
    );
\ctrl_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[1]_i_1_n_0\,
      Q => \ctrl_reg_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\ctrl_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[2]_i_1_n_0\,
      Q => \ctrl_reg_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
deserializer: entity work.block_design_pfs_daughtercard_0_0_deserialize_31
     port map (
      AR(0) => deserializer_n_1,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(27 downto 0) => tx_fifo_wr_data(31 downto 4),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      p_0_in(0) => p_0_in(0),
      rclk_nxt(0) => rclk_nxt(0),
      \rd_data_reg[0]\ => deserializer_n_3,
      \rd_data_reg[10]\ => \rd_data_reg[10]\,
      \rd_data_reg[11]\ => \rd_data_reg[11]\,
      \rd_data_reg[12]\ => \rd_data_reg[12]\,
      \rd_data_reg[13]\ => \rd_data_reg[13]\,
      \rd_data_reg[14]\ => \rd_data_reg[14]\,
      \rd_data_reg[15]\ => \rd_data_reg[15]\,
      \rd_data_reg[16]\ => \rd_data_reg[16]\,
      \rd_data_reg[17]\ => \rd_data_reg[17]\,
      \rd_data_reg[18]\ => \rd_data_reg[18]\,
      \rd_data_reg[19]\ => \rd_data_reg[19]\,
      \rd_data_reg[1]\ => deserializer_n_4,
      \rd_data_reg[20]\ => \rd_data_reg[20]\,
      \rd_data_reg[21]\ => \rd_data_reg[21]\,
      \rd_data_reg[22]\ => \rd_data_reg[22]\,
      \rd_data_reg[23]\ => \rd_data_reg[23]\,
      \rd_data_reg[24]\ => \rd_data_reg[24]\,
      \rd_data_reg[25]\ => \rd_data_reg[25]\,
      \rd_data_reg[26]\ => \rd_data_reg[26]\,
      \rd_data_reg[27]\ => \rd_data_reg[27]\,
      \rd_data_reg[28]\ => \rd_data_reg[28]\,
      \rd_data_reg[29]\ => \rd_data_reg[29]\,
      \rd_data_reg[2]\ => deserializer_n_5,
      \rd_data_reg[30]\ => \rd_data_reg[30]\,
      \rd_data_reg[31]\ => \rd_data_reg[31]\,
      \rd_data_reg[3]\ => deserializer_n_6,
      \rd_data_reg[4]\ => \rd_data_reg[4]\,
      \rd_data_reg[5]\ => \rd_data_reg[5]\,
      \rd_data_reg[6]\ => \rd_data_reg[6]\,
      \rd_data_reg[7]\ => \rd_data_reg[7]\,
      \rd_data_reg[8]\ => \rd_data_reg[8]\,
      \rd_data_reg[9]\ => \rd_data_reg[9]\,
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0\,
      \rd_sector_addr_reg[2]\(1 downto 0) => \rd_sector_addr_reg[2]_0\(1 downto 0),
      resp_nxt(0) => resp_nxt(0),
      rx_err(0) => \^rx_err\(0),
      rx_err_reg => deserializer_n_2,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sector_rd_data[1]__0\(27 downto 0) => \sector_rd_data[1]__0\(31 downto 4),
      \status_reg_reg[2]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\psu_en[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[1]\,
      O => psu_en(0)
    );
\rst_nxt[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      O => rst_nxt(0)
    );
\rst_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ctrl_reg_reg_n_0_[0]\,
      Q => rst_pipe(0),
      S => s00_axi_aresetn_0
    );
\rst_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(0),
      Q => rst_pipe(1),
      R => '0'
    );
\rst_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(1),
      Q => rst_pipe(2),
      R => '0'
    );
rx_err_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => deserializer_n_2,
      Q => \^rx_err\(0),
      R => '0'
    );
rx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_32
     port map (
      AR(0) => deserializer_n_1,
      D(1) => rx_fifo_full,
      D(0) => rx_fifo_empty,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(3 downto 0) => tx_fifo_wr_data(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg_n_0_[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg_n_0_[2]\,
      \dout_reg[33]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_data_reg[0]\ => \rd_data_reg[0]\,
      \rd_data_reg[1]\ => \rd_data_reg[1]\,
      \rd_data_reg[2]\ => \rd_data_reg[2]\,
      \rd_data_reg[3]\ => \rd_data_reg[3]\,
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[2]_0\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[1]__0\(3 downto 0) => \sector_rd_data[1]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => status_reg(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => deserializer_n_3,
      \stopbit_fail_cnt_reg[1]\ => deserializer_n_4,
      \stopbit_fail_cnt_reg[2]\ => deserializer_n_5,
      \stopbit_fail_cnt_reg[3]\ => deserializer_n_6
    );
ser_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_pipe(2),
      I1 => rst_pipe(1),
      O => ser_rst_i_1_n_0
    );
ser_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => ser_rst_i_1_n_0,
      Q => ser_rst,
      R => '0'
    );
serializer: entity work.block_design_pfs_daughtercard_0_0_serialize_33
     port map (
      D(0) => tx_fifo_empty,
      cmd_nxt(0) => cmd_nxt(0),
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      ser_rst_reg(33 downto 0) => tx_fifo_rd_data(33 downto 0),
      \status_reg_reg[0]\ => serializer_n_32,
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_empty,
      Q => status_reg(0),
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_full,
      Q => status_reg(1),
      R => '0'
    );
\status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_empty,
      Q => status_reg(2),
      R => '0'
    );
\status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_full,
      Q => status_reg(3),
      R => '0'
    );
tx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_34
     port map (
      D(1) => tx_fifo_full,
      D(0) => tx_fifo_empty,
      \FSM_onehot_state_reg[1]\ => serializer_n_32,
      Q(31 downto 0) => tx_fifo_wr_data(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => tx_fifo_rd_data(33 downto 0)
    );
\tx_fifo_wr_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]_0\(1),
      I1 => Q(1),
      I2 => awready_reg,
      I3 => Q(2),
      I4 => Q(0),
      I5 => \wr_sector_addr_reg[2]_1\,
      O => \tx_fifo_wr_data[31]_i_1_n_0\
    );
\tx_fifo_wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(0),
      Q => tx_fifo_wr_data(0),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(10),
      Q => tx_fifo_wr_data(10),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(11),
      Q => tx_fifo_wr_data(11),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(12),
      Q => tx_fifo_wr_data(12),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(13),
      Q => tx_fifo_wr_data(13),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(14),
      Q => tx_fifo_wr_data(14),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(15),
      Q => tx_fifo_wr_data(15),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(16),
      Q => tx_fifo_wr_data(16),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(17),
      Q => tx_fifo_wr_data(17),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(18),
      Q => tx_fifo_wr_data(18),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(19),
      Q => tx_fifo_wr_data(19),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(1),
      Q => tx_fifo_wr_data(1),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(20),
      Q => tx_fifo_wr_data(20),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(21),
      Q => tx_fifo_wr_data(21),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(22),
      Q => tx_fifo_wr_data(22),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(23),
      Q => tx_fifo_wr_data(23),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(24),
      Q => tx_fifo_wr_data(24),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(25),
      Q => tx_fifo_wr_data(25),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(26),
      Q => tx_fifo_wr_data(26),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(27),
      Q => tx_fifo_wr_data(27),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(28),
      Q => tx_fifo_wr_data(28),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(29),
      Q => tx_fifo_wr_data(29),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(2),
      Q => tx_fifo_wr_data(2),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(30),
      Q => tx_fifo_wr_data(30),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(31),
      Q => tx_fifo_wr_data(31),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(3),
      Q => tx_fifo_wr_data(3),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(4),
      Q => tx_fifo_wr_data(4),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(5),
      Q => tx_fifo_wr_data(5),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(6),
      Q => tx_fifo_wr_data(6),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(7),
      Q => tx_fifo_wr_data(7),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(8),
      Q => tx_fifo_wr_data(8),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1_n_0\,
      D => \wr_data_reg[31]\(9),
      Q => tx_fifo_wr_data(9),
      R => s00_axi_aresetn_0
    );
\tx_wr_rdy_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => s00_axi_aresetn,
      I2 => \wr_sector_addr_reg[2]_0\(1),
      I3 => \ctrl_reg[2]_i_2__4_n_0\,
      I4 => \wr_sector_addr_reg[2]_0\(0),
      I5 => \wr_sector_addr_reg[2]_0\(2),
      O => \tx_wr_rdy_i_1__4_n_0\
    );
tx_wr_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \tx_wr_rdy_i_1__4_n_0\,
      Q => tx_wr_rdy,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_pfs_sector_0 is
  port (
    clk_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    psu_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sector_rd_data[1]__0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_sector_addr_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    awready_reg : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \wr_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep__0\ : in STD_LOGIC;
    \wr_sector_addr_reg[2]_1\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn_0 : in STD_LOGIC;
    \wr_sector_addr_reg[1]\ : in STD_LOGIC;
    \wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_pfs_sector_0 : entity is "pfs_sector";
end block_design_pfs_daughtercard_0_0_pfs_sector_0;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_pfs_sector_0 is
  signal counter_soft_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal counter_soft_rst0 : STD_LOGIC;
  signal \counter_soft_rst[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ctrl_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal deserializer_n_1 : STD_LOGIC;
  signal deserializer_n_2 : STD_LOGIC;
  signal deserializer_n_3 : STD_LOGIC;
  signal deserializer_n_4 : STD_LOGIC;
  signal deserializer_n_5 : STD_LOGIC;
  signal deserializer_n_6 : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal rst_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_fifo_empty : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal rx_fifo_wr : STD_LOGIC;
  signal rx_fifo_wr_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ser_rst : STD_LOGIC;
  signal \ser_rst_i_1__0_n_0\ : STD_LOGIC;
  signal serializer_n_32 : STD_LOGIC;
  signal status_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_full : STD_LOGIC;
  signal tx_fifo_rd_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tx_fifo_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo_wr_data[31]_i_1__0_n_0\ : STD_LOGIC;
  signal tx_wr_rdy : STD_LOGIC;
  signal \tx_wr_rdy_i_1__3_n_0\ : STD_LOGIC;
  signal NLW_clk_nxt_buf_R_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_nxt_buf_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk_nxt_buf : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of clk_nxt_buf : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_soft_rst[2]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \counter_soft_rst[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_3__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_4__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_5__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ctrl_reg[2]_i_2\ : label is "soft_lutpair46";
begin
  rx_err(0) <= \^rx_err\(0);
clk_nxt_buf: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => ser_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_nxt(0),
      R => NLW_clk_nxt_buf_R_UNCONNECTED,
      S => NLW_clk_nxt_buf_S_UNCONNECTED
    );
\counter_soft_rst[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800FFFFFFFF"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => awready_reg,
      I4 => Q(2),
      I5 => counter_soft_rst(0),
      O => \counter_soft_rst[0]_i_1__0_n_0\
    );
\counter_soft_rst[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(1),
      I2 => counter_soft_rst(0),
      O => \counter_soft_rst[1]_i_1__0_n_0\
    );
\counter_soft_rst[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(2),
      I2 => counter_soft_rst(0),
      I3 => counter_soft_rst(1),
      O => \counter_soft_rst[2]_i_1__0_n_0\
    );
\counter_soft_rst[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(1),
      O => \counter_soft_rst[3]_i_1__0_n_0\
    );
\counter_soft_rst[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(2),
      I5 => counter_soft_rst(3),
      O => \counter_soft_rst[4]_i_1__0_n_0\
    );
\counter_soft_rst[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => counter_soft_rst(5),
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(4),
      I3 => \counter_soft_rst[5]_i_3__0_n_0\,
      I4 => counter_soft_rst0,
      O => \counter_soft_rst[5]_i_1__0_n_0\
    );
\counter_soft_rst[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(5),
      I2 => \counter_soft_rst[5]_i_5__0_n_0\,
      I3 => counter_soft_rst(4),
      O => \counter_soft_rst[5]_i_2__0_n_0\
    );
\counter_soft_rst[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      O => \counter_soft_rst[5]_i_3__0_n_0\
    );
\counter_soft_rst[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => Q(2),
      I1 => awready_reg,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \wr_sector_addr_reg[2]\,
      O => counter_soft_rst0
    );
\counter_soft_rst[5]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(3),
      O => \counter_soft_rst[5]_i_5__0_n_0\
    );
\counter_soft_rst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__0_n_0\,
      D => \counter_soft_rst[0]_i_1__0_n_0\,
      Q => counter_soft_rst(0),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__0_n_0\,
      D => \counter_soft_rst[1]_i_1__0_n_0\,
      Q => counter_soft_rst(1),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__0_n_0\,
      D => \counter_soft_rst[2]_i_1__0_n_0\,
      Q => counter_soft_rst(2),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__0_n_0\,
      D => \counter_soft_rst[3]_i_1__0_n_0\,
      Q => counter_soft_rst(3),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__0_n_0\,
      D => \counter_soft_rst[4]_i_1__0_n_0\,
      Q => counter_soft_rst(4),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__0_n_0\,
      D => \counter_soft_rst[5]_i_2__0_n_0\,
      Q => counter_soft_rst(5),
      R => s00_axi_aresetn_0
    );
\ctrl_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000AA00"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => \wr_sector_addr_reg[1]\,
      I2 => \wr_data_reg[31]\(0),
      I3 => s00_axi_aresetn,
      I4 => \ctrl_reg[0]_i_2__0_n_0\,
      I5 => p_33_in,
      O => \ctrl_reg[0]_i_1__0_n_0\
    );
\ctrl_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => counter_soft_rst(0),
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(5),
      I4 => counter_soft_rst(3),
      I5 => counter_soft_rst(2),
      O => \ctrl_reg[0]_i_2__0_n_0\
    );
\ctrl_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(1),
      I1 => p_33_in,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[1]\,
      O => \ctrl_reg[1]_i_1__0_n_0\
    );
\ctrl_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(2),
      I1 => p_33_in,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[2]\,
      O => \ctrl_reg[2]_i_1__0_n_0\
    );
\ctrl_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => awready_reg,
      I3 => Q(2),
      O => p_33_in
    );
\ctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[0]_i_1__0_n_0\,
      Q => \ctrl_reg_reg_n_0_[0]\,
      R => '0'
    );
\ctrl_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[1]_i_1__0_n_0\,
      Q => \ctrl_reg_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\ctrl_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[2]_i_1__0_n_0\,
      Q => \ctrl_reg_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
deserializer: entity work.block_design_pfs_daughtercard_0_0_deserialize_25
     port map (
      AR(0) => deserializer_n_1,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(27 downto 0) => tx_fifo_wr_data(31 downto 4),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      rclk_nxt(0) => rclk_nxt(0),
      \rd_data_reg[0]\ => deserializer_n_3,
      \rd_data_reg[1]\ => deserializer_n_4,
      \rd_data_reg[2]\ => deserializer_n_5,
      \rd_data_reg[3]\ => deserializer_n_6,
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0\,
      \rd_sector_addr_reg[2]\(1 downto 0) => \rd_sector_addr_reg[2]_0\(1 downto 0),
      resp_nxt(0) => resp_nxt(0),
      rx_err(0) => \^rx_err\(0),
      rx_err_reg => deserializer_n_2,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sector_rd_data[1]__0\(27 downto 0) => \sector_rd_data[1]__0\(31 downto 4),
      \status_reg_reg[2]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\psu_en[1]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[1]\,
      O => psu_en(0)
    );
\rst_nxt[1]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      O => rst_nxt(0)
    );
\rst_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ctrl_reg_reg_n_0_[0]\,
      Q => rst_pipe(0),
      S => s00_axi_aresetn_0
    );
\rst_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(0),
      Q => rst_pipe(1),
      R => '0'
    );
\rst_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(1),
      Q => rst_pipe(2),
      R => '0'
    );
rx_err_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => deserializer_n_2,
      Q => \^rx_err\(0),
      R => '0'
    );
rx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_26
     port map (
      AR(0) => deserializer_n_1,
      D(1) => rx_fifo_full,
      D(0) => rx_fifo_empty,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(3 downto 0) => tx_fifo_wr_data(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg_n_0_[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg_n_0_[2]\,
      \dout_reg[33]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[2]_0\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[1]__0\(3 downto 0) => \sector_rd_data[1]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => status_reg(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => deserializer_n_3,
      \stopbit_fail_cnt_reg[1]\ => deserializer_n_4,
      \stopbit_fail_cnt_reg[2]\ => deserializer_n_5,
      \stopbit_fail_cnt_reg[3]\ => deserializer_n_6
    );
\ser_rst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_pipe(2),
      I1 => rst_pipe(1),
      O => \ser_rst_i_1__0_n_0\
    );
ser_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ser_rst_i_1__0_n_0\,
      Q => ser_rst,
      R => '0'
    );
serializer: entity work.block_design_pfs_daughtercard_0_0_serialize_27
     port map (
      D(0) => tx_fifo_empty,
      cmd_nxt(0) => cmd_nxt(0),
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      ser_rst_reg(33 downto 0) => tx_fifo_rd_data(33 downto 0),
      \status_reg_reg[0]\ => serializer_n_32,
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_empty,
      Q => status_reg(0),
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_full,
      Q => status_reg(1),
      R => '0'
    );
\status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_empty,
      Q => status_reg(2),
      R => '0'
    );
\status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_full,
      Q => status_reg(3),
      R => '0'
    );
tx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_28
     port map (
      D(1) => tx_fifo_full,
      D(0) => tx_fifo_empty,
      \FSM_onehot_state_reg[1]\ => serializer_n_32,
      Q(31 downto 0) => tx_fifo_wr_data(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => tx_fifo_rd_data(33 downto 0)
    );
\tx_fifo_wr_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]_0\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => awready_reg,
      I4 => Q(2),
      I5 => \wr_sector_addr_reg[2]_1\,
      O => \tx_fifo_wr_data[31]_i_1__0_n_0\
    );
\tx_fifo_wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(0),
      Q => tx_fifo_wr_data(0),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(10),
      Q => tx_fifo_wr_data(10),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(11),
      Q => tx_fifo_wr_data(11),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(12),
      Q => tx_fifo_wr_data(12),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(13),
      Q => tx_fifo_wr_data(13),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(14),
      Q => tx_fifo_wr_data(14),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(15),
      Q => tx_fifo_wr_data(15),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(16),
      Q => tx_fifo_wr_data(16),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(17),
      Q => tx_fifo_wr_data(17),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(18),
      Q => tx_fifo_wr_data(18),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(19),
      Q => tx_fifo_wr_data(19),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(1),
      Q => tx_fifo_wr_data(1),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(20),
      Q => tx_fifo_wr_data(20),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(21),
      Q => tx_fifo_wr_data(21),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(22),
      Q => tx_fifo_wr_data(22),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(23),
      Q => tx_fifo_wr_data(23),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(24),
      Q => tx_fifo_wr_data(24),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(25),
      Q => tx_fifo_wr_data(25),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(26),
      Q => tx_fifo_wr_data(26),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(27),
      Q => tx_fifo_wr_data(27),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(28),
      Q => tx_fifo_wr_data(28),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(29),
      Q => tx_fifo_wr_data(29),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(2),
      Q => tx_fifo_wr_data(2),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(30),
      Q => tx_fifo_wr_data(30),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(31),
      Q => tx_fifo_wr_data(31),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(3),
      Q => tx_fifo_wr_data(3),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(4),
      Q => tx_fifo_wr_data(4),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(5),
      Q => tx_fifo_wr_data(5),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(6),
      Q => tx_fifo_wr_data(6),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(7),
      Q => tx_fifo_wr_data(7),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(8),
      Q => tx_fifo_wr_data(8),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__0_n_0\,
      D => \wr_data_reg[31]\(9),
      Q => tx_fifo_wr_data(9),
      R => s00_axi_aresetn_0
    );
\tx_wr_rdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => s00_axi_aresetn,
      I2 => \wr_sector_addr_reg[2]_0\(1),
      I3 => p_33_in,
      I4 => \wr_sector_addr_reg[2]_0\(0),
      I5 => \wr_sector_addr_reg[2]_0\(2),
      O => \tx_wr_rdy_i_1__3_n_0\
    );
tx_wr_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \tx_wr_rdy_i_1__3_n_0\,
      Q => tx_wr_rdy,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_pfs_sector_1 is
  port (
    clk_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    psu_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[0]\ : out STD_LOGIC;
    \rd_data_reg[1]\ : out STD_LOGIC;
    \rd_data_reg[2]\ : out STD_LOGIC;
    \rd_data_reg[3]\ : out STD_LOGIC;
    \rd_data_reg[4]\ : out STD_LOGIC;
    \rd_data_reg[5]\ : out STD_LOGIC;
    \rd_data_reg[6]\ : out STD_LOGIC;
    \rd_data_reg[7]\ : out STD_LOGIC;
    \rd_data_reg[8]\ : out STD_LOGIC;
    \rd_data_reg[9]\ : out STD_LOGIC;
    \rd_data_reg[10]\ : out STD_LOGIC;
    \rd_data_reg[11]\ : out STD_LOGIC;
    \rd_data_reg[12]\ : out STD_LOGIC;
    \rd_data_reg[13]\ : out STD_LOGIC;
    \rd_data_reg[14]\ : out STD_LOGIC;
    \rd_data_reg[15]\ : out STD_LOGIC;
    \rd_data_reg[16]\ : out STD_LOGIC;
    \rd_data_reg[17]\ : out STD_LOGIC;
    \rd_data_reg[18]\ : out STD_LOGIC;
    \rd_data_reg[19]\ : out STD_LOGIC;
    \rd_data_reg[20]\ : out STD_LOGIC;
    \rd_data_reg[21]\ : out STD_LOGIC;
    \rd_data_reg[22]\ : out STD_LOGIC;
    \rd_data_reg[23]\ : out STD_LOGIC;
    \rd_data_reg[24]\ : out STD_LOGIC;
    \rd_data_reg[25]\ : out STD_LOGIC;
    \rd_data_reg[26]\ : out STD_LOGIC;
    \rd_data_reg[27]\ : out STD_LOGIC;
    \rd_data_reg[28]\ : out STD_LOGIC;
    \rd_data_reg[29]\ : out STD_LOGIC;
    \rd_data_reg[30]\ : out STD_LOGIC;
    \rd_data_reg[31]\ : out STD_LOGIC;
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_sector_addr_reg[2]\ : in STD_LOGIC;
    awready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \wr_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    \wr_sector_addr_reg[2]_1\ : in STD_LOGIC;
    \sector_rd_data[3]__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn_0 : in STD_LOGIC;
    \wr_sector_addr_reg[1]\ : in STD_LOGIC;
    \wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_pfs_sector_1 : entity is "pfs_sector";
end block_design_pfs_daughtercard_0_0_pfs_sector_1;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_pfs_sector_1 is
  signal counter_soft_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal counter_soft_rst0 : STD_LOGIC;
  signal \counter_soft_rst[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal deserializer_n_1 : STD_LOGIC;
  signal deserializer_n_2 : STD_LOGIC;
  signal deserializer_n_3 : STD_LOGIC;
  signal deserializer_n_4 : STD_LOGIC;
  signal deserializer_n_5 : STD_LOGIC;
  signal deserializer_n_6 : STD_LOGIC;
  signal rst_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_fifo_empty : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal rx_fifo_wr : STD_LOGIC;
  signal rx_fifo_wr_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ser_rst : STD_LOGIC;
  signal \ser_rst_i_1__1_n_0\ : STD_LOGIC;
  signal serializer_n_32 : STD_LOGIC;
  signal status_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_full : STD_LOGIC;
  signal tx_fifo_rd_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tx_fifo_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo_wr_data[31]_i_1__1_n_0\ : STD_LOGIC;
  signal tx_wr_rdy : STD_LOGIC;
  signal \tx_wr_rdy_i_1__2_n_0\ : STD_LOGIC;
  signal NLW_clk_nxt_buf_R_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_nxt_buf_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk_nxt_buf : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of clk_nxt_buf : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_soft_rst[2]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \counter_soft_rst[3]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_3__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_4__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_5__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ctrl_reg[2]_i_2__2\ : label is "soft_lutpair70";
begin
  rx_err(0) <= \^rx_err\(0);
clk_nxt_buf: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => ser_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_nxt(0),
      R => NLW_clk_nxt_buf_R_UNCONNECTED,
      S => NLW_clk_nxt_buf_S_UNCONNECTED
    );
\counter_soft_rst[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800FFFFFFFF"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\,
      I1 => awready_reg,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => counter_soft_rst(0),
      O => \counter_soft_rst[0]_i_1__2_n_0\
    );
\counter_soft_rst[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(1),
      I2 => counter_soft_rst(0),
      O => \counter_soft_rst[1]_i_1__2_n_0\
    );
\counter_soft_rst[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(2),
      I2 => counter_soft_rst(0),
      I3 => counter_soft_rst(1),
      O => \counter_soft_rst[2]_i_1__2_n_0\
    );
\counter_soft_rst[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(1),
      O => \counter_soft_rst[3]_i_1__2_n_0\
    );
\counter_soft_rst[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(2),
      I5 => counter_soft_rst(3),
      O => \counter_soft_rst[4]_i_1__2_n_0\
    );
\counter_soft_rst[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => counter_soft_rst(5),
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(4),
      I3 => \counter_soft_rst[5]_i_3__1_n_0\,
      I4 => counter_soft_rst0,
      O => \counter_soft_rst[5]_i_1__1_n_0\
    );
\counter_soft_rst[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(5),
      I2 => \counter_soft_rst[5]_i_5__1_n_0\,
      I3 => counter_soft_rst(4),
      O => \counter_soft_rst[5]_i_2__2_n_0\
    );
\counter_soft_rst[5]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      O => \counter_soft_rst[5]_i_3__1_n_0\
    );
\counter_soft_rst[5]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => awready_reg,
      I4 => \wr_sector_addr_reg[2]\,
      O => counter_soft_rst0
    );
\counter_soft_rst[5]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(3),
      O => \counter_soft_rst[5]_i_5__1_n_0\
    );
\counter_soft_rst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__1_n_0\,
      D => \counter_soft_rst[0]_i_1__2_n_0\,
      Q => counter_soft_rst(0),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__1_n_0\,
      D => \counter_soft_rst[1]_i_1__2_n_0\,
      Q => counter_soft_rst(1),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__1_n_0\,
      D => \counter_soft_rst[2]_i_1__2_n_0\,
      Q => counter_soft_rst(2),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__1_n_0\,
      D => \counter_soft_rst[3]_i_1__2_n_0\,
      Q => counter_soft_rst(3),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__1_n_0\,
      D => \counter_soft_rst[4]_i_1__2_n_0\,
      Q => counter_soft_rst(4),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__1_n_0\,
      D => \counter_soft_rst[5]_i_2__2_n_0\,
      Q => counter_soft_rst(5),
      R => s00_axi_aresetn_0
    );
\ctrl_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000AA00"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => \wr_sector_addr_reg[1]\,
      I2 => \wr_data_reg[31]\(0),
      I3 => s00_axi_aresetn,
      I4 => \ctrl_reg[0]_i_2__1_n_0\,
      I5 => \ctrl_reg[2]_i_2__2_n_0\,
      O => \ctrl_reg[0]_i_1__1_n_0\
    );
\ctrl_reg[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => counter_soft_rst(0),
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(5),
      I4 => counter_soft_rst(3),
      I5 => counter_soft_rst(2),
      O => \ctrl_reg[0]_i_2__1_n_0\
    );
\ctrl_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(1),
      I1 => \ctrl_reg[2]_i_2__2_n_0\,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[1]\,
      O => \ctrl_reg[1]_i_1__1_n_0\
    );
\ctrl_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(2),
      I1 => \ctrl_reg[2]_i_2__2_n_0\,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[2]\,
      O => \ctrl_reg[2]_i_1__1_n_0\
    );
\ctrl_reg[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => awready_reg,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \ctrl_reg[2]_i_2__2_n_0\
    );
\ctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[0]_i_1__1_n_0\,
      Q => \ctrl_reg_reg_n_0_[0]\,
      R => '0'
    );
\ctrl_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[1]_i_1__1_n_0\,
      Q => \ctrl_reg_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\ctrl_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[2]_i_1__1_n_0\,
      Q => \ctrl_reg_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
deserializer: entity work.block_design_pfs_daughtercard_0_0_deserialize_19
     port map (
      AR(0) => deserializer_n_1,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(27 downto 0) => tx_fifo_wr_data(31 downto 4),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      p_0_in(0) => p_0_in(0),
      rclk_nxt(0) => rclk_nxt(0),
      \rd_data_reg[0]\ => deserializer_n_3,
      \rd_data_reg[10]\ => \rd_data_reg[10]\,
      \rd_data_reg[11]\ => \rd_data_reg[11]\,
      \rd_data_reg[12]\ => \rd_data_reg[12]\,
      \rd_data_reg[13]\ => \rd_data_reg[13]\,
      \rd_data_reg[14]\ => \rd_data_reg[14]\,
      \rd_data_reg[15]\ => \rd_data_reg[15]\,
      \rd_data_reg[16]\ => \rd_data_reg[16]\,
      \rd_data_reg[17]\ => \rd_data_reg[17]\,
      \rd_data_reg[18]\ => \rd_data_reg[18]\,
      \rd_data_reg[19]\ => \rd_data_reg[19]\,
      \rd_data_reg[1]\ => deserializer_n_4,
      \rd_data_reg[20]\ => \rd_data_reg[20]\,
      \rd_data_reg[21]\ => \rd_data_reg[21]\,
      \rd_data_reg[22]\ => \rd_data_reg[22]\,
      \rd_data_reg[23]\ => \rd_data_reg[23]\,
      \rd_data_reg[24]\ => \rd_data_reg[24]\,
      \rd_data_reg[25]\ => \rd_data_reg[25]\,
      \rd_data_reg[26]\ => \rd_data_reg[26]\,
      \rd_data_reg[27]\ => \rd_data_reg[27]\,
      \rd_data_reg[28]\ => \rd_data_reg[28]\,
      \rd_data_reg[29]\ => \rd_data_reg[29]\,
      \rd_data_reg[2]\ => deserializer_n_5,
      \rd_data_reg[30]\ => \rd_data_reg[30]\,
      \rd_data_reg[31]\ => \rd_data_reg[31]\,
      \rd_data_reg[3]\ => deserializer_n_6,
      \rd_data_reg[4]\ => \rd_data_reg[4]\,
      \rd_data_reg[5]\ => \rd_data_reg[5]\,
      \rd_data_reg[6]\ => \rd_data_reg[6]\,
      \rd_data_reg[7]\ => \rd_data_reg[7]\,
      \rd_data_reg[8]\ => \rd_data_reg[8]\,
      \rd_data_reg[9]\ => \rd_data_reg[9]\,
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep\,
      \rd_sector_addr_reg[2]\(1 downto 0) => \rd_sector_addr_reg[2]_0\(1 downto 0),
      resp_nxt(0) => resp_nxt(0),
      rx_err(0) => \^rx_err\(0),
      rx_err_reg => deserializer_n_2,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sector_rd_data[3]__0\(27 downto 0) => \sector_rd_data[3]__0\(31 downto 4),
      \status_reg_reg[2]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\psu_en[2]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[1]\,
      O => psu_en(0)
    );
\rst_nxt[2]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      O => rst_nxt(0)
    );
\rst_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ctrl_reg_reg_n_0_[0]\,
      Q => rst_pipe(0),
      S => s00_axi_aresetn_0
    );
\rst_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(0),
      Q => rst_pipe(1),
      R => '0'
    );
\rst_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(1),
      Q => rst_pipe(2),
      R => '0'
    );
rx_err_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => deserializer_n_2,
      Q => \^rx_err\(0),
      R => '0'
    );
rx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_20
     port map (
      AR(0) => deserializer_n_1,
      D(1) => rx_fifo_full,
      D(0) => rx_fifo_empty,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(3 downto 0) => tx_fifo_wr_data(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg_n_0_[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg_n_0_[2]\,
      \dout_reg[33]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_data_reg[0]\ => \rd_data_reg[0]\,
      \rd_data_reg[1]\ => \rd_data_reg[1]\,
      \rd_data_reg[2]\ => \rd_data_reg[2]\,
      \rd_data_reg[3]\ => \rd_data_reg[3]\,
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[2]_0\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[3]__0\(3 downto 0) => \sector_rd_data[3]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => status_reg(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => deserializer_n_3,
      \stopbit_fail_cnt_reg[1]\ => deserializer_n_4,
      \stopbit_fail_cnt_reg[2]\ => deserializer_n_5,
      \stopbit_fail_cnt_reg[3]\ => deserializer_n_6
    );
\ser_rst_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_pipe(2),
      I1 => rst_pipe(1),
      O => \ser_rst_i_1__1_n_0\
    );
ser_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ser_rst_i_1__1_n_0\,
      Q => ser_rst,
      R => '0'
    );
serializer: entity work.block_design_pfs_daughtercard_0_0_serialize_21
     port map (
      D(0) => tx_fifo_empty,
      cmd_nxt(0) => cmd_nxt(0),
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      ser_rst_reg(33 downto 0) => tx_fifo_rd_data(33 downto 0),
      \status_reg_reg[0]\ => serializer_n_32,
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_empty,
      Q => status_reg(0),
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_full,
      Q => status_reg(1),
      R => '0'
    );
\status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_empty,
      Q => status_reg(2),
      R => '0'
    );
\status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_full,
      Q => status_reg(3),
      R => '0'
    );
tx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_22
     port map (
      D(1) => tx_fifo_full,
      D(0) => tx_fifo_empty,
      \FSM_onehot_state_reg[1]\ => serializer_n_32,
      Q(31 downto 0) => tx_fifo_wr_data(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => tx_fifo_rd_data(33 downto 0)
    );
\tx_fifo_wr_data[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]_0\(1),
      I1 => awready_reg,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \wr_sector_addr_reg[2]_1\,
      O => \tx_fifo_wr_data[31]_i_1__1_n_0\
    );
\tx_fifo_wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(0),
      Q => tx_fifo_wr_data(0),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(10),
      Q => tx_fifo_wr_data(10),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(11),
      Q => tx_fifo_wr_data(11),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(12),
      Q => tx_fifo_wr_data(12),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(13),
      Q => tx_fifo_wr_data(13),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(14),
      Q => tx_fifo_wr_data(14),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(15),
      Q => tx_fifo_wr_data(15),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(16),
      Q => tx_fifo_wr_data(16),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(17),
      Q => tx_fifo_wr_data(17),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(18),
      Q => tx_fifo_wr_data(18),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(19),
      Q => tx_fifo_wr_data(19),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(1),
      Q => tx_fifo_wr_data(1),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(20),
      Q => tx_fifo_wr_data(20),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(21),
      Q => tx_fifo_wr_data(21),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(22),
      Q => tx_fifo_wr_data(22),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(23),
      Q => tx_fifo_wr_data(23),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(24),
      Q => tx_fifo_wr_data(24),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(25),
      Q => tx_fifo_wr_data(25),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(26),
      Q => tx_fifo_wr_data(26),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(27),
      Q => tx_fifo_wr_data(27),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(28),
      Q => tx_fifo_wr_data(28),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(29),
      Q => tx_fifo_wr_data(29),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(2),
      Q => tx_fifo_wr_data(2),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(30),
      Q => tx_fifo_wr_data(30),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(31),
      Q => tx_fifo_wr_data(31),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(3),
      Q => tx_fifo_wr_data(3),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(4),
      Q => tx_fifo_wr_data(4),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(5),
      Q => tx_fifo_wr_data(5),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(6),
      Q => tx_fifo_wr_data(6),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(7),
      Q => tx_fifo_wr_data(7),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(8),
      Q => tx_fifo_wr_data(8),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__1_n_0\,
      D => \wr_data_reg[31]\(9),
      Q => tx_fifo_wr_data(9),
      R => s00_axi_aresetn_0
    );
\tx_wr_rdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => s00_axi_aresetn,
      I2 => \wr_sector_addr_reg[2]_0\(1),
      I3 => \ctrl_reg[2]_i_2__2_n_0\,
      I4 => \wr_sector_addr_reg[2]_0\(0),
      I5 => \wr_sector_addr_reg[2]_0\(2),
      O => \tx_wr_rdy_i_1__2_n_0\
    );
tx_wr_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \tx_wr_rdy_i_1__2_n_0\,
      Q => tx_wr_rdy,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_pfs_sector_2 is
  port (
    clk_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    psu_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sector_rd_data[3]__0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_sector_addr_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    awready_reg : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \wr_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[0]_rep\ : in STD_LOGIC;
    \wr_sector_addr_reg[2]_1\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn_0 : in STD_LOGIC;
    \wr_sector_addr_reg[1]\ : in STD_LOGIC;
    \wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_pfs_sector_2 : entity is "pfs_sector";
end block_design_pfs_daughtercard_0_0_pfs_sector_2;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_pfs_sector_2 is
  signal counter_soft_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal counter_soft_rst0 : STD_LOGIC;
  signal \counter_soft_rst[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_5__2_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ctrl_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal deserializer_n_1 : STD_LOGIC;
  signal deserializer_n_2 : STD_LOGIC;
  signal deserializer_n_3 : STD_LOGIC;
  signal deserializer_n_4 : STD_LOGIC;
  signal deserializer_n_5 : STD_LOGIC;
  signal deserializer_n_6 : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal rst_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_fifo_empty : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal rx_fifo_wr : STD_LOGIC;
  signal rx_fifo_wr_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ser_rst : STD_LOGIC;
  signal \ser_rst_i_1__2_n_0\ : STD_LOGIC;
  signal serializer_n_32 : STD_LOGIC;
  signal status_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_full : STD_LOGIC;
  signal tx_fifo_rd_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tx_fifo_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo_wr_data[31]_i_1__2_n_0\ : STD_LOGIC;
  signal tx_wr_rdy : STD_LOGIC;
  signal \tx_wr_rdy_i_1__1_n_0\ : STD_LOGIC;
  signal NLW_clk_nxt_buf_R_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_nxt_buf_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk_nxt_buf : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of clk_nxt_buf : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_soft_rst[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \counter_soft_rst[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_3__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_5__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ctrl_reg[2]_i_2__0\ : label is "soft_lutpair94";
begin
  rx_err(0) <= \^rx_err\(0);
clk_nxt_buf: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => ser_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_nxt(0),
      R => NLW_clk_nxt_buf_R_UNCONNECTED,
      S => NLW_clk_nxt_buf_S_UNCONNECTED
    );
\counter_soft_rst[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000FFFFFFFF"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\,
      I1 => Q(0),
      I2 => awready_reg,
      I3 => Q(2),
      I4 => Q(1),
      I5 => counter_soft_rst(0),
      O => \counter_soft_rst[0]_i_1_n_0\
    );
\counter_soft_rst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(1),
      I2 => counter_soft_rst(0),
      O => \counter_soft_rst[1]_i_1_n_0\
    );
\counter_soft_rst[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(2),
      I2 => counter_soft_rst(0),
      I3 => counter_soft_rst(1),
      O => \counter_soft_rst[2]_i_1_n_0\
    );
\counter_soft_rst[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(1),
      O => \counter_soft_rst[3]_i_1_n_0\
    );
\counter_soft_rst[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(2),
      I5 => counter_soft_rst(3),
      O => \counter_soft_rst[4]_i_1_n_0\
    );
\counter_soft_rst[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => counter_soft_rst(5),
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(4),
      I3 => \counter_soft_rst[5]_i_3__2_n_0\,
      I4 => counter_soft_rst0,
      O => \counter_soft_rst[5]_i_1__2_n_0\
    );
\counter_soft_rst[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(5),
      I2 => \counter_soft_rst[5]_i_5__2_n_0\,
      I3 => counter_soft_rst(4),
      O => \counter_soft_rst[5]_i_2_n_0\
    );
\counter_soft_rst[5]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      O => \counter_soft_rst[5]_i_3__2_n_0\
    );
\counter_soft_rst[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => awready_reg,
      I3 => Q(0),
      I4 => \wr_sector_addr_reg[2]\,
      O => counter_soft_rst0
    );
\counter_soft_rst[5]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(3),
      O => \counter_soft_rst[5]_i_5__2_n_0\
    );
\counter_soft_rst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__2_n_0\,
      D => \counter_soft_rst[0]_i_1_n_0\,
      Q => counter_soft_rst(0),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__2_n_0\,
      D => \counter_soft_rst[1]_i_1_n_0\,
      Q => counter_soft_rst(1),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__2_n_0\,
      D => \counter_soft_rst[2]_i_1_n_0\,
      Q => counter_soft_rst(2),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__2_n_0\,
      D => \counter_soft_rst[3]_i_1_n_0\,
      Q => counter_soft_rst(3),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__2_n_0\,
      D => \counter_soft_rst[4]_i_1_n_0\,
      Q => counter_soft_rst(4),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__2_n_0\,
      D => \counter_soft_rst[5]_i_2_n_0\,
      Q => counter_soft_rst(5),
      R => s00_axi_aresetn_0
    );
\ctrl_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000AA00"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => \wr_sector_addr_reg[1]\,
      I2 => \wr_data_reg[31]\(0),
      I3 => s00_axi_aresetn,
      I4 => \ctrl_reg[0]_i_2__2_n_0\,
      I5 => p_17_in,
      O => \ctrl_reg[0]_i_1__2_n_0\
    );
\ctrl_reg[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => counter_soft_rst(0),
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(5),
      I4 => counter_soft_rst(3),
      I5 => counter_soft_rst(2),
      O => \ctrl_reg[0]_i_2__2_n_0\
    );
\ctrl_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(1),
      I1 => p_17_in,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[1]\,
      O => \ctrl_reg[1]_i_1__2_n_0\
    );
\ctrl_reg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(2),
      I1 => p_17_in,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[2]\,
      O => \ctrl_reg[2]_i_1__2_n_0\
    );
\ctrl_reg[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(0),
      I1 => awready_reg,
      I2 => Q(2),
      I3 => Q(1),
      O => p_17_in
    );
\ctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[0]_i_1__2_n_0\,
      Q => \ctrl_reg_reg_n_0_[0]\,
      R => '0'
    );
\ctrl_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[1]_i_1__2_n_0\,
      Q => \ctrl_reg_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\ctrl_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[2]_i_1__2_n_0\,
      Q => \ctrl_reg_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
deserializer: entity work.block_design_pfs_daughtercard_0_0_deserialize_13
     port map (
      AR(0) => deserializer_n_1,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(27 downto 0) => tx_fifo_wr_data(31 downto 4),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      rclk_nxt(0) => rclk_nxt(0),
      \rd_data_reg[0]\ => deserializer_n_3,
      \rd_data_reg[1]\ => deserializer_n_4,
      \rd_data_reg[2]\ => deserializer_n_5,
      \rd_data_reg[3]\ => deserializer_n_6,
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep\,
      \rd_sector_addr_reg[2]\(1 downto 0) => \rd_sector_addr_reg[2]_0\(1 downto 0),
      resp_nxt(0) => resp_nxt(0),
      rx_err(0) => \^rx_err\(0),
      rx_err_reg => deserializer_n_2,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sector_rd_data[3]__0\(27 downto 0) => \sector_rd_data[3]__0\(31 downto 4),
      \status_reg_reg[2]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\psu_en[3]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[1]\,
      O => psu_en(0)
    );
\rst_nxt[3]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      O => rst_nxt(0)
    );
\rst_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ctrl_reg_reg_n_0_[0]\,
      Q => rst_pipe(0),
      S => s00_axi_aresetn_0
    );
\rst_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(0),
      Q => rst_pipe(1),
      R => '0'
    );
\rst_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(1),
      Q => rst_pipe(2),
      R => '0'
    );
rx_err_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => deserializer_n_2,
      Q => \^rx_err\(0),
      R => '0'
    );
rx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_14
     port map (
      AR(0) => deserializer_n_1,
      D(1) => rx_fifo_full,
      D(0) => rx_fifo_empty,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(3 downto 0) => tx_fifo_wr_data(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg_n_0_[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg_n_0_[2]\,
      \dout_reg[33]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep\,
      \rd_sector_addr_reg[1]\(0) => \rd_sector_addr_reg[2]_0\(0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[3]__0\(3 downto 0) => \sector_rd_data[3]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => status_reg(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => deserializer_n_3,
      \stopbit_fail_cnt_reg[1]\ => deserializer_n_4,
      \stopbit_fail_cnt_reg[2]\ => deserializer_n_5,
      \stopbit_fail_cnt_reg[3]\ => deserializer_n_6
    );
\ser_rst_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_pipe(2),
      I1 => rst_pipe(1),
      O => \ser_rst_i_1__2_n_0\
    );
ser_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ser_rst_i_1__2_n_0\,
      Q => ser_rst,
      R => '0'
    );
serializer: entity work.block_design_pfs_daughtercard_0_0_serialize_15
     port map (
      D(0) => tx_fifo_empty,
      cmd_nxt(0) => cmd_nxt(0),
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      ser_rst_reg(33 downto 0) => tx_fifo_rd_data(33 downto 0),
      \status_reg_reg[0]\ => serializer_n_32,
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_empty,
      Q => status_reg(0),
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_full,
      Q => status_reg(1),
      R => '0'
    );
\status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_empty,
      Q => status_reg(2),
      R => '0'
    );
\status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_full,
      Q => status_reg(3),
      R => '0'
    );
tx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_16
     port map (
      D(1) => tx_fifo_full,
      D(0) => tx_fifo_empty,
      \FSM_onehot_state_reg[1]\ => serializer_n_32,
      Q(31 downto 0) => tx_fifo_wr_data(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => tx_fifo_rd_data(33 downto 0)
    );
\tx_fifo_wr_data[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]_0\(1),
      I1 => Q(0),
      I2 => awready_reg,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \wr_sector_addr_reg[2]_1\,
      O => \tx_fifo_wr_data[31]_i_1__2_n_0\
    );
\tx_fifo_wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(0),
      Q => tx_fifo_wr_data(0),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(10),
      Q => tx_fifo_wr_data(10),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(11),
      Q => tx_fifo_wr_data(11),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(12),
      Q => tx_fifo_wr_data(12),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(13),
      Q => tx_fifo_wr_data(13),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(14),
      Q => tx_fifo_wr_data(14),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(15),
      Q => tx_fifo_wr_data(15),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(16),
      Q => tx_fifo_wr_data(16),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(17),
      Q => tx_fifo_wr_data(17),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(18),
      Q => tx_fifo_wr_data(18),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(19),
      Q => tx_fifo_wr_data(19),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(1),
      Q => tx_fifo_wr_data(1),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(20),
      Q => tx_fifo_wr_data(20),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(21),
      Q => tx_fifo_wr_data(21),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(22),
      Q => tx_fifo_wr_data(22),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(23),
      Q => tx_fifo_wr_data(23),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(24),
      Q => tx_fifo_wr_data(24),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(25),
      Q => tx_fifo_wr_data(25),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(26),
      Q => tx_fifo_wr_data(26),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(27),
      Q => tx_fifo_wr_data(27),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(28),
      Q => tx_fifo_wr_data(28),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(29),
      Q => tx_fifo_wr_data(29),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(2),
      Q => tx_fifo_wr_data(2),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(30),
      Q => tx_fifo_wr_data(30),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(31),
      Q => tx_fifo_wr_data(31),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(3),
      Q => tx_fifo_wr_data(3),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(4),
      Q => tx_fifo_wr_data(4),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(5),
      Q => tx_fifo_wr_data(5),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(6),
      Q => tx_fifo_wr_data(6),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(7),
      Q => tx_fifo_wr_data(7),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(8),
      Q => tx_fifo_wr_data(8),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__2_n_0\,
      D => \wr_data_reg[31]\(9),
      Q => tx_fifo_wr_data(9),
      R => s00_axi_aresetn_0
    );
\tx_wr_rdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => s00_axi_aresetn,
      I2 => \wr_sector_addr_reg[2]_0\(1),
      I3 => p_17_in,
      I4 => \wr_sector_addr_reg[2]_0\(0),
      I5 => \wr_sector_addr_reg[2]_0\(2),
      O => \tx_wr_rdy_i_1__1_n_0\
    );
tx_wr_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \tx_wr_rdy_i_1__1_n_0\,
      Q => tx_wr_rdy,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_pfs_sector_3 is
  port (
    clk_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    psu_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_sector_addr_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    awready_reg : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \wr_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rd_sector_sel_reg[0]\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_0\ : in STD_LOGIC;
    timer_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_sel_reg[0]_1\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_2\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_3\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_4\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_5\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_6\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_7\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_8\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_9\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_10\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_11\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_12\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_13\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_14\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_15\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_16\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_17\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_18\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_19\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_20\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_21\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_22\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_23\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_24\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_25\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_26\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_27\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_28\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_29\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_30\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_31\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_32\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_33\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_34\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_35\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_36\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_37\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_38\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_39\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_40\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_41\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_42\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_43\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_44\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_45\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_46\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_47\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_48\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_49\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_50\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_51\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_52\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_53\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_54\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_55\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_56\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_57\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_58\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_59\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_60\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_61\ : in STD_LOGIC;
    \rd_sector_sel_reg[0]_62\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]\ : in STD_LOGIC;
    \rd_sector_addr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_sector_addr_reg[2]_1\ : in STD_LOGIC;
    \sector_rd_data[5]__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC;
    s00_axi_aresetn_0 : in STD_LOGIC;
    \wr_sector_addr_reg[1]\ : in STD_LOGIC;
    \wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_pfs_sector_3 : entity is "pfs_sector";
end block_design_pfs_daughtercard_0_0_pfs_sector_3;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_pfs_sector_3 is
  signal counter_soft_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal counter_soft_rst0 : STD_LOGIC;
  signal \counter_soft_rst[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_5__3_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \ctrl_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal deserializer_n_1 : STD_LOGIC;
  signal deserializer_n_2 : STD_LOGIC;
  signal deserializer_n_31 : STD_LOGIC;
  signal deserializer_n_32 : STD_LOGIC;
  signal deserializer_n_33 : STD_LOGIC;
  signal deserializer_n_34 : STD_LOGIC;
  signal rst_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_fifo_empty : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal rx_fifo_wr : STD_LOGIC;
  signal rx_fifo_wr_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ser_rst : STD_LOGIC;
  signal \ser_rst_i_1__3_n_0\ : STD_LOGIC;
  signal serializer_n_32 : STD_LOGIC;
  signal status_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_full : STD_LOGIC;
  signal tx_fifo_rd_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tx_fifo_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo_wr_data[31]_i_1__3_n_0\ : STD_LOGIC;
  signal tx_wr_rdy : STD_LOGIC;
  signal \tx_wr_rdy_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_clk_nxt_buf_R_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_nxt_buf_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk_nxt_buf : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of clk_nxt_buf : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_soft_rst[2]_i_1__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_soft_rst[3]_i_1__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_3__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_4__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_5__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ctrl_reg[2]_i_2__3\ : label is "soft_lutpair118";
begin
  rx_err(0) <= \^rx_err\(0);
clk_nxt_buf: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => ser_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_nxt(0),
      R => NLW_clk_nxt_buf_R_UNCONNECTED,
      S => NLW_clk_nxt_buf_S_UNCONNECTED
    );
\counter_soft_rst[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080FFFFFFFF"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\,
      I1 => Q(2),
      I2 => awready_reg,
      I3 => Q(1),
      I4 => Q(0),
      I5 => counter_soft_rst(0),
      O => \counter_soft_rst[0]_i_1__3_n_0\
    );
\counter_soft_rst[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(1),
      I2 => counter_soft_rst(0),
      O => \counter_soft_rst[1]_i_1__3_n_0\
    );
\counter_soft_rst[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(2),
      I2 => counter_soft_rst(0),
      I3 => counter_soft_rst(1),
      O => \counter_soft_rst[2]_i_1__3_n_0\
    );
\counter_soft_rst[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(1),
      O => \counter_soft_rst[3]_i_1__3_n_0\
    );
\counter_soft_rst[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(2),
      I5 => counter_soft_rst(3),
      O => \counter_soft_rst[4]_i_1__3_n_0\
    );
\counter_soft_rst[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => counter_soft_rst(5),
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(4),
      I3 => \counter_soft_rst[5]_i_3__3_n_0\,
      I4 => counter_soft_rst0,
      O => \counter_soft_rst[5]_i_1__3_n_0\
    );
\counter_soft_rst[5]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(5),
      I2 => \counter_soft_rst[5]_i_5__3_n_0\,
      I3 => counter_soft_rst(4),
      O => \counter_soft_rst[5]_i_2__3_n_0\
    );
\counter_soft_rst[5]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      O => \counter_soft_rst[5]_i_3__3_n_0\
    );
\counter_soft_rst[5]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => awready_reg,
      I3 => Q(2),
      I4 => \wr_sector_addr_reg[2]\,
      O => counter_soft_rst0
    );
\counter_soft_rst[5]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(3),
      O => \counter_soft_rst[5]_i_5__3_n_0\
    );
\counter_soft_rst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__3_n_0\,
      D => \counter_soft_rst[0]_i_1__3_n_0\,
      Q => counter_soft_rst(0),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__3_n_0\,
      D => \counter_soft_rst[1]_i_1__3_n_0\,
      Q => counter_soft_rst(1),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__3_n_0\,
      D => \counter_soft_rst[2]_i_1__3_n_0\,
      Q => counter_soft_rst(2),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__3_n_0\,
      D => \counter_soft_rst[3]_i_1__3_n_0\,
      Q => counter_soft_rst(3),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__3_n_0\,
      D => \counter_soft_rst[4]_i_1__3_n_0\,
      Q => counter_soft_rst(4),
      R => s00_axi_aresetn_0
    );
\counter_soft_rst_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__3_n_0\,
      D => \counter_soft_rst[5]_i_2__3_n_0\,
      Q => counter_soft_rst(5),
      R => s00_axi_aresetn_0
    );
\ctrl_reg[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000AA00"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => \wr_sector_addr_reg[1]\,
      I2 => \wr_data_reg[31]\(0),
      I3 => s00_axi_aresetn,
      I4 => \ctrl_reg[0]_i_2__3_n_0\,
      I5 => \ctrl_reg[2]_i_2__3_n_0\,
      O => \ctrl_reg[0]_i_1__3_n_0\
    );
\ctrl_reg[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => counter_soft_rst(0),
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(5),
      I4 => counter_soft_rst(3),
      I5 => counter_soft_rst(2),
      O => \ctrl_reg[0]_i_2__3_n_0\
    );
\ctrl_reg[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(1),
      I1 => \ctrl_reg[2]_i_2__3_n_0\,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[1]\,
      O => \ctrl_reg[1]_i_1__3_n_0\
    );
\ctrl_reg[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(2),
      I1 => \ctrl_reg[2]_i_2__3_n_0\,
      I2 => \wr_sector_addr_reg[2]_0\(2),
      I3 => \wr_sector_addr_reg[2]_0\(0),
      I4 => \wr_sector_addr_reg[2]_0\(1),
      I5 => \ctrl_reg_reg_n_0_[2]\,
      O => \ctrl_reg[2]_i_1__3_n_0\
    );
\ctrl_reg[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Q(2),
      I1 => awready_reg,
      I2 => Q(1),
      I3 => Q(0),
      O => \ctrl_reg[2]_i_2__3_n_0\
    );
\ctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[0]_i_1__3_n_0\,
      Q => \ctrl_reg_reg_n_0_[0]\,
      R => '0'
    );
\ctrl_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[1]_i_1__3_n_0\,
      Q => \ctrl_reg_reg_n_0_[1]\,
      R => s00_axi_aresetn_0
    );
\ctrl_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[2]_i_1__3_n_0\,
      Q => \ctrl_reg_reg_n_0_[2]\,
      R => s00_axi_aresetn_0
    );
deserializer: entity work.block_design_pfs_daughtercard_0_0_deserialize_7
     port map (
      AR(0) => deserializer_n_1,
      D(27 downto 0) => D(31 downto 4),
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(27 downto 0) => tx_fifo_wr_data(31 downto 4),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      p_0_in(2 downto 0) => p_0_in(2 downto 0),
      rclk_nxt(0) => rclk_nxt(0),
      \rd_data_reg[0]\ => deserializer_n_31,
      \rd_data_reg[1]\ => deserializer_n_32,
      \rd_data_reg[2]\ => deserializer_n_33,
      \rd_data_reg[3]\ => deserializer_n_34,
      \rd_sector_addr_reg[2]\(2 downto 0) => \rd_sector_addr_reg[2]_0\(2 downto 0),
      \rd_sector_sel_reg[0]\ => \rd_sector_sel_reg[0]_7\,
      \rd_sector_sel_reg[0]_0\ => \rd_sector_sel_reg[0]_8\,
      \rd_sector_sel_reg[0]_1\ => \rd_sector_sel_reg[0]_9\,
      \rd_sector_sel_reg[0]_10\ => \rd_sector_sel_reg[0]_18\,
      \rd_sector_sel_reg[0]_11\ => \rd_sector_sel_reg[0]_19\,
      \rd_sector_sel_reg[0]_12\ => \rd_sector_sel_reg[0]_20\,
      \rd_sector_sel_reg[0]_13\ => \rd_sector_sel_reg[0]_21\,
      \rd_sector_sel_reg[0]_14\ => \rd_sector_sel_reg[0]_22\,
      \rd_sector_sel_reg[0]_15\ => \rd_sector_sel_reg[0]_23\,
      \rd_sector_sel_reg[0]_16\ => \rd_sector_sel_reg[0]_24\,
      \rd_sector_sel_reg[0]_17\ => \rd_sector_sel_reg[0]_25\,
      \rd_sector_sel_reg[0]_18\ => \rd_sector_sel_reg[0]_26\,
      \rd_sector_sel_reg[0]_19\ => \rd_sector_sel_reg[0]_27\,
      \rd_sector_sel_reg[0]_2\ => \rd_sector_sel_reg[0]_10\,
      \rd_sector_sel_reg[0]_20\ => \rd_sector_sel_reg[0]_28\,
      \rd_sector_sel_reg[0]_21\ => \rd_sector_sel_reg[0]_29\,
      \rd_sector_sel_reg[0]_22\ => \rd_sector_sel_reg[0]_30\,
      \rd_sector_sel_reg[0]_23\ => \rd_sector_sel_reg[0]_31\,
      \rd_sector_sel_reg[0]_24\ => \rd_sector_sel_reg[0]_32\,
      \rd_sector_sel_reg[0]_25\ => \rd_sector_sel_reg[0]_33\,
      \rd_sector_sel_reg[0]_26\ => \rd_sector_sel_reg[0]_34\,
      \rd_sector_sel_reg[0]_27\ => \rd_sector_sel_reg[0]_35\,
      \rd_sector_sel_reg[0]_28\ => \rd_sector_sel_reg[0]_36\,
      \rd_sector_sel_reg[0]_29\ => \rd_sector_sel_reg[0]_37\,
      \rd_sector_sel_reg[0]_3\ => \rd_sector_sel_reg[0]_11\,
      \rd_sector_sel_reg[0]_30\ => \rd_sector_sel_reg[0]_38\,
      \rd_sector_sel_reg[0]_31\ => \rd_sector_sel_reg[0]_39\,
      \rd_sector_sel_reg[0]_32\ => \rd_sector_sel_reg[0]_40\,
      \rd_sector_sel_reg[0]_33\ => \rd_sector_sel_reg[0]_41\,
      \rd_sector_sel_reg[0]_34\ => \rd_sector_sel_reg[0]_42\,
      \rd_sector_sel_reg[0]_35\ => \rd_sector_sel_reg[0]_43\,
      \rd_sector_sel_reg[0]_36\ => \rd_sector_sel_reg[0]_44\,
      \rd_sector_sel_reg[0]_37\ => \rd_sector_sel_reg[0]_45\,
      \rd_sector_sel_reg[0]_38\ => \rd_sector_sel_reg[0]_46\,
      \rd_sector_sel_reg[0]_39\ => \rd_sector_sel_reg[0]_47\,
      \rd_sector_sel_reg[0]_4\ => \rd_sector_sel_reg[0]_12\,
      \rd_sector_sel_reg[0]_40\ => \rd_sector_sel_reg[0]_48\,
      \rd_sector_sel_reg[0]_41\ => \rd_sector_sel_reg[0]_49\,
      \rd_sector_sel_reg[0]_42\ => \rd_sector_sel_reg[0]_50\,
      \rd_sector_sel_reg[0]_43\ => \rd_sector_sel_reg[0]_51\,
      \rd_sector_sel_reg[0]_44\ => \rd_sector_sel_reg[0]_52\,
      \rd_sector_sel_reg[0]_45\ => \rd_sector_sel_reg[0]_53\,
      \rd_sector_sel_reg[0]_46\ => \rd_sector_sel_reg[0]_54\,
      \rd_sector_sel_reg[0]_47\ => \rd_sector_sel_reg[0]_55\,
      \rd_sector_sel_reg[0]_48\ => \rd_sector_sel_reg[0]_56\,
      \rd_sector_sel_reg[0]_49\ => \rd_sector_sel_reg[0]_57\,
      \rd_sector_sel_reg[0]_5\ => \rd_sector_sel_reg[0]_13\,
      \rd_sector_sel_reg[0]_50\ => \rd_sector_sel_reg[0]_58\,
      \rd_sector_sel_reg[0]_51\ => \rd_sector_sel_reg[0]_59\,
      \rd_sector_sel_reg[0]_52\ => \rd_sector_sel_reg[0]_60\,
      \rd_sector_sel_reg[0]_53\ => \rd_sector_sel_reg[0]_61\,
      \rd_sector_sel_reg[0]_54\ => \rd_sector_sel_reg[0]_62\,
      \rd_sector_sel_reg[0]_6\ => \rd_sector_sel_reg[0]_14\,
      \rd_sector_sel_reg[0]_7\ => \rd_sector_sel_reg[0]_15\,
      \rd_sector_sel_reg[0]_8\ => \rd_sector_sel_reg[0]_16\,
      \rd_sector_sel_reg[0]_9\ => \rd_sector_sel_reg[0]_17\,
      resp_nxt(0) => resp_nxt(0),
      rx_err(0) => \^rx_err\(0),
      rx_err_reg => deserializer_n_2,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sector_rd_data[5]__0\(27 downto 0) => \sector_rd_data[5]__0\(31 downto 4),
      \status_reg_reg[2]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      timer_reg(27 downto 0) => timer_reg(31 downto 4),
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\psu_en[4]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[1]\,
      O => psu_en(0)
    );
\rst_nxt[4]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      O => rst_nxt(0)
    );
\rst_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ctrl_reg_reg_n_0_[0]\,
      Q => rst_pipe(0),
      S => s00_axi_aresetn_0
    );
\rst_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(0),
      Q => rst_pipe(1),
      R => '0'
    );
\rst_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(1),
      Q => rst_pipe(2),
      R => '0'
    );
rx_err_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => deserializer_n_2,
      Q => \^rx_err\(0),
      R => '0'
    );
rx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_8
     port map (
      AR(0) => deserializer_n_1,
      D(1) => rx_fifo_full,
      D(0) => rx_fifo_empty,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(3 downto 0) => tx_fifo_wr_data(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg_n_0_[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg_n_0_[2]\,
      \dout_reg[33]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_data_reg[3]\(3 downto 0) => D(3 downto 0),
      \rd_sector_addr_reg[1]\(1 downto 0) => \rd_sector_addr_reg[2]_0\(1 downto 0),
      \rd_sector_addr_reg[2]\ => \rd_sector_addr_reg[2]\,
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      \rd_sector_sel_reg[0]\ => \rd_sector_sel_reg[0]\,
      \rd_sector_sel_reg[0]_0\ => \rd_sector_sel_reg[0]_0\,
      \rd_sector_sel_reg[0]_1\ => \rd_sector_sel_reg[0]_1\,
      \rd_sector_sel_reg[0]_2\ => \rd_sector_sel_reg[0]_2\,
      \rd_sector_sel_reg[0]_3\ => \rd_sector_sel_reg[0]_3\,
      \rd_sector_sel_reg[0]_4\ => \rd_sector_sel_reg[0]_4\,
      \rd_sector_sel_reg[0]_5\ => \rd_sector_sel_reg[0]_5\,
      \rd_sector_sel_reg[0]_6\ => \rd_sector_sel_reg[0]_6\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[5]__0\(3 downto 0) => \sector_rd_data[5]__0\(3 downto 0),
      \status_reg_reg[3]\(3 downto 0) => status_reg(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => deserializer_n_31,
      \stopbit_fail_cnt_reg[1]\ => deserializer_n_32,
      \stopbit_fail_cnt_reg[2]\ => deserializer_n_33,
      \stopbit_fail_cnt_reg[3]\ => deserializer_n_34,
      timer_reg(3 downto 0) => timer_reg(3 downto 0)
    );
\ser_rst_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_pipe(2),
      I1 => rst_pipe(1),
      O => \ser_rst_i_1__3_n_0\
    );
ser_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ser_rst_i_1__3_n_0\,
      Q => ser_rst,
      R => '0'
    );
serializer: entity work.block_design_pfs_daughtercard_0_0_serialize_9
     port map (
      D(0) => tx_fifo_empty,
      cmd_nxt(0) => cmd_nxt(0),
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      ser_rst_reg(33 downto 0) => tx_fifo_rd_data(33 downto 0),
      \status_reg_reg[0]\ => serializer_n_32,
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_empty,
      Q => status_reg(0),
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_full,
      Q => status_reg(1),
      R => '0'
    );
\status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_empty,
      Q => status_reg(2),
      R => '0'
    );
\status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_full,
      Q => status_reg(3),
      R => '0'
    );
tx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_10
     port map (
      D(1) => tx_fifo_full,
      D(0) => tx_fifo_empty,
      \FSM_onehot_state_reg[1]\ => serializer_n_32,
      Q(31 downto 0) => tx_fifo_wr_data(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => tx_fifo_rd_data(33 downto 0)
    );
\tx_fifo_wr_data[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]_0\(1),
      I1 => Q(2),
      I2 => awready_reg,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \wr_sector_addr_reg[2]_1\,
      O => \tx_fifo_wr_data[31]_i_1__3_n_0\
    );
\tx_fifo_wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(0),
      Q => tx_fifo_wr_data(0),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(10),
      Q => tx_fifo_wr_data(10),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(11),
      Q => tx_fifo_wr_data(11),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(12),
      Q => tx_fifo_wr_data(12),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(13),
      Q => tx_fifo_wr_data(13),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(14),
      Q => tx_fifo_wr_data(14),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(15),
      Q => tx_fifo_wr_data(15),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(16),
      Q => tx_fifo_wr_data(16),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(17),
      Q => tx_fifo_wr_data(17),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(18),
      Q => tx_fifo_wr_data(18),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(19),
      Q => tx_fifo_wr_data(19),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(1),
      Q => tx_fifo_wr_data(1),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(20),
      Q => tx_fifo_wr_data(20),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(21),
      Q => tx_fifo_wr_data(21),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(22),
      Q => tx_fifo_wr_data(22),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(23),
      Q => tx_fifo_wr_data(23),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(24),
      Q => tx_fifo_wr_data(24),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(25),
      Q => tx_fifo_wr_data(25),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(26),
      Q => tx_fifo_wr_data(26),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(27),
      Q => tx_fifo_wr_data(27),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(28),
      Q => tx_fifo_wr_data(28),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(29),
      Q => tx_fifo_wr_data(29),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(2),
      Q => tx_fifo_wr_data(2),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(30),
      Q => tx_fifo_wr_data(30),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(31),
      Q => tx_fifo_wr_data(31),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(3),
      Q => tx_fifo_wr_data(3),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(4),
      Q => tx_fifo_wr_data(4),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(5),
      Q => tx_fifo_wr_data(5),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(6),
      Q => tx_fifo_wr_data(6),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(7),
      Q => tx_fifo_wr_data(7),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(8),
      Q => tx_fifo_wr_data(8),
      R => s00_axi_aresetn_0
    );
\tx_fifo_wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__3_n_0\,
      D => \wr_data_reg[31]\(9),
      Q => tx_fifo_wr_data(9),
      R => s00_axi_aresetn_0
    );
\tx_wr_rdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => s00_axi_aresetn,
      I2 => \wr_sector_addr_reg[2]_0\(1),
      I3 => \ctrl_reg[2]_i_2__3_n_0\,
      I4 => \wr_sector_addr_reg[2]_0\(0),
      I5 => \wr_sector_addr_reg[2]_0\(2),
      O => \tx_wr_rdy_i_1__0_n_0\
    );
tx_wr_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \tx_wr_rdy_i_1__0_n_0\,
      Q => tx_wr_rdy,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_pfs_sector_4 is
  port (
    clk_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_err : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_soft_rst_reg[0]_0\ : out STD_LOGIC;
    \status_reg_reg[2]_0\ : out STD_LOGIC;
    \tx_fifo_wr_data_reg[31]_0\ : out STD_LOGIC;
    rst_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    psu_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg_reg[2]_0\ : out STD_LOGIC;
    \ctrl_reg_reg[0]_0\ : out STD_LOGIC;
    \sector_rd_data[5]__0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cmd_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ser_clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rclk_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    awready_reg : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \rd_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_sector_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_sector_addr_reg[2]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_pfs_sector_4 : entity is "pfs_sector";
end block_design_pfs_daughtercard_0_0_pfs_sector_4;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_pfs_sector_4 is
  signal counter_soft_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal counter_soft_rst0 : STD_LOGIC;
  signal \counter_soft_rst[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter_soft_rst[5]_i_5__4_n_0\ : STD_LOGIC;
  signal \^counter_soft_rst_reg[0]_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \ctrl_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \ctrl_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \ctrl_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \^ctrl_reg_reg[0]_0\ : STD_LOGIC;
  signal \^ctrl_reg_reg[2]_0\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal deserializer_n_1 : STD_LOGIC;
  signal deserializer_n_2 : STD_LOGIC;
  signal deserializer_n_3 : STD_LOGIC;
  signal deserializer_n_4 : STD_LOGIC;
  signal deserializer_n_5 : STD_LOGIC;
  signal deserializer_n_6 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rst_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rx_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_fifo_empty : STD_LOGIC;
  signal rx_fifo_full : STD_LOGIC;
  signal rx_fifo_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal rx_fifo_wr : STD_LOGIC;
  signal rx_fifo_wr_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ser_rst : STD_LOGIC;
  signal \ser_rst_i_1__4_n_0\ : STD_LOGIC;
  signal serializer_n_32 : STD_LOGIC;
  signal status_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_fifo_empty : STD_LOGIC;
  signal tx_fifo_full : STD_LOGIC;
  signal tx_fifo_rd_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tx_fifo_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tx_fifo_wr_data[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \^tx_fifo_wr_data_reg[31]_0\ : STD_LOGIC;
  signal tx_wr_rdy : STD_LOGIC;
  signal tx_wr_rdy_i_1_n_0 : STD_LOGIC;
  signal NLW_clk_nxt_buf_R_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_nxt_buf_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk_nxt_buf : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of clk_nxt_buf : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_soft_rst[0]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter_soft_rst[2]_i_1__4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_soft_rst[3]_i_1__4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_3__4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_4__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \counter_soft_rst[5]_i_5__4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ctrl_reg[0]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ctrl_reg[2]_i_2__1\ : label is "soft_lutpair142";
begin
  \counter_soft_rst_reg[0]_0\ <= \^counter_soft_rst_reg[0]_0\;
  \ctrl_reg_reg[0]_0\ <= \^ctrl_reg_reg[0]_0\;
  \ctrl_reg_reg[2]_0\ <= \^ctrl_reg_reg[2]_0\;
  rx_err(0) <= \^rx_err\(0);
  \tx_fifo_wr_data_reg[31]_0\ <= \^tx_fifo_wr_data_reg[31]_0\;
arready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^ctrl_reg_reg[2]_0\
    );
clk_nxt_buf: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => ser_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_nxt(0),
      R => NLW_clk_nxt_buf_R_UNCONNECTED,
      S => NLW_clk_nxt_buf_S_UNCONNECTED
    );
\counter_soft_rst[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFFFFFF"
    )
        port map (
      I0 => \^counter_soft_rst_reg[0]_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => awready_reg,
      I4 => Q(1),
      I5 => counter_soft_rst(0),
      O => \counter_soft_rst[0]_i_1__4_n_0\
    );
\counter_soft_rst[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\(2),
      I1 => \wr_sector_addr_reg[2]\(1),
      I2 => \wr_data_reg[31]\(0),
      I3 => \wr_sector_addr_reg[2]\(0),
      O => \^counter_soft_rst_reg[0]_0\
    );
\counter_soft_rst[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(1),
      I2 => counter_soft_rst(0),
      O => \counter_soft_rst[1]_i_1__4_n_0\
    );
\counter_soft_rst[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(2),
      I2 => counter_soft_rst(0),
      I3 => counter_soft_rst(1),
      O => \counter_soft_rst[2]_i_1__4_n_0\
    );
\counter_soft_rst[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(1),
      O => \counter_soft_rst[3]_i_1__4_n_0\
    );
\counter_soft_rst[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(0),
      I4 => counter_soft_rst(2),
      I5 => counter_soft_rst(3),
      O => \counter_soft_rst[4]_i_1__4_n_0\
    );
\counter_soft_rst[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => counter_soft_rst(5),
      I1 => counter_soft_rst(3),
      I2 => counter_soft_rst(4),
      I3 => \counter_soft_rst[5]_i_3__4_n_0\,
      I4 => counter_soft_rst0,
      O => \counter_soft_rst[5]_i_1__4_n_0\
    );
\counter_soft_rst[5]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => counter_soft_rst0,
      I1 => counter_soft_rst(5),
      I2 => \counter_soft_rst[5]_i_5__4_n_0\,
      I3 => counter_soft_rst(4),
      O => \counter_soft_rst[5]_i_2__4_n_0\
    );
\counter_soft_rst[5]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      O => \counter_soft_rst[5]_i_3__4_n_0\
    );
\counter_soft_rst[5]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => Q(1),
      I1 => awready_reg,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \^counter_soft_rst_reg[0]_0\,
      O => counter_soft_rst0
    );
\counter_soft_rst[5]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_soft_rst(1),
      I1 => counter_soft_rst(0),
      I2 => counter_soft_rst(2),
      I3 => counter_soft_rst(3),
      O => \counter_soft_rst[5]_i_5__4_n_0\
    );
\counter_soft_rst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__4_n_0\,
      D => \counter_soft_rst[0]_i_1__4_n_0\,
      Q => counter_soft_rst(0),
      R => \^ctrl_reg_reg[2]_0\
    );
\counter_soft_rst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__4_n_0\,
      D => \counter_soft_rst[1]_i_1__4_n_0\,
      Q => counter_soft_rst(1),
      R => \^ctrl_reg_reg[2]_0\
    );
\counter_soft_rst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__4_n_0\,
      D => \counter_soft_rst[2]_i_1__4_n_0\,
      Q => counter_soft_rst(2),
      R => \^ctrl_reg_reg[2]_0\
    );
\counter_soft_rst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__4_n_0\,
      D => \counter_soft_rst[3]_i_1__4_n_0\,
      Q => counter_soft_rst(3),
      R => \^ctrl_reg_reg[2]_0\
    );
\counter_soft_rst_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__4_n_0\,
      D => \counter_soft_rst[4]_i_1__4_n_0\,
      Q => counter_soft_rst(4),
      R => \^ctrl_reg_reg[2]_0\
    );
\counter_soft_rst_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter_soft_rst[5]_i_1__4_n_0\,
      D => \counter_soft_rst[5]_i_2__4_n_0\,
      Q => counter_soft_rst(5),
      R => \^ctrl_reg_reg[2]_0\
    );
\ctrl_reg[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000AA00"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => \^ctrl_reg_reg[0]_0\,
      I2 => \wr_data_reg[31]\(0),
      I3 => s00_axi_aresetn,
      I4 => \ctrl_reg[0]_i_2__4_n_0\,
      I5 => p_1_in,
      O => \ctrl_reg[0]_i_1__4_n_0\
    );
\ctrl_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\(1),
      I1 => \wr_sector_addr_reg[2]\(0),
      I2 => \wr_sector_addr_reg[2]\(2),
      O => \^ctrl_reg_reg[0]_0\
    );
\ctrl_reg[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => counter_soft_rst(0),
      I1 => counter_soft_rst(4),
      I2 => counter_soft_rst(1),
      I3 => counter_soft_rst(5),
      I4 => counter_soft_rst(3),
      I5 => counter_soft_rst(2),
      O => \ctrl_reg[0]_i_2__4_n_0\
    );
\ctrl_reg[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(1),
      I1 => p_1_in,
      I2 => \wr_sector_addr_reg[2]\(2),
      I3 => \wr_sector_addr_reg[2]\(0),
      I4 => \wr_sector_addr_reg[2]\(1),
      I5 => \ctrl_reg_reg_n_0_[1]\,
      O => \ctrl_reg[1]_i_1__4_n_0\
    );
\ctrl_reg[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \wr_data_reg[31]\(2),
      I1 => p_1_in,
      I2 => \wr_sector_addr_reg[2]\(2),
      I3 => \wr_sector_addr_reg[2]\(0),
      I4 => \wr_sector_addr_reg[2]\(1),
      I5 => \ctrl_reg_reg_n_0_[2]\,
      O => \ctrl_reg[2]_i_1__4_n_0\
    );
\ctrl_reg[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => awready_reg,
      I3 => Q(1),
      O => p_1_in
    );
\ctrl_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[0]_i_1__4_n_0\,
      Q => \ctrl_reg_reg_n_0_[0]\,
      R => '0'
    );
\ctrl_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[1]_i_1__4_n_0\,
      Q => \ctrl_reg_reg_n_0_[1]\,
      R => \^ctrl_reg_reg[2]_0\
    );
\ctrl_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ctrl_reg[2]_i_1__4_n_0\,
      Q => \ctrl_reg_reg_n_0_[2]\,
      R => \^ctrl_reg_reg[2]_0\
    );
deserializer: entity work.block_design_pfs_daughtercard_0_0_deserialize
     port map (
      AR(0) => deserializer_n_1,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(27 downto 0) => tx_fifo_wr_data(31 downto 4),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      rclk_nxt(0) => rclk_nxt(0),
      \rd_data_reg[0]\ => deserializer_n_3,
      \rd_data_reg[1]\ => deserializer_n_4,
      \rd_data_reg[2]\ => deserializer_n_5,
      \rd_data_reg[3]\ => deserializer_n_6,
      \rd_sector_addr_reg[2]\(2 downto 0) => \rd_sector_addr_reg[2]\(2 downto 0),
      resp_nxt(0) => resp_nxt(0),
      rx_err(0) => \^rx_err\(0),
      rx_err_reg => deserializer_n_2,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sector_rd_data[5]__0\(27 downto 0) => \sector_rd_data[5]__0\(31 downto 4),
      \status_reg_reg[2]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\psu_en[5]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[1]\,
      O => psu_en(0)
    );
\rst_nxt[5]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      O => rst_nxt(0)
    );
\rst_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ctrl_reg_reg_n_0_[0]\,
      Q => rst_pipe(0),
      S => \^ctrl_reg_reg[2]_0\
    );
\rst_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(0),
      Q => rst_pipe(1),
      R => '0'
    );
\rst_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => rst_pipe(1),
      Q => rst_pipe(2),
      R => '0'
    );
rx_err_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => deserializer_n_2,
      Q => \^rx_err\(0),
      R => '0'
    );
rx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo
     port map (
      AR(0) => deserializer_n_1,
      D(1) => rx_fifo_full,
      D(0) => rx_fifo_empty,
      DO(27 downto 0) => rx_fifo_rd_data(31 downto 4),
      Q(3 downto 0) => tx_fifo_wr_data(3 downto 0),
      \ctrl_reg_reg[0]\ => \ctrl_reg_reg_n_0_[0]\,
      \ctrl_reg_reg[1]\ => \ctrl_reg_reg_n_0_[1]\,
      \ctrl_reg_reg[2]\ => \ctrl_reg_reg_n_0_[2]\,
      \dout_reg[33]\(33 downto 0) => rx_fifo_wr_data(33 downto 0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      \rd_sector_addr_reg[2]\(2 downto 0) => \rd_sector_addr_reg[2]\(2 downto 0),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep\,
      rx_fifo_wr => rx_fifo_wr,
      s00_axi_aclk => s00_axi_aclk,
      \sector_rd_data[5]__0\(3 downto 0) => \sector_rd_data[5]__0\(3 downto 0),
      \status_reg_reg[2]\ => \status_reg_reg[2]_0\,
      \status_reg_reg[3]\(3 downto 0) => status_reg(3 downto 0),
      \stopbit_fail_cnt_reg[0]\ => deserializer_n_3,
      \stopbit_fail_cnt_reg[1]\ => deserializer_n_4,
      \stopbit_fail_cnt_reg[2]\ => deserializer_n_5,
      \stopbit_fail_cnt_reg[3]\ => deserializer_n_6
    );
\ser_rst_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_pipe(2),
      I1 => rst_pipe(1),
      O => \ser_rst_i_1__4_n_0\
    );
ser_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => ser_clk,
      CE => '1',
      D => \ser_rst_i_1__4_n_0\,
      Q => ser_rst,
      R => '0'
    );
serializer: entity work.block_design_pfs_daughtercard_0_0_serialize
     port map (
      D(0) => tx_fifo_empty,
      cmd_nxt(0) => cmd_nxt(0),
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      ser_rst_reg(33 downto 0) => tx_fifo_rd_data(33 downto 0),
      \status_reg_reg[0]\ => serializer_n_32,
      tx_cnt_reg(31 downto 0) => tx_cnt_reg(31 downto 0)
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_empty,
      Q => status_reg(0),
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_fifo_full,
      Q => status_reg(1),
      R => '0'
    );
\status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_empty,
      Q => status_reg(2),
      R => '0'
    );
\status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rx_fifo_full,
      Q => status_reg(3),
      R => '0'
    );
tx_fifo: entity work.block_design_pfs_daughtercard_0_0_fifo_5
     port map (
      D(1) => tx_fifo_full,
      D(0) => tx_fifo_empty,
      \FSM_onehot_state_reg[1]\ => serializer_n_32,
      Q(31 downto 0) => tx_fifo_wr_data(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      ser_clk => ser_clk,
      ser_rst => ser_rst,
      tx_wr_rdy => tx_wr_rdy,
      \z1_data_reg[33]\(33 downto 0) => tx_fifo_rd_data(33 downto 0)
    );
\tx_fifo_wr_data[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => awready_reg,
      I4 => Q(1),
      I5 => \^tx_fifo_wr_data_reg[31]_0\,
      O => \tx_fifo_wr_data[31]_i_1__4_n_0\
    );
\tx_fifo_wr_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wr_sector_addr_reg[2]\(2),
      I1 => \wr_sector_addr_reg[2]\(0),
      O => \^tx_fifo_wr_data_reg[31]_0\
    );
\tx_fifo_wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(0),
      Q => tx_fifo_wr_data(0),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(10),
      Q => tx_fifo_wr_data(10),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(11),
      Q => tx_fifo_wr_data(11),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(12),
      Q => tx_fifo_wr_data(12),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(13),
      Q => tx_fifo_wr_data(13),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(14),
      Q => tx_fifo_wr_data(14),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(15),
      Q => tx_fifo_wr_data(15),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(16),
      Q => tx_fifo_wr_data(16),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(17),
      Q => tx_fifo_wr_data(17),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(18),
      Q => tx_fifo_wr_data(18),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(19),
      Q => tx_fifo_wr_data(19),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(1),
      Q => tx_fifo_wr_data(1),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(20),
      Q => tx_fifo_wr_data(20),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(21),
      Q => tx_fifo_wr_data(21),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(22),
      Q => tx_fifo_wr_data(22),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(23),
      Q => tx_fifo_wr_data(23),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(24),
      Q => tx_fifo_wr_data(24),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(25),
      Q => tx_fifo_wr_data(25),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(26),
      Q => tx_fifo_wr_data(26),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(27),
      Q => tx_fifo_wr_data(27),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(28),
      Q => tx_fifo_wr_data(28),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(29),
      Q => tx_fifo_wr_data(29),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(2),
      Q => tx_fifo_wr_data(2),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(30),
      Q => tx_fifo_wr_data(30),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(31),
      Q => tx_fifo_wr_data(31),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(3),
      Q => tx_fifo_wr_data(3),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(4),
      Q => tx_fifo_wr_data(4),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(5),
      Q => tx_fifo_wr_data(5),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(6),
      Q => tx_fifo_wr_data(6),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(7),
      Q => tx_fifo_wr_data(7),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(8),
      Q => tx_fifo_wr_data(8),
      R => \^ctrl_reg_reg[2]_0\
    );
\tx_fifo_wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tx_fifo_wr_data[31]_i_1__4_n_0\,
      D => \wr_data_reg[31]\(9),
      Q => tx_fifo_wr_data(9),
      R => \^ctrl_reg_reg[2]_0\
    );
tx_wr_rdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \ctrl_reg_reg_n_0_[0]\,
      I1 => s00_axi_aresetn,
      I2 => \wr_sector_addr_reg[2]\(1),
      I3 => p_1_in,
      I4 => \wr_sector_addr_reg[2]\(0),
      I5 => \wr_sector_addr_reg[2]\(2),
      O => tx_wr_rdy_i_1_n_0
    );
tx_wr_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => tx_wr_rdy_i_1_n_0,
      Q => tx_wr_rdy,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0_pfs_daughtercard is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    rx_err : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk_nxt : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cmd_nxt : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst_nxt : out STD_LOGIC_VECTOR ( 5 downto 0 );
    psu_en : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    ser_clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rclk_nxt : in STD_LOGIC_VECTOR ( 5 downto 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of block_design_pfs_daughtercard_0_0_pfs_daughtercard : entity is "pfs_daughtercard";
end block_design_pfs_daughtercard_0_0_pfs_daughtercard;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0_pfs_daughtercard is
  signal arready_i_2_n_0 : STD_LOGIC;
  signal awready0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal counter_roll : STD_LOGIC;
  signal counter_roll_i_2_n_0 : STD_LOGIC;
  signal counter_roll_i_3_n_0 : STD_LOGIC;
  signal counter_roll_z : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \genblk1[0].i_pfs_sector_n_10\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_11\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_12\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_13\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_14\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_15\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_16\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_17\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_18\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_19\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_20\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_21\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_22\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_23\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_24\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_25\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_26\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_27\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_28\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_29\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_30\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_31\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_32\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_33\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_34\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_35\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_4\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_5\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_6\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_7\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_8\ : STD_LOGIC;
  signal \genblk1[0].i_pfs_sector_n_9\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_10\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_11\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_12\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_13\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_14\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_15\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_16\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_17\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_18\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_19\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_20\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_21\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_22\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_23\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_24\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_25\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_26\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_27\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_28\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_29\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_30\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_31\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_32\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_33\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_34\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_35\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_4\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_5\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_6\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_7\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_8\ : STD_LOGIC;
  signal \genblk1[2].i_pfs_sector_n_9\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_10\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_11\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_12\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_13\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_14\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_15\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_16\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_17\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_18\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_19\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_20\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_21\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_22\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_23\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_24\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_25\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_26\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_27\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_28\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_29\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_30\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_31\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_32\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_33\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_34\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_35\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_4\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_5\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_6\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_7\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_8\ : STD_LOGIC;
  signal \genblk1[4].i_pfs_sector_n_9\ : STD_LOGIC;
  signal \genblk1[5].i_pfs_sector_n_2\ : STD_LOGIC;
  signal \genblk1[5].i_pfs_sector_n_3\ : STD_LOGIC;
  signal \genblk1[5].i_pfs_sector_n_4\ : STD_LOGIC;
  signal \genblk1[5].i_pfs_sector_n_7\ : STD_LOGIC;
  signal \genblk1[5].i_pfs_sector_n_8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_sector_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_sector_addr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \rd_sector_addr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \rd_sector_addr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal rvalid_i_1_n_0 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \sector_rd_data[1]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sector_rd_data[3]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sector_rd_data[5]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel : STD_LOGIC;
  signal \ser_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \ser_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \ser_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \ser_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \ser_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \ser_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \ser_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \ser_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \ser_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \ser_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \ser_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \ser_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \ser_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \ser_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal ser_counter_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ser_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ser_counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ser_counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ser_counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ser_counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ser_counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ser_counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ser_counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ser_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ser_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ser_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ser_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ser_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \timer[0]_i_3_n_0\ : STD_LOGIC;
  signal \timer[0]_i_4_n_0\ : STD_LOGIC;
  signal \timer[0]_i_5_n_0\ : STD_LOGIC;
  signal \timer[0]_i_6_n_0\ : STD_LOGIC;
  signal \timer[12]_i_2_n_0\ : STD_LOGIC;
  signal \timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \timer[16]_i_2_n_0\ : STD_LOGIC;
  signal \timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \timer[20]_i_2_n_0\ : STD_LOGIC;
  signal \timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \timer[24]_i_2_n_0\ : STD_LOGIC;
  signal \timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \timer[28]_i_2_n_0\ : STD_LOGIC;
  signal \timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \timer[4]_i_2_n_0\ : STD_LOGIC;
  signal \timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \timer[8]_i_2_n_0\ : STD_LOGIC;
  signal \timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \timer[8]_i_5_n_0\ : STD_LOGIC;
  signal timer_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \timer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \timer_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \timer_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \timer_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \timer_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \timer_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \timer_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \timer_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \timer_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \timer_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \timer_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \timer_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \timer_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \timer_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \timer_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \timer_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \timer_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_sector_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_sector_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ser_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ser_counter_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_timer_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rd_sector_addr_reg[0]\ : label is "rd_sector_addr_reg[0]";
  attribute ORIG_CELL_NAME of \rd_sector_addr_reg[0]_rep\ : label is "rd_sector_addr_reg[0]";
  attribute ORIG_CELL_NAME of \rd_sector_addr_reg[0]_rep__0\ : label is "rd_sector_addr_reg[0]";
  attribute ORIG_CELL_NAME of \rd_sector_addr_reg[2]\ : label is "rd_sector_addr_reg[2]";
  attribute ORIG_CELL_NAME of \rd_sector_addr_reg[2]_rep\ : label is "rd_sector_addr_reg[2]";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
arready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => arready_i_2_n_0
    );
arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arready_i_2_n_0,
      Q => \^s00_axi_arready\,
      R => \genblk1[5].i_pfs_sector_n_7\
    );
awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => awready0
    );
awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => awready0,
      Q => \^s00_axi_awready\,
      R => '0'
    );
counter_roll_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_roll_i_2_n_0,
      I1 => ser_counter_reg(11),
      I2 => ser_counter_reg(10),
      I3 => ser_counter_reg(9),
      I4 => ser_counter_reg(13),
      I5 => ser_counter_reg(12),
      O => clear
    );
counter_roll_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => ser_counter_reg(7),
      I1 => ser_counter_reg(8),
      I2 => ser_counter_reg(5),
      I3 => ser_counter_reg(6),
      I4 => ser_counter_reg(4),
      I5 => counter_roll_i_3_n_0,
      O => counter_roll_i_2_n_0
    );
counter_roll_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ser_counter_reg(1),
      I1 => ser_counter_reg(0),
      I2 => ser_counter_reg(3),
      I3 => ser_counter_reg(2),
      O => counter_roll_i_3_n_0
    );
counter_roll_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => clear,
      Q => counter_roll,
      R => '0'
    );
\counter_roll_z_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_roll,
      Q => counter_roll_z(0),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\counter_roll_z_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_roll_z(0),
      Q => counter_roll_z(1),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\genblk1[0].i_pfs_sector\: entity work.block_design_pfs_daughtercard_0_0_pfs_sector
     port map (
      Q(2 downto 0) => wr_sector_sel(2 downto 0),
      awready_reg => \^s00_axi_awready\,
      clk_nxt(0) => clk_nxt(0),
      cmd_nxt(0) => cmd_nxt(0),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      psu_en(0) => psu_en(0),
      rclk_nxt(0) => rclk_nxt(0),
      \rd_data_reg[0]\ => \genblk1[0].i_pfs_sector_n_4\,
      \rd_data_reg[10]\ => \genblk1[0].i_pfs_sector_n_14\,
      \rd_data_reg[11]\ => \genblk1[0].i_pfs_sector_n_15\,
      \rd_data_reg[12]\ => \genblk1[0].i_pfs_sector_n_16\,
      \rd_data_reg[13]\ => \genblk1[0].i_pfs_sector_n_17\,
      \rd_data_reg[14]\ => \genblk1[0].i_pfs_sector_n_18\,
      \rd_data_reg[15]\ => \genblk1[0].i_pfs_sector_n_19\,
      \rd_data_reg[16]\ => \genblk1[0].i_pfs_sector_n_20\,
      \rd_data_reg[17]\ => \genblk1[0].i_pfs_sector_n_21\,
      \rd_data_reg[18]\ => \genblk1[0].i_pfs_sector_n_22\,
      \rd_data_reg[19]\ => \genblk1[0].i_pfs_sector_n_23\,
      \rd_data_reg[1]\ => \genblk1[0].i_pfs_sector_n_5\,
      \rd_data_reg[20]\ => \genblk1[0].i_pfs_sector_n_24\,
      \rd_data_reg[21]\ => \genblk1[0].i_pfs_sector_n_25\,
      \rd_data_reg[22]\ => \genblk1[0].i_pfs_sector_n_26\,
      \rd_data_reg[23]\ => \genblk1[0].i_pfs_sector_n_27\,
      \rd_data_reg[24]\ => \genblk1[0].i_pfs_sector_n_28\,
      \rd_data_reg[25]\ => \genblk1[0].i_pfs_sector_n_29\,
      \rd_data_reg[26]\ => \genblk1[0].i_pfs_sector_n_30\,
      \rd_data_reg[27]\ => \genblk1[0].i_pfs_sector_n_31\,
      \rd_data_reg[28]\ => \genblk1[0].i_pfs_sector_n_32\,
      \rd_data_reg[29]\ => \genblk1[0].i_pfs_sector_n_33\,
      \rd_data_reg[2]\ => \genblk1[0].i_pfs_sector_n_6\,
      \rd_data_reg[30]\ => \genblk1[0].i_pfs_sector_n_34\,
      \rd_data_reg[31]\ => \genblk1[0].i_pfs_sector_n_35\,
      \rd_data_reg[3]\ => \genblk1[0].i_pfs_sector_n_7\,
      \rd_data_reg[4]\ => \genblk1[0].i_pfs_sector_n_8\,
      \rd_data_reg[5]\ => \genblk1[0].i_pfs_sector_n_9\,
      \rd_data_reg[6]\ => \genblk1[0].i_pfs_sector_n_10\,
      \rd_data_reg[7]\ => \genblk1[0].i_pfs_sector_n_11\,
      \rd_data_reg[8]\ => \genblk1[0].i_pfs_sector_n_12\,
      \rd_data_reg[9]\ => \genblk1[0].i_pfs_sector_n_13\,
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0_n_0\,
      \rd_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_3\,
      \rd_sector_addr_reg[2]_0\(1 downto 0) => rd_sector_addr(2 downto 1),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep_n_0\,
      resp_nxt(0) => resp_nxt(0),
      rst_nxt(0) => rst_nxt(0),
      rx_err(0) => rx_err(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \genblk1[5].i_pfs_sector_n_7\,
      \sector_rd_data[1]__0\(31 downto 0) => \sector_rd_data[1]__0\(31 downto 0),
      ser_clk => ser_clk,
      \wr_data_reg[31]\(31 downto 0) => wr_data(31 downto 0),
      \wr_sector_addr_reg[1]\ => \genblk1[5].i_pfs_sector_n_8\,
      \wr_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_2\,
      \wr_sector_addr_reg[2]_0\(2 downto 0) => wr_sector_addr(2 downto 0),
      \wr_sector_addr_reg[2]_1\ => \genblk1[5].i_pfs_sector_n_4\
    );
\genblk1[1].i_pfs_sector\: entity work.block_design_pfs_daughtercard_0_0_pfs_sector_0
     port map (
      Q(2 downto 0) => wr_sector_sel(2 downto 0),
      awready_reg => \^s00_axi_awready\,
      clk_nxt(0) => clk_nxt(1),
      cmd_nxt(0) => cmd_nxt(1),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      psu_en(0) => psu_en(1),
      rclk_nxt(0) => rclk_nxt(1),
      \rd_sector_addr_reg[0]_rep__0\ => \rd_sector_addr_reg[0]_rep__0_n_0\,
      \rd_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_3\,
      \rd_sector_addr_reg[2]_0\(1 downto 0) => rd_sector_addr(2 downto 1),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep_n_0\,
      resp_nxt(0) => resp_nxt(1),
      rst_nxt(0) => rst_nxt(1),
      rx_err(0) => rx_err(1),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \genblk1[5].i_pfs_sector_n_7\,
      \sector_rd_data[1]__0\(31 downto 0) => \sector_rd_data[1]__0\(31 downto 0),
      ser_clk => ser_clk,
      \wr_data_reg[31]\(31 downto 0) => wr_data(31 downto 0),
      \wr_sector_addr_reg[1]\ => \genblk1[5].i_pfs_sector_n_8\,
      \wr_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_2\,
      \wr_sector_addr_reg[2]_0\(2 downto 0) => wr_sector_addr(2 downto 0),
      \wr_sector_addr_reg[2]_1\ => \genblk1[5].i_pfs_sector_n_4\
    );
\genblk1[2].i_pfs_sector\: entity work.block_design_pfs_daughtercard_0_0_pfs_sector_1
     port map (
      Q(2 downto 0) => wr_sector_sel(2 downto 0),
      awready_reg => \^s00_axi_awready\,
      clk_nxt(0) => clk_nxt(2),
      cmd_nxt(0) => cmd_nxt(2),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      psu_en(0) => psu_en(2),
      rclk_nxt(0) => rclk_nxt(2),
      \rd_data_reg[0]\ => \genblk1[2].i_pfs_sector_n_4\,
      \rd_data_reg[10]\ => \genblk1[2].i_pfs_sector_n_14\,
      \rd_data_reg[11]\ => \genblk1[2].i_pfs_sector_n_15\,
      \rd_data_reg[12]\ => \genblk1[2].i_pfs_sector_n_16\,
      \rd_data_reg[13]\ => \genblk1[2].i_pfs_sector_n_17\,
      \rd_data_reg[14]\ => \genblk1[2].i_pfs_sector_n_18\,
      \rd_data_reg[15]\ => \genblk1[2].i_pfs_sector_n_19\,
      \rd_data_reg[16]\ => \genblk1[2].i_pfs_sector_n_20\,
      \rd_data_reg[17]\ => \genblk1[2].i_pfs_sector_n_21\,
      \rd_data_reg[18]\ => \genblk1[2].i_pfs_sector_n_22\,
      \rd_data_reg[19]\ => \genblk1[2].i_pfs_sector_n_23\,
      \rd_data_reg[1]\ => \genblk1[2].i_pfs_sector_n_5\,
      \rd_data_reg[20]\ => \genblk1[2].i_pfs_sector_n_24\,
      \rd_data_reg[21]\ => \genblk1[2].i_pfs_sector_n_25\,
      \rd_data_reg[22]\ => \genblk1[2].i_pfs_sector_n_26\,
      \rd_data_reg[23]\ => \genblk1[2].i_pfs_sector_n_27\,
      \rd_data_reg[24]\ => \genblk1[2].i_pfs_sector_n_28\,
      \rd_data_reg[25]\ => \genblk1[2].i_pfs_sector_n_29\,
      \rd_data_reg[26]\ => \genblk1[2].i_pfs_sector_n_30\,
      \rd_data_reg[27]\ => \genblk1[2].i_pfs_sector_n_31\,
      \rd_data_reg[28]\ => \genblk1[2].i_pfs_sector_n_32\,
      \rd_data_reg[29]\ => \genblk1[2].i_pfs_sector_n_33\,
      \rd_data_reg[2]\ => \genblk1[2].i_pfs_sector_n_6\,
      \rd_data_reg[30]\ => \genblk1[2].i_pfs_sector_n_34\,
      \rd_data_reg[31]\ => \genblk1[2].i_pfs_sector_n_35\,
      \rd_data_reg[3]\ => \genblk1[2].i_pfs_sector_n_7\,
      \rd_data_reg[4]\ => \genblk1[2].i_pfs_sector_n_8\,
      \rd_data_reg[5]\ => \genblk1[2].i_pfs_sector_n_9\,
      \rd_data_reg[6]\ => \genblk1[2].i_pfs_sector_n_10\,
      \rd_data_reg[7]\ => \genblk1[2].i_pfs_sector_n_11\,
      \rd_data_reg[8]\ => \genblk1[2].i_pfs_sector_n_12\,
      \rd_data_reg[9]\ => \genblk1[2].i_pfs_sector_n_13\,
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep_n_0\,
      \rd_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_3\,
      \rd_sector_addr_reg[2]_0\(1 downto 0) => rd_sector_addr(2 downto 1),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep_n_0\,
      resp_nxt(0) => resp_nxt(2),
      rst_nxt(0) => rst_nxt(2),
      rx_err(0) => rx_err(2),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \genblk1[5].i_pfs_sector_n_7\,
      \sector_rd_data[3]__0\(31 downto 0) => \sector_rd_data[3]__0\(31 downto 0),
      ser_clk => ser_clk,
      \wr_data_reg[31]\(31 downto 0) => wr_data(31 downto 0),
      \wr_sector_addr_reg[1]\ => \genblk1[5].i_pfs_sector_n_8\,
      \wr_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_2\,
      \wr_sector_addr_reg[2]_0\(2 downto 0) => wr_sector_addr(2 downto 0),
      \wr_sector_addr_reg[2]_1\ => \genblk1[5].i_pfs_sector_n_4\
    );
\genblk1[3].i_pfs_sector\: entity work.block_design_pfs_daughtercard_0_0_pfs_sector_2
     port map (
      Q(2 downto 0) => wr_sector_sel(2 downto 0),
      awready_reg => \^s00_axi_awready\,
      clk_nxt(0) => clk_nxt(3),
      cmd_nxt(0) => cmd_nxt(3),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      psu_en(0) => psu_en(3),
      rclk_nxt(0) => rclk_nxt(3),
      \rd_sector_addr_reg[0]_rep\ => \rd_sector_addr_reg[0]_rep_n_0\,
      \rd_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_3\,
      \rd_sector_addr_reg[2]_0\(1 downto 0) => rd_sector_addr(2 downto 1),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep_n_0\,
      resp_nxt(0) => resp_nxt(3),
      rst_nxt(0) => rst_nxt(3),
      rx_err(0) => rx_err(3),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \genblk1[5].i_pfs_sector_n_7\,
      \sector_rd_data[3]__0\(31 downto 0) => \sector_rd_data[3]__0\(31 downto 0),
      ser_clk => ser_clk,
      \wr_data_reg[31]\(31 downto 0) => wr_data(31 downto 0),
      \wr_sector_addr_reg[1]\ => \genblk1[5].i_pfs_sector_n_8\,
      \wr_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_2\,
      \wr_sector_addr_reg[2]_0\(2 downto 0) => wr_sector_addr(2 downto 0),
      \wr_sector_addr_reg[2]_1\ => \genblk1[5].i_pfs_sector_n_4\
    );
\genblk1[4].i_pfs_sector\: entity work.block_design_pfs_daughtercard_0_0_pfs_sector_3
     port map (
      D(31) => \genblk1[4].i_pfs_sector_n_4\,
      D(30) => \genblk1[4].i_pfs_sector_n_5\,
      D(29) => \genblk1[4].i_pfs_sector_n_6\,
      D(28) => \genblk1[4].i_pfs_sector_n_7\,
      D(27) => \genblk1[4].i_pfs_sector_n_8\,
      D(26) => \genblk1[4].i_pfs_sector_n_9\,
      D(25) => \genblk1[4].i_pfs_sector_n_10\,
      D(24) => \genblk1[4].i_pfs_sector_n_11\,
      D(23) => \genblk1[4].i_pfs_sector_n_12\,
      D(22) => \genblk1[4].i_pfs_sector_n_13\,
      D(21) => \genblk1[4].i_pfs_sector_n_14\,
      D(20) => \genblk1[4].i_pfs_sector_n_15\,
      D(19) => \genblk1[4].i_pfs_sector_n_16\,
      D(18) => \genblk1[4].i_pfs_sector_n_17\,
      D(17) => \genblk1[4].i_pfs_sector_n_18\,
      D(16) => \genblk1[4].i_pfs_sector_n_19\,
      D(15) => \genblk1[4].i_pfs_sector_n_20\,
      D(14) => \genblk1[4].i_pfs_sector_n_21\,
      D(13) => \genblk1[4].i_pfs_sector_n_22\,
      D(12) => \genblk1[4].i_pfs_sector_n_23\,
      D(11) => \genblk1[4].i_pfs_sector_n_24\,
      D(10) => \genblk1[4].i_pfs_sector_n_25\,
      D(9) => \genblk1[4].i_pfs_sector_n_26\,
      D(8) => \genblk1[4].i_pfs_sector_n_27\,
      D(7) => \genblk1[4].i_pfs_sector_n_28\,
      D(6) => \genblk1[4].i_pfs_sector_n_29\,
      D(5) => \genblk1[4].i_pfs_sector_n_30\,
      D(4) => \genblk1[4].i_pfs_sector_n_31\,
      D(3) => \genblk1[4].i_pfs_sector_n_32\,
      D(2) => \genblk1[4].i_pfs_sector_n_33\,
      D(1) => \genblk1[4].i_pfs_sector_n_34\,
      D(0) => \genblk1[4].i_pfs_sector_n_35\,
      Q(2 downto 0) => wr_sector_sel(2 downto 0),
      awready_reg => \^s00_axi_awready\,
      clk_nxt(0) => clk_nxt(4),
      cmd_nxt(0) => cmd_nxt(4),
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      psu_en(0) => psu_en(4),
      rclk_nxt(0) => rclk_nxt(4),
      \rd_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_3\,
      \rd_sector_addr_reg[2]_0\(2 downto 0) => rd_sector_addr(2 downto 0),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep_n_0\,
      \rd_sector_sel_reg[0]\ => \genblk1[2].i_pfs_sector_n_4\,
      \rd_sector_sel_reg[0]_0\ => \genblk1[0].i_pfs_sector_n_4\,
      \rd_sector_sel_reg[0]_1\ => \genblk1[2].i_pfs_sector_n_5\,
      \rd_sector_sel_reg[0]_10\ => \genblk1[0].i_pfs_sector_n_9\,
      \rd_sector_sel_reg[0]_11\ => \genblk1[2].i_pfs_sector_n_10\,
      \rd_sector_sel_reg[0]_12\ => \genblk1[0].i_pfs_sector_n_10\,
      \rd_sector_sel_reg[0]_13\ => \genblk1[2].i_pfs_sector_n_11\,
      \rd_sector_sel_reg[0]_14\ => \genblk1[0].i_pfs_sector_n_11\,
      \rd_sector_sel_reg[0]_15\ => \genblk1[2].i_pfs_sector_n_12\,
      \rd_sector_sel_reg[0]_16\ => \genblk1[0].i_pfs_sector_n_12\,
      \rd_sector_sel_reg[0]_17\ => \genblk1[2].i_pfs_sector_n_13\,
      \rd_sector_sel_reg[0]_18\ => \genblk1[0].i_pfs_sector_n_13\,
      \rd_sector_sel_reg[0]_19\ => \genblk1[2].i_pfs_sector_n_14\,
      \rd_sector_sel_reg[0]_2\ => \genblk1[0].i_pfs_sector_n_5\,
      \rd_sector_sel_reg[0]_20\ => \genblk1[0].i_pfs_sector_n_14\,
      \rd_sector_sel_reg[0]_21\ => \genblk1[2].i_pfs_sector_n_15\,
      \rd_sector_sel_reg[0]_22\ => \genblk1[0].i_pfs_sector_n_15\,
      \rd_sector_sel_reg[0]_23\ => \genblk1[2].i_pfs_sector_n_16\,
      \rd_sector_sel_reg[0]_24\ => \genblk1[0].i_pfs_sector_n_16\,
      \rd_sector_sel_reg[0]_25\ => \genblk1[2].i_pfs_sector_n_17\,
      \rd_sector_sel_reg[0]_26\ => \genblk1[0].i_pfs_sector_n_17\,
      \rd_sector_sel_reg[0]_27\ => \genblk1[2].i_pfs_sector_n_18\,
      \rd_sector_sel_reg[0]_28\ => \genblk1[0].i_pfs_sector_n_18\,
      \rd_sector_sel_reg[0]_29\ => \genblk1[2].i_pfs_sector_n_19\,
      \rd_sector_sel_reg[0]_3\ => \genblk1[2].i_pfs_sector_n_6\,
      \rd_sector_sel_reg[0]_30\ => \genblk1[0].i_pfs_sector_n_19\,
      \rd_sector_sel_reg[0]_31\ => \genblk1[2].i_pfs_sector_n_20\,
      \rd_sector_sel_reg[0]_32\ => \genblk1[0].i_pfs_sector_n_20\,
      \rd_sector_sel_reg[0]_33\ => \genblk1[2].i_pfs_sector_n_21\,
      \rd_sector_sel_reg[0]_34\ => \genblk1[0].i_pfs_sector_n_21\,
      \rd_sector_sel_reg[0]_35\ => \genblk1[2].i_pfs_sector_n_22\,
      \rd_sector_sel_reg[0]_36\ => \genblk1[0].i_pfs_sector_n_22\,
      \rd_sector_sel_reg[0]_37\ => \genblk1[2].i_pfs_sector_n_23\,
      \rd_sector_sel_reg[0]_38\ => \genblk1[0].i_pfs_sector_n_23\,
      \rd_sector_sel_reg[0]_39\ => \genblk1[2].i_pfs_sector_n_24\,
      \rd_sector_sel_reg[0]_4\ => \genblk1[0].i_pfs_sector_n_6\,
      \rd_sector_sel_reg[0]_40\ => \genblk1[0].i_pfs_sector_n_24\,
      \rd_sector_sel_reg[0]_41\ => \genblk1[2].i_pfs_sector_n_25\,
      \rd_sector_sel_reg[0]_42\ => \genblk1[0].i_pfs_sector_n_25\,
      \rd_sector_sel_reg[0]_43\ => \genblk1[2].i_pfs_sector_n_26\,
      \rd_sector_sel_reg[0]_44\ => \genblk1[0].i_pfs_sector_n_26\,
      \rd_sector_sel_reg[0]_45\ => \genblk1[2].i_pfs_sector_n_27\,
      \rd_sector_sel_reg[0]_46\ => \genblk1[0].i_pfs_sector_n_27\,
      \rd_sector_sel_reg[0]_47\ => \genblk1[2].i_pfs_sector_n_28\,
      \rd_sector_sel_reg[0]_48\ => \genblk1[0].i_pfs_sector_n_28\,
      \rd_sector_sel_reg[0]_49\ => \genblk1[2].i_pfs_sector_n_29\,
      \rd_sector_sel_reg[0]_5\ => \genblk1[2].i_pfs_sector_n_7\,
      \rd_sector_sel_reg[0]_50\ => \genblk1[0].i_pfs_sector_n_29\,
      \rd_sector_sel_reg[0]_51\ => \genblk1[2].i_pfs_sector_n_30\,
      \rd_sector_sel_reg[0]_52\ => \genblk1[0].i_pfs_sector_n_30\,
      \rd_sector_sel_reg[0]_53\ => \genblk1[2].i_pfs_sector_n_31\,
      \rd_sector_sel_reg[0]_54\ => \genblk1[0].i_pfs_sector_n_31\,
      \rd_sector_sel_reg[0]_55\ => \genblk1[2].i_pfs_sector_n_32\,
      \rd_sector_sel_reg[0]_56\ => \genblk1[0].i_pfs_sector_n_32\,
      \rd_sector_sel_reg[0]_57\ => \genblk1[2].i_pfs_sector_n_33\,
      \rd_sector_sel_reg[0]_58\ => \genblk1[0].i_pfs_sector_n_33\,
      \rd_sector_sel_reg[0]_59\ => \genblk1[2].i_pfs_sector_n_34\,
      \rd_sector_sel_reg[0]_6\ => \genblk1[0].i_pfs_sector_n_7\,
      \rd_sector_sel_reg[0]_60\ => \genblk1[0].i_pfs_sector_n_34\,
      \rd_sector_sel_reg[0]_61\ => \genblk1[2].i_pfs_sector_n_35\,
      \rd_sector_sel_reg[0]_62\ => \genblk1[0].i_pfs_sector_n_35\,
      \rd_sector_sel_reg[0]_7\ => \genblk1[2].i_pfs_sector_n_8\,
      \rd_sector_sel_reg[0]_8\ => \genblk1[0].i_pfs_sector_n_8\,
      \rd_sector_sel_reg[0]_9\ => \genblk1[2].i_pfs_sector_n_9\,
      resp_nxt(0) => resp_nxt(4),
      rst_nxt(0) => rst_nxt(4),
      rx_err(0) => rx_err(4),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \genblk1[5].i_pfs_sector_n_7\,
      \sector_rd_data[5]__0\(31 downto 0) => \sector_rd_data[5]__0\(31 downto 0),
      ser_clk => ser_clk,
      timer_reg(31 downto 0) => timer_reg(31 downto 0),
      \wr_data_reg[31]\(31 downto 0) => wr_data(31 downto 0),
      \wr_sector_addr_reg[1]\ => \genblk1[5].i_pfs_sector_n_8\,
      \wr_sector_addr_reg[2]\ => \genblk1[5].i_pfs_sector_n_2\,
      \wr_sector_addr_reg[2]_0\(2 downto 0) => wr_sector_addr(2 downto 0),
      \wr_sector_addr_reg[2]_1\ => \genblk1[5].i_pfs_sector_n_4\
    );
\genblk1[5].i_pfs_sector\: entity work.block_design_pfs_daughtercard_0_0_pfs_sector_4
     port map (
      Q(2 downto 0) => wr_sector_sel(2 downto 0),
      awready_reg => \^s00_axi_awready\,
      clk_nxt(0) => clk_nxt(5),
      cmd_nxt(0) => cmd_nxt(5),
      \counter_soft_rst_reg[0]_0\ => \genblk1[5].i_pfs_sector_n_2\,
      \ctrl_reg_reg[0]_0\ => \genblk1[5].i_pfs_sector_n_8\,
      \ctrl_reg_reg[2]_0\ => \genblk1[5].i_pfs_sector_n_7\,
      p_0_in(3 downto 0) => p_0_in(3 downto 0),
      psu_en(0) => psu_en(5),
      rclk_nxt(0) => rclk_nxt(5),
      \rd_sector_addr_reg[2]\(2 downto 0) => rd_sector_addr(2 downto 0),
      \rd_sector_addr_reg[2]_rep\ => \rd_sector_addr_reg[2]_rep_n_0\,
      resp_nxt(0) => resp_nxt(5),
      rst_nxt(0) => rst_nxt(5),
      rx_err(0) => rx_err(5),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sector_rd_data[5]__0\(31 downto 0) => \sector_rd_data[5]__0\(31 downto 0),
      ser_clk => ser_clk,
      \status_reg_reg[2]_0\ => \genblk1[5].i_pfs_sector_n_3\,
      \tx_fifo_wr_data_reg[31]_0\ => \genblk1[5].i_pfs_sector_n_4\,
      \wr_data_reg[31]\(31 downto 0) => wr_data(31 downto 0),
      \wr_sector_addr_reg[2]\(2 downto 0) => wr_sector_addr(2 downto 0)
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_35\,
      Q => s00_axi_rdata(0),
      R => '0'
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_25\,
      Q => s00_axi_rdata(10),
      R => '0'
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_24\,
      Q => s00_axi_rdata(11),
      R => '0'
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_23\,
      Q => s00_axi_rdata(12),
      R => '0'
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_22\,
      Q => s00_axi_rdata(13),
      R => '0'
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_21\,
      Q => s00_axi_rdata(14),
      R => '0'
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_20\,
      Q => s00_axi_rdata(15),
      R => '0'
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_19\,
      Q => s00_axi_rdata(16),
      R => '0'
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_18\,
      Q => s00_axi_rdata(17),
      R => '0'
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_17\,
      Q => s00_axi_rdata(18),
      R => '0'
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_16\,
      Q => s00_axi_rdata(19),
      R => '0'
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_34\,
      Q => s00_axi_rdata(1),
      R => '0'
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_15\,
      Q => s00_axi_rdata(20),
      R => '0'
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_14\,
      Q => s00_axi_rdata(21),
      R => '0'
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_13\,
      Q => s00_axi_rdata(22),
      R => '0'
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_12\,
      Q => s00_axi_rdata(23),
      R => '0'
    );
\rd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_11\,
      Q => s00_axi_rdata(24),
      R => '0'
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_10\,
      Q => s00_axi_rdata(25),
      R => '0'
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_9\,
      Q => s00_axi_rdata(26),
      R => '0'
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_8\,
      Q => s00_axi_rdata(27),
      R => '0'
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_7\,
      Q => s00_axi_rdata(28),
      R => '0'
    );
\rd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_6\,
      Q => s00_axi_rdata(29),
      R => '0'
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_33\,
      Q => s00_axi_rdata(2),
      R => '0'
    );
\rd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_5\,
      Q => s00_axi_rdata(30),
      R => '0'
    );
\rd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_4\,
      Q => s00_axi_rdata(31),
      R => '0'
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_32\,
      Q => s00_axi_rdata(3),
      R => '0'
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_31\,
      Q => s00_axi_rdata(4),
      R => '0'
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_30\,
      Q => s00_axi_rdata(5),
      R => '0'
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_29\,
      Q => s00_axi_rdata(6),
      R => '0'
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_28\,
      Q => s00_axi_rdata(7),
      R => '0'
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_27\,
      Q => s00_axi_rdata(8),
      R => '0'
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^s00_axi_arready\,
      D => \genblk1[4].i_pfs_sector_n_26\,
      Q => s00_axi_rdata(9),
      R => '0'
    );
rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^s00_axi_arready\,
      Q => p_0_in(3),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\rd_sector_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(0),
      Q => rd_sector_addr(0),
      R => '0'
    );
\rd_sector_addr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(0),
      Q => \rd_sector_addr_reg[0]_rep_n_0\,
      R => '0'
    );
\rd_sector_addr_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(0),
      Q => \rd_sector_addr_reg[0]_rep__0_n_0\,
      R => '0'
    );
\rd_sector_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(1),
      Q => rd_sector_addr(1),
      R => '0'
    );
\rd_sector_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(2),
      Q => rd_sector_addr(2),
      R => '0'
    );
\rd_sector_addr_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(2),
      Q => \rd_sector_addr_reg[2]_rep_n_0\,
      R => '0'
    );
\rd_sector_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(3),
      Q => p_0_in(0),
      R => '0'
    );
\rd_sector_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(4),
      Q => p_0_in(1),
      R => '0'
    );
\rd_sector_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => arready_i_2_n_0,
      D => s00_axi_araddr(5),
      Q => p_0_in(2),
      R => '0'
    );
rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_rready,
      I2 => \^s00_axi_rvalid\,
      O => rvalid_i_1_n_0
    );
rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\ser_counter[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(3),
      O => \ser_counter[0]_i_2_n_0\
    );
\ser_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(2),
      O => \ser_counter[0]_i_3_n_0\
    );
\ser_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(1),
      O => \ser_counter[0]_i_4_n_0\
    );
\ser_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ser_counter_reg(0),
      O => \ser_counter[0]_i_5_n_0\
    );
\ser_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(13),
      O => \ser_counter[12]_i_2_n_0\
    );
\ser_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(12),
      O => \ser_counter[12]_i_3_n_0\
    );
\ser_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(7),
      O => \ser_counter[4]_i_2_n_0\
    );
\ser_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(6),
      O => \ser_counter[4]_i_3_n_0\
    );
\ser_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(5),
      O => \ser_counter[4]_i_4_n_0\
    );
\ser_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(4),
      O => \ser_counter[4]_i_5_n_0\
    );
\ser_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(11),
      O => \ser_counter[8]_i_2_n_0\
    );
\ser_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(10),
      O => \ser_counter[8]_i_3_n_0\
    );
\ser_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(9),
      O => \ser_counter[8]_i_4_n_0\
    );
\ser_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ser_counter_reg(8),
      O => \ser_counter[8]_i_5_n_0\
    );
\ser_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[0]_i_1_n_7\,
      Q => ser_counter_reg(0),
      R => clear
    );
\ser_counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ser_counter_reg[0]_i_1_n_0\,
      CO(2) => \ser_counter_reg[0]_i_1_n_1\,
      CO(1) => \ser_counter_reg[0]_i_1_n_2\,
      CO(0) => \ser_counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \ser_counter_reg[0]_i_1_n_4\,
      O(2) => \ser_counter_reg[0]_i_1_n_5\,
      O(1) => \ser_counter_reg[0]_i_1_n_6\,
      O(0) => \ser_counter_reg[0]_i_1_n_7\,
      S(3) => \ser_counter[0]_i_2_n_0\,
      S(2) => \ser_counter[0]_i_3_n_0\,
      S(1) => \ser_counter[0]_i_4_n_0\,
      S(0) => \ser_counter[0]_i_5_n_0\
    );
\ser_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[8]_i_1_n_5\,
      Q => ser_counter_reg(10),
      R => clear
    );
\ser_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[8]_i_1_n_4\,
      Q => ser_counter_reg(11),
      R => clear
    );
\ser_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[12]_i_1_n_7\,
      Q => ser_counter_reg(12),
      R => clear
    );
\ser_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ser_counter_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_ser_counter_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ser_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ser_counter_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \ser_counter_reg[12]_i_1_n_6\,
      O(0) => \ser_counter_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \ser_counter[12]_i_2_n_0\,
      S(0) => \ser_counter[12]_i_3_n_0\
    );
\ser_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[12]_i_1_n_6\,
      Q => ser_counter_reg(13),
      R => clear
    );
\ser_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[0]_i_1_n_6\,
      Q => ser_counter_reg(1),
      R => clear
    );
\ser_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[0]_i_1_n_5\,
      Q => ser_counter_reg(2),
      R => clear
    );
\ser_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[0]_i_1_n_4\,
      Q => ser_counter_reg(3),
      R => clear
    );
\ser_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[4]_i_1_n_7\,
      Q => ser_counter_reg(4),
      R => clear
    );
\ser_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ser_counter_reg[0]_i_1_n_0\,
      CO(3) => \ser_counter_reg[4]_i_1_n_0\,
      CO(2) => \ser_counter_reg[4]_i_1_n_1\,
      CO(1) => \ser_counter_reg[4]_i_1_n_2\,
      CO(0) => \ser_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ser_counter_reg[4]_i_1_n_4\,
      O(2) => \ser_counter_reg[4]_i_1_n_5\,
      O(1) => \ser_counter_reg[4]_i_1_n_6\,
      O(0) => \ser_counter_reg[4]_i_1_n_7\,
      S(3) => \ser_counter[4]_i_2_n_0\,
      S(2) => \ser_counter[4]_i_3_n_0\,
      S(1) => \ser_counter[4]_i_4_n_0\,
      S(0) => \ser_counter[4]_i_5_n_0\
    );
\ser_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[4]_i_1_n_6\,
      Q => ser_counter_reg(5),
      R => clear
    );
\ser_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[4]_i_1_n_5\,
      Q => ser_counter_reg(6),
      R => clear
    );
\ser_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[4]_i_1_n_4\,
      Q => ser_counter_reg(7),
      R => clear
    );
\ser_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[8]_i_1_n_7\,
      Q => ser_counter_reg(8),
      R => clear
    );
\ser_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ser_counter_reg[4]_i_1_n_0\,
      CO(3) => \ser_counter_reg[8]_i_1_n_0\,
      CO(2) => \ser_counter_reg[8]_i_1_n_1\,
      CO(1) => \ser_counter_reg[8]_i_1_n_2\,
      CO(0) => \ser_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ser_counter_reg[8]_i_1_n_4\,
      O(2) => \ser_counter_reg[8]_i_1_n_5\,
      O(1) => \ser_counter_reg[8]_i_1_n_6\,
      O(0) => \ser_counter_reg[8]_i_1_n_7\,
      S(3) => \ser_counter[8]_i_2_n_0\,
      S(2) => \ser_counter[8]_i_3_n_0\,
      S(1) => \ser_counter[8]_i_4_n_0\,
      S(0) => \ser_counter[8]_i_5_n_0\
    );
\ser_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ser_clk,
      CE => '1',
      D => \ser_counter_reg[8]_i_1_n_6\,
      Q => ser_counter_reg(9),
      R => clear
    );
\timer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_roll_z(0),
      I1 => counter_roll_z(1),
      O => sel
    );
\timer[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(3),
      O => \timer[0]_i_3_n_0\
    );
\timer[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(2),
      O => \timer[0]_i_4_n_0\
    );
\timer[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(1),
      O => \timer[0]_i_5_n_0\
    );
\timer[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer_reg(0),
      O => \timer[0]_i_6_n_0\
    );
\timer[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(15),
      O => \timer[12]_i_2_n_0\
    );
\timer[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(14),
      O => \timer[12]_i_3_n_0\
    );
\timer[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(13),
      O => \timer[12]_i_4_n_0\
    );
\timer[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(12),
      O => \timer[12]_i_5_n_0\
    );
\timer[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(19),
      O => \timer[16]_i_2_n_0\
    );
\timer[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(18),
      O => \timer[16]_i_3_n_0\
    );
\timer[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(17),
      O => \timer[16]_i_4_n_0\
    );
\timer[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(16),
      O => \timer[16]_i_5_n_0\
    );
\timer[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(23),
      O => \timer[20]_i_2_n_0\
    );
\timer[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(22),
      O => \timer[20]_i_3_n_0\
    );
\timer[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(21),
      O => \timer[20]_i_4_n_0\
    );
\timer[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(20),
      O => \timer[20]_i_5_n_0\
    );
\timer[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(27),
      O => \timer[24]_i_2_n_0\
    );
\timer[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(26),
      O => \timer[24]_i_3_n_0\
    );
\timer[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(25),
      O => \timer[24]_i_4_n_0\
    );
\timer[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(24),
      O => \timer[24]_i_5_n_0\
    );
\timer[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(31),
      O => \timer[28]_i_2_n_0\
    );
\timer[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(30),
      O => \timer[28]_i_3_n_0\
    );
\timer[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(29),
      O => \timer[28]_i_4_n_0\
    );
\timer[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(28),
      O => \timer[28]_i_5_n_0\
    );
\timer[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(7),
      O => \timer[4]_i_2_n_0\
    );
\timer[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(6),
      O => \timer[4]_i_3_n_0\
    );
\timer[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(5),
      O => \timer[4]_i_4_n_0\
    );
\timer[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(4),
      O => \timer[4]_i_5_n_0\
    );
\timer[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(11),
      O => \timer[8]_i_2_n_0\
    );
\timer[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(10),
      O => \timer[8]_i_3_n_0\
    );
\timer[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(9),
      O => \timer[8]_i_4_n_0\
    );
\timer[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_reg(8),
      O => \timer[8]_i_5_n_0\
    );
\timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[0]_i_2_n_7\,
      Q => timer_reg(0),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \timer_reg[0]_i_2_n_0\,
      CO(2) => \timer_reg[0]_i_2_n_1\,
      CO(1) => \timer_reg[0]_i_2_n_2\,
      CO(0) => \timer_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \timer_reg[0]_i_2_n_4\,
      O(2) => \timer_reg[0]_i_2_n_5\,
      O(1) => \timer_reg[0]_i_2_n_6\,
      O(0) => \timer_reg[0]_i_2_n_7\,
      S(3) => \timer[0]_i_3_n_0\,
      S(2) => \timer[0]_i_4_n_0\,
      S(1) => \timer[0]_i_5_n_0\,
      S(0) => \timer[0]_i_6_n_0\
    );
\timer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[8]_i_1_n_5\,
      Q => timer_reg(10),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[8]_i_1_n_4\,
      Q => timer_reg(11),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[12]_i_1_n_7\,
      Q => timer_reg(12),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[8]_i_1_n_0\,
      CO(3) => \timer_reg[12]_i_1_n_0\,
      CO(2) => \timer_reg[12]_i_1_n_1\,
      CO(1) => \timer_reg[12]_i_1_n_2\,
      CO(0) => \timer_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \timer_reg[12]_i_1_n_4\,
      O(2) => \timer_reg[12]_i_1_n_5\,
      O(1) => \timer_reg[12]_i_1_n_6\,
      O(0) => \timer_reg[12]_i_1_n_7\,
      S(3) => \timer[12]_i_2_n_0\,
      S(2) => \timer[12]_i_3_n_0\,
      S(1) => \timer[12]_i_4_n_0\,
      S(0) => \timer[12]_i_5_n_0\
    );
\timer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[12]_i_1_n_6\,
      Q => timer_reg(13),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[12]_i_1_n_5\,
      Q => timer_reg(14),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[12]_i_1_n_4\,
      Q => timer_reg(15),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[16]_i_1_n_7\,
      Q => timer_reg(16),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[12]_i_1_n_0\,
      CO(3) => \timer_reg[16]_i_1_n_0\,
      CO(2) => \timer_reg[16]_i_1_n_1\,
      CO(1) => \timer_reg[16]_i_1_n_2\,
      CO(0) => \timer_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \timer_reg[16]_i_1_n_4\,
      O(2) => \timer_reg[16]_i_1_n_5\,
      O(1) => \timer_reg[16]_i_1_n_6\,
      O(0) => \timer_reg[16]_i_1_n_7\,
      S(3) => \timer[16]_i_2_n_0\,
      S(2) => \timer[16]_i_3_n_0\,
      S(1) => \timer[16]_i_4_n_0\,
      S(0) => \timer[16]_i_5_n_0\
    );
\timer_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[16]_i_1_n_6\,
      Q => timer_reg(17),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[16]_i_1_n_5\,
      Q => timer_reg(18),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[16]_i_1_n_4\,
      Q => timer_reg(19),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[0]_i_2_n_6\,
      Q => timer_reg(1),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[20]_i_1_n_7\,
      Q => timer_reg(20),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[16]_i_1_n_0\,
      CO(3) => \timer_reg[20]_i_1_n_0\,
      CO(2) => \timer_reg[20]_i_1_n_1\,
      CO(1) => \timer_reg[20]_i_1_n_2\,
      CO(0) => \timer_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \timer_reg[20]_i_1_n_4\,
      O(2) => \timer_reg[20]_i_1_n_5\,
      O(1) => \timer_reg[20]_i_1_n_6\,
      O(0) => \timer_reg[20]_i_1_n_7\,
      S(3) => \timer[20]_i_2_n_0\,
      S(2) => \timer[20]_i_3_n_0\,
      S(1) => \timer[20]_i_4_n_0\,
      S(0) => \timer[20]_i_5_n_0\
    );
\timer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[20]_i_1_n_6\,
      Q => timer_reg(21),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[20]_i_1_n_5\,
      Q => timer_reg(22),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[20]_i_1_n_4\,
      Q => timer_reg(23),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[24]_i_1_n_7\,
      Q => timer_reg(24),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[20]_i_1_n_0\,
      CO(3) => \timer_reg[24]_i_1_n_0\,
      CO(2) => \timer_reg[24]_i_1_n_1\,
      CO(1) => \timer_reg[24]_i_1_n_2\,
      CO(0) => \timer_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \timer_reg[24]_i_1_n_4\,
      O(2) => \timer_reg[24]_i_1_n_5\,
      O(1) => \timer_reg[24]_i_1_n_6\,
      O(0) => \timer_reg[24]_i_1_n_7\,
      S(3) => \timer[24]_i_2_n_0\,
      S(2) => \timer[24]_i_3_n_0\,
      S(1) => \timer[24]_i_4_n_0\,
      S(0) => \timer[24]_i_5_n_0\
    );
\timer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[24]_i_1_n_6\,
      Q => timer_reg(25),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[24]_i_1_n_5\,
      Q => timer_reg(26),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[24]_i_1_n_4\,
      Q => timer_reg(27),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[28]_i_1_n_7\,
      Q => timer_reg(28),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[24]_i_1_n_0\,
      CO(3) => \NLW_timer_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \timer_reg[28]_i_1_n_1\,
      CO(1) => \timer_reg[28]_i_1_n_2\,
      CO(0) => \timer_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \timer_reg[28]_i_1_n_4\,
      O(2) => \timer_reg[28]_i_1_n_5\,
      O(1) => \timer_reg[28]_i_1_n_6\,
      O(0) => \timer_reg[28]_i_1_n_7\,
      S(3) => \timer[28]_i_2_n_0\,
      S(2) => \timer[28]_i_3_n_0\,
      S(1) => \timer[28]_i_4_n_0\,
      S(0) => \timer[28]_i_5_n_0\
    );
\timer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[28]_i_1_n_6\,
      Q => timer_reg(29),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[0]_i_2_n_5\,
      Q => timer_reg(2),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[28]_i_1_n_5\,
      Q => timer_reg(30),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[28]_i_1_n_4\,
      Q => timer_reg(31),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[0]_i_2_n_4\,
      Q => timer_reg(3),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[4]_i_1_n_7\,
      Q => timer_reg(4),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[0]_i_2_n_0\,
      CO(3) => \timer_reg[4]_i_1_n_0\,
      CO(2) => \timer_reg[4]_i_1_n_1\,
      CO(1) => \timer_reg[4]_i_1_n_2\,
      CO(0) => \timer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \timer_reg[4]_i_1_n_4\,
      O(2) => \timer_reg[4]_i_1_n_5\,
      O(1) => \timer_reg[4]_i_1_n_6\,
      O(0) => \timer_reg[4]_i_1_n_7\,
      S(3) => \timer[4]_i_2_n_0\,
      S(2) => \timer[4]_i_3_n_0\,
      S(1) => \timer[4]_i_4_n_0\,
      S(0) => \timer[4]_i_5_n_0\
    );
\timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[4]_i_1_n_6\,
      Q => timer_reg(5),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[4]_i_1_n_5\,
      Q => timer_reg(6),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[4]_i_1_n_4\,
      Q => timer_reg(7),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[8]_i_1_n_7\,
      Q => timer_reg(8),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\timer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[4]_i_1_n_0\,
      CO(3) => \timer_reg[8]_i_1_n_0\,
      CO(2) => \timer_reg[8]_i_1_n_1\,
      CO(1) => \timer_reg[8]_i_1_n_2\,
      CO(0) => \timer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \timer_reg[8]_i_1_n_4\,
      O(2) => \timer_reg[8]_i_1_n_5\,
      O(1) => \timer_reg[8]_i_1_n_6\,
      O(0) => \timer_reg[8]_i_1_n_7\,
      S(3) => \timer[8]_i_2_n_0\,
      S(2) => \timer[8]_i_3_n_0\,
      S(1) => \timer[8]_i_4_n_0\,
      S(0) => \timer[8]_i_5_n_0\
    );
\timer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sel,
      D => \timer_reg[8]_i_1_n_6\,
      Q => timer_reg(9),
      R => \genblk1[5].i_pfs_sector_n_7\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(0),
      Q => wr_data(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(10),
      Q => wr_data(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(11),
      Q => wr_data(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(12),
      Q => wr_data(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(13),
      Q => wr_data(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(14),
      Q => wr_data(14),
      R => '0'
    );
\wr_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(15),
      Q => wr_data(15),
      R => '0'
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(16),
      Q => wr_data(16),
      R => '0'
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(17),
      Q => wr_data(17),
      R => '0'
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(18),
      Q => wr_data(18),
      R => '0'
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(19),
      Q => wr_data(19),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(1),
      Q => wr_data(1),
      R => '0'
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(20),
      Q => wr_data(20),
      R => '0'
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(21),
      Q => wr_data(21),
      R => '0'
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(22),
      Q => wr_data(22),
      R => '0'
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(23),
      Q => wr_data(23),
      R => '0'
    );
\wr_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(24),
      Q => wr_data(24),
      R => '0'
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(25),
      Q => wr_data(25),
      R => '0'
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(26),
      Q => wr_data(26),
      R => '0'
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(27),
      Q => wr_data(27),
      R => '0'
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(28),
      Q => wr_data(28),
      R => '0'
    );
\wr_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(29),
      Q => wr_data(29),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(2),
      Q => wr_data(2),
      R => '0'
    );
\wr_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(30),
      Q => wr_data(30),
      R => '0'
    );
\wr_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(31),
      Q => wr_data(31),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(3),
      Q => wr_data(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(4),
      Q => wr_data(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(5),
      Q => wr_data(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(6),
      Q => wr_data(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(7),
      Q => wr_data(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(8),
      Q => wr_data(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_wdata(9),
      Q => wr_data(9),
      R => '0'
    );
\wr_sector_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_awaddr(0),
      Q => wr_sector_addr(0),
      R => '0'
    );
\wr_sector_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_awaddr(1),
      Q => wr_sector_addr(1),
      R => '0'
    );
\wr_sector_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_awaddr(2),
      Q => wr_sector_addr(2),
      R => '0'
    );
\wr_sector_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_awaddr(3),
      Q => wr_sector_sel(0),
      R => '0'
    );
\wr_sector_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_awaddr(4),
      Q => wr_sector_sel(1),
      R => '0'
    );
\wr_sector_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => awready0,
      D => s00_axi_awaddr(5),
      Q => wr_sector_sel(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity block_design_pfs_daughtercard_0_0 is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    ser_clk : in STD_LOGIC;
    rst_nxt : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cmd_nxt : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk_nxt : out STD_LOGIC_VECTOR ( 5 downto 0 );
    resp_nxt : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rclk_nxt : in STD_LOGIC_VECTOR ( 5 downto 0 );
    psu_en : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_err : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of block_design_pfs_daughtercard_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of block_design_pfs_daughtercard_0_0 : entity is "block_design_pfs_daughtercard_0_0,pfs_daughtercard,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of block_design_pfs_daughtercard_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of block_design_pfs_daughtercard_0_0 : entity is "pfs_daughtercard,Vivado 2017.2";
end block_design_pfs_daughtercard_0_0;

architecture STRUCTURE of block_design_pfs_daughtercard_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
begin
  s00_axi_awready <= \^s00_axi_bvalid\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  s00_axi_wready <= \^s00_axi_bvalid\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.block_design_pfs_daughtercard_0_0_pfs_daughtercard
     port map (
      clk_nxt(5 downto 0) => clk_nxt(5 downto 0),
      cmd_nxt(5 downto 0) => cmd_nxt(5 downto 0),
      psu_en(5 downto 0) => psu_en(5 downto 0),
      rclk_nxt(5 downto 0) => rclk_nxt(5 downto 0),
      resp_nxt(5 downto 0) => resp_nxt(5 downto 0),
      rst_nxt(5 downto 0) => rst_nxt(5 downto 0),
      rx_err(5 downto 0) => rx_err(5 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(5 downto 0) => s00_axi_araddr(7 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(5 downto 0) => s00_axi_awaddr(7 downto 2),
      s00_axi_awready => \^s00_axi_bvalid\,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      ser_clk => ser_clk
    );
end STRUCTURE;
