#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 11:09:34 2020
# Process ID: 17408
# Current directory: /home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/tiled_matvec/xsim_script.tcl}
# Log file: /home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/xsim.log
# Journal file: /home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/tiled_matvec/xsim_script.tcl
# xsim {tiled_matvec} -autoloadwcfg -tclbatch {tiled_matvec.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source tiled_matvec.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [100.00%] @ "445000"
// RTL Simulation : 2 / 4 [100.00%] @ "735000"
// RTL Simulation : 3 / 4 [100.00%] @ "1045000"
// RTL Simulation : 4 / 4 [100.00%] @ "1335000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1375 ns : File "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/tiled_matvec.autotb.v" Line 504
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jun  1 11:09:50 2020...
