TimeQuest Timing Analyzer report for top
Fri May 19 16:50:17 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'rs232_rx'
 20. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 21. Recovery: 'clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'rs232_rx'
 29. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 30. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 70.41 MHz  ; 70.41 MHz       ; clk                                       ;      ;
; 91.02 MHz  ; 91.02 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 111.52 MHz ; 111.52 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 444.84 MHz ; 444.84 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -13.202 ; -533.438      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.967  ; -375.490      ;
; speed_select:speed_select|buad_clk_rx_reg ; -4.993  ; -90.815       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.248  ; -1.248        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -1.950 ; -1.950        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.769 ; -14.152       ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.649  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.694  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rs232_rx                                  ; -4.548 ; -4.548        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.266 ; -219.936      ;
; clk                                       ; -3.775 ; -58.138       ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.833  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.887 ; -1.887        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 3.309  ; 0.000         ;
; clk                                       ; 3.378  ; 0.000         ;
; rs232_rx                                  ; 4.994  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                          ;
+---------+------------+----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------+--------------+-------------+--------------+------------+------------+
; -13.202 ; Rx_cmd[23] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 13.869     ;
; -13.053 ; Rx_cmd[23] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.720     ;
; -13.036 ; Rx_cmd[15] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 13.703     ;
; -12.887 ; Rx_cmd[15] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.554     ;
; -12.518 ; Rx_cmd[23] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.185     ;
; -12.512 ; Rx_cmd[21] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 13.179     ;
; -12.409 ; Rx_cmd[23] ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.076     ;
; -12.363 ; Rx_cmd[21] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.030     ;
; -12.352 ; Rx_cmd[15] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 13.019     ;
; -12.243 ; Rx_cmd[15] ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.910     ;
; -12.240 ; Rx_cmd[23] ; linkMCG  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.907     ;
; -12.074 ; Rx_cmd[15] ; linkMCG  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.741     ;
; -11.999 ; Rx_cmd[22] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 12.666     ;
; -11.850 ; Rx_cmd[22] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.517     ;
; -11.828 ; Rx_cmd[21] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.495     ;
; -11.799 ; Rx_cmd[23] ; linkSPI  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.466     ;
; -11.799 ; Rx_cmd[7]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 12.466     ;
; -11.791 ; Rx_cmd[23] ; linkTPT  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.458     ;
; -11.770 ; Rx_cmd[9]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 12.437     ;
; -11.719 ; Rx_cmd[21] ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.386     ;
; -11.650 ; Rx_cmd[7]  ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.317     ;
; -11.633 ; Rx_cmd[15] ; linkSPI  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.300     ;
; -11.625 ; Rx_cmd[15] ; linkTPT  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.292     ;
; -11.623 ; Rx_cmd[6]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 12.290     ;
; -11.621 ; Rx_cmd[9]  ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.288     ;
; -11.550 ; Rx_cmd[21] ; linkMCG  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.217     ;
; -11.474 ; Rx_cmd[6]  ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.141     ;
; -11.393 ; Rx_cmd[23] ; linkTIC  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.060     ;
; -11.390 ; Rx_cmd[23] ; linkTOC  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.057     ;
; -11.386 ; Rx_cmd[23] ; linkTSP  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.053     ;
; -11.338 ; Rx_cmd[23] ; linkSHL  ; clk          ; clk         ; 1.000        ; 0.000      ; 12.005     ;
; -11.315 ; Rx_cmd[22] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.982     ;
; -11.293 ; Rx_cmd[19] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.960     ;
; -11.259 ; Rx_cmd[16] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.926     ;
; -11.249 ; Rx_cmd[11] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.916     ;
; -11.227 ; Rx_cmd[15] ; linkTIC  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.894     ;
; -11.224 ; Rx_cmd[15] ; linkTOC  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.891     ;
; -11.220 ; Rx_cmd[15] ; linkTSP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.887     ;
; -11.206 ; Rx_cmd[22] ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.873     ;
; -11.172 ; Rx_cmd[15] ; linkSHL  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.839     ;
; -11.156 ; Rx_cmd[10] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.823     ;
; -11.145 ; Rx_cmd[12] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.812     ;
; -11.144 ; Rx_cmd[19] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.811     ;
; -11.120 ; Rx_cmd[23] ; linkSIO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.787     ;
; -11.115 ; Rx_cmd[7]  ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.782     ;
; -11.110 ; Rx_cmd[16] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.777     ;
; -11.109 ; Rx_cmd[21] ; linkSPI  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.776     ;
; -11.101 ; Rx_cmd[13] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.768     ;
; -11.101 ; Rx_cmd[21] ; linkTPT  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.768     ;
; -11.100 ; Rx_cmd[11] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.767     ;
; -11.086 ; Rx_cmd[9]  ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.753     ;
; -11.061 ; Rx_cmd[3]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.728     ;
; -11.037 ; Rx_cmd[22] ; linkMCG  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.704     ;
; -11.023 ; Rx_cmd[17] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.690     ;
; -11.013 ; Rx_cmd[1]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.007 ; Rx_cmd[10] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.674     ;
; -11.006 ; Rx_cmd[7]  ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.673     ;
; -10.996 ; Rx_cmd[12] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.663     ;
; -10.977 ; Rx_cmd[9]  ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.644     ;
; -10.954 ; Rx_cmd[15] ; linkSIO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.621     ;
; -10.952 ; Rx_cmd[13] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.619     ;
; -10.939 ; Rx_cmd[6]  ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.606     ;
; -10.912 ; Rx_cmd[3]  ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.874 ; Rx_cmd[17] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.541     ;
; -10.864 ; Rx_cmd[1]  ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.531     ;
; -10.837 ; Rx_cmd[7]  ; linkMCG  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.504     ;
; -10.830 ; Rx_cmd[6]  ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.497     ;
; -10.808 ; Rx_cmd[9]  ; linkMCG  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.475     ;
; -10.735 ; Rx_cmd[8]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.402     ;
; -10.703 ; Rx_cmd[21] ; linkTIC  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.370     ;
; -10.700 ; Rx_cmd[21] ; linkTOC  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.367     ;
; -10.696 ; Rx_cmd[21] ; linkTSP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.363     ;
; -10.695 ; Rx_cmd[20] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.362     ;
; -10.661 ; Rx_cmd[6]  ; linkMCG  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.328     ;
; -10.648 ; Rx_cmd[21] ; linkSHL  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.315     ;
; -10.609 ; Rx_cmd[19] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.276     ;
; -10.596 ; Rx_cmd[22] ; linkSPI  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.263     ;
; -10.588 ; Rx_cmd[22] ; linkTPT  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.255     ;
; -10.586 ; Rx_cmd[8]  ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.253     ;
; -10.581 ; Rx_cmd[14] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.248     ;
; -10.578 ; Rx_cmd[20] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.245     ;
; -10.575 ; Rx_cmd[16] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.242     ;
; -10.565 ; Rx_cmd[11] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.232     ;
; -10.500 ; Rx_cmd[19] ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.167     ;
; -10.500 ; Rx_cmd[0]  ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.167     ;
; -10.480 ; Rx_cmd[18] ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.147     ;
; -10.478 ; Rx_cmd[4]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.145     ;
; -10.472 ; Rx_cmd[10] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.139     ;
; -10.466 ; Rx_cmd[16] ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.133     ;
; -10.461 ; Rx_cmd[12] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.128     ;
; -10.456 ; Rx_cmd[11] ; linkGLO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.123     ;
; -10.432 ; Rx_cmd[14] ; spi_rst  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.099     ;
; -10.430 ; Rx_cmd[21] ; linkSIO  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.097     ;
; -10.417 ; Rx_cmd[13] ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.084     ;
; -10.399 ; Rx_cmd[2]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.066     ;
; -10.396 ; Rx_cmd[7]  ; linkSPI  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.063     ;
; -10.388 ; Rx_cmd[7]  ; linkTPT  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.055     ;
; -10.377 ; Rx_cmd[3]  ; linkCMP  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.044     ;
; -10.376 ; Rx_cmd[0]  ; led~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.043     ;
; -10.367 ; Rx_cmd[9]  ; linkSPI  ; clk          ; clk         ; 1.000        ; 0.000      ; 11.034     ;
+---------+------------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.634      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.712 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.379      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.531 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.198      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.131      ;
; -7.394 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.061      ;
; -7.265 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.932      ;
; -7.244 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.911      ;
; -7.193 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.860      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.854      ;
; -7.147 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.814      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.803      ;
; -7.128 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.795      ;
; -7.111 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.778      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.043 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.710      ;
; -7.041 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.708      ;
; -7.027 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.694      ;
; -6.982 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.649      ;
; -6.961 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.628      ;
; -6.915 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.582      ;
; -6.910 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.577      ;
; -6.786 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.453      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.749 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.416      ;
; -6.744 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.411      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.720 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.387      ;
; -6.703 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.370      ;
; -6.701 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.368      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.671 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.338      ;
; -6.657 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.324      ;
; -6.643 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.310      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.160      ;
; -4.877 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.044      ;
; -4.864 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.031      ;
; -4.814 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.981      ;
; -4.790 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.957      ;
; -4.788 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.955      ;
; -4.774 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.941      ;
; -4.633 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.800      ;
; -4.631 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.798      ;
; -4.628 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.795      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.558 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.725      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.543 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.710      ;
; -4.535 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.702      ;
; -4.531 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.698      ;
; -4.366 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.533      ;
; -4.354 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.521      ;
; -4.351 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.518      ;
; -4.265 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.432      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.358      ;
; -4.134 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.301      ;
; -4.134 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.301      ;
; -4.131 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.298      ;
; -4.131 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.298      ;
; -4.058 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.225      ;
; -4.055 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.222      ;
; -3.968 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.135      ;
; -3.872 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.039      ;
; -3.872 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.039      ;
; -3.871 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.038      ;
; -3.871 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.038      ;
; -3.824 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.991      ;
; -3.533 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.700      ;
; -3.378 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.545      ;
; -3.376 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.543      ;
; -3.056 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.223      ;
; -2.962 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.129      ;
; -2.943 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.110      ;
; -2.941 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.108      ;
; -2.619 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.286      ;
; -2.502 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.169      ;
; -2.481 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.148      ;
; -2.467 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.134      ;
; -2.467 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.134      ;
; -2.464 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.131      ;
; -2.457 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.124      ;
; -2.423 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.590      ;
; -2.418 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.585      ;
; -2.332 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.999      ;
; -2.174 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.841      ;
; -2.174 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.841      ;
; -2.172 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.839      ;
; -2.051 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.718      ;
; -2.049 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.716      ;
; -2.012 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.679      ;
; -1.993 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.660      ;
; -1.990 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.657      ;
; -1.988 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.655      ;
; -1.937 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.604      ;
; -1.921 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.588      ;
; -1.916 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.583      ;
; -1.916 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.583      ;
; -1.894 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.561      ;
; -1.786 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.453      ;
; -1.718 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.385      ;
; -1.698 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.365      ;
; -1.691 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.358      ;
; -1.670 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.337      ;
; -1.661 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.328      ;
; -1.593 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.260      ;
; -1.572 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.239      ;
; -1.461 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.128      ;
; -1.203 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.870      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.248 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.915      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.950 ; spi_ctrl:spi_ctrl_instance|spi_clk                                      ; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.328      ;
; -1.450 ; spi_ctrl:spi_ctrl_instance|spi_clk                                      ; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.328      ;
; 0.622  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|buad_clk_rx_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 4.900      ;
; 0.852  ; flag_reg                                                                ; Flag_temp                                 ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.456      ; 2.029      ;
; 1.122  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|buad_clk_rx_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 4.900      ;
; 1.373  ; flag_reg                                                                ; Current.WAIT                              ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.456      ; 2.550      ;
; 1.402  ; Buff_temp[22]                                                           ; Rx_cmd[22]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.623      ;
; 1.448  ; Buff_temp[23]                                                           ; Rx_cmd[23]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.669      ;
; 1.450  ; Buff_temp[15]                                                           ; Rx_cmd[15]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.671      ;
; 1.658  ; Buff_temp[5]                                                            ; Buff_temp[5]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.659  ; Buff_temp[16]                                                           ; Buff_temp[16]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.666  ; Buff_temp[11]                                                           ; Buff_temp[11]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.668  ; Buff_temp[8]                                                            ; Buff_temp[8]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.773  ; Buff_temp[14]                                                           ; Rx_cmd[14]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.994      ;
; 1.797  ; Buff_temp[7]                                                            ; Rx_cmd[7]                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 1.909  ; linkTOC                                                                 ; linkTOC                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.130      ;
; 1.919  ; Buff_temp[22]                                                           ; Buff_temp[22]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.923  ; flag_reg                                                                ; Current.SAVE                              ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.456      ; 3.100      ;
; 1.925  ; linkGLO                                                                 ; linkGLO                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.926  ; Buff_temp[10]                                                           ; Buff_temp[10]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.147      ;
; 1.933  ; Buff_temp[10]                                                           ; Buff_temp[18]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.154      ;
; 1.935  ; linkMCG                                                                 ; linkMCG                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.958  ; Buff_temp[23]                                                           ; Buff_temp[23]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.179      ;
; 2.063  ; Buff_temp[9]                                                            ; Buff_temp[9]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.284      ;
; 2.064  ; speed_select:speed_select|cnt_rx[12]                                    ; speed_select:speed_select|cnt_rx[12]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.285      ;
; 2.065  ; Buff_temp[9]                                                            ; Buff_temp[17]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.286      ;
; 2.067  ; Flag_temp                                                               ; Current.WAIT                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.288      ;
; 2.116  ; speed_select:speed_select|cnt_rx[6]                                     ; speed_select:speed_select|cnt_rx[6]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; spi_ctrl:spi_ctrl_instance|rst_flag                                     ; spi_ctrl:spi_ctrl_instance|rst_flag       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[0]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; speed_select:speed_select|cnt_rx[8]                                     ; speed_select:speed_select|cnt_rx[8]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; Buff_temp[18]                                                           ; Buff_temp[18]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.129  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[7]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.350      ;
; 2.134  ; speed_select:speed_select|cnt_rx[3]                                     ; speed_select:speed_select|cnt_rx[3]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[7]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; speed_select:speed_select|cnt_rx[7]                                     ; speed_select:speed_select|cnt_rx[7]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.139  ; Buff_temp[8]                                                            ; Buff_temp[16]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.360      ;
; 2.141  ; Buff_temp[17]                                                           ; Buff_temp[17]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.144  ; speed_select:speed_select|cnt_rx[5]                                     ; speed_select:speed_select|cnt_rx[5]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; Buff_temp[11]                                                           ; Buff_temp[19]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.152  ; Buff_temp[1]                                                            ; Buff_temp[1]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.159  ; Buff_temp[1]                                                            ; Buff_temp[9]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.380      ;
; 2.164  ; Current.IDLE                                                            ; Current.IDLE                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.385      ;
; 2.177  ; Current.IDLE                                                            ; Current.WAIT                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.398      ;
; 2.180  ; Current.IDLE                                                            ; Current.S1                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.401      ;
; 2.182  ; Current.IDLE                                                            ; Current.SAVE                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.403      ;
; 2.213  ; Buff_temp[2]                                                            ; Buff_temp[10]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.434      ;
; 2.221  ; linkTSP                                                                 ; linkTSP                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[9]                                     ; speed_select:speed_select|cnt_rx[9]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.222  ; linkCMP                                                                 ; linkCMP                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.231  ; Buff_temp[21]                                                           ; Buff_temp[21]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.232  ; speed_select:speed_select|cnt_rx[4]                                     ; speed_select:speed_select|cnt_rx[4]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.453      ;
; 2.239  ; speed_select:speed_select|cnt_rx[2]                                     ; speed_select:speed_select|cnt_rx[2]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.460      ;
; 2.240  ; linkTPT                                                                 ; linkTPT                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.461      ;
; 2.240  ; speed_select:speed_select|cnt_rx[0]                                     ; speed_select:speed_select|cnt_rx[0]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.461      ;
; 2.240  ; flag_reg                                                                ; Current.S1                                ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.456      ; 3.417      ;
; 2.242  ; Buff_temp[4]                                                            ; Buff_temp[4]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.463      ;
; 2.242  ; speed_select:speed_select|cnt_rx[10]                                    ; speed_select:speed_select|cnt_rx[10]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.463      ;
; 2.244  ; Buff_temp[4]                                                            ; Buff_temp[12]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.465      ;
; 2.250  ; spi_ctrl:spi_ctrl_instance|rst_count[3]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.471      ;
; 2.250  ; spi_ctrl:spi_ctrl_instance|rst_count[4]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.471      ;
; 2.250  ; spi_ctrl:spi_ctrl_instance|rst_count[5]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[5]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.471      ;
; 2.250  ; speed_select:speed_select|cnt_rx[1]                                     ; speed_select:speed_select|cnt_rx[1]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.471      ;
; 2.271  ; spi_ctrl:spi_ctrl_instance|clk_count[5]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[5]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.492      ;
; 2.272  ; spi_ctrl:spi_ctrl_instance|clk_count[4]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[4]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.493      ;
; 2.273  ; spi_ctrl:spi_ctrl_instance|clk_count[6]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[6]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.494      ;
; 2.276  ; spi_rst                                                                 ; spi_rst                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.497      ;
; 2.282  ; Buff_temp[14]                                                           ; Buff_temp[14]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.503      ;
; 2.284  ; Buff_temp[14]                                                           ; Buff_temp[22]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.505      ;
; 2.292  ; Buff_temp[15]                                                           ; Buff_temp[15]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.513      ;
; 2.299  ; Buff_temp[15]                                                           ; Buff_temp[23]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.520      ;
; 2.322  ; Buff_temp[19]                                                           ; Buff_temp[19]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.543      ;
; 2.326  ; Buff_temp[3]                                                            ; Buff_temp[3]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.547      ;
; 2.328  ; Buff_temp[3]                                                            ; Buff_temp[11]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.549      ;
; 2.338  ; Buff_temp[7]                                                            ; Buff_temp[7]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.559      ;
; 2.341  ; Buff_temp[7]                                                            ; Buff_temp[15]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.562      ;
; 2.350  ; linkSIO                                                                 ; linkSIO                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.571      ;
; 2.420  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|cs_n           ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; -0.109     ; 2.532      ;
; 2.435  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|cnt_rx[5]       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.713      ;
; 2.435  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|cnt_rx[3]       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.713      ;
; 2.435  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|cnt_rx[4]       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.713      ;
; 2.435  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|cnt_rx[0]       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.713      ;
; 2.435  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|cnt_rx[1]       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.713      ;
; 2.435  ; my_uart_rx:my_uart_rx|rx_enable_reg                                     ; speed_select:speed_select|cnt_rx[2]       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.713      ;
; 2.438  ; Buff_temp[5]                                                            ; Rx_cmd[5]                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.659      ;
; 2.487  ; Buff_temp[21]                                                           ; Rx_cmd[21]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.708      ;
; 2.501  ; Buff_temp[12]                                                           ; Buff_temp[12]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.722      ;
; 2.508  ; Buff_temp[16]                                                           ; Rx_cmd[16]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.729      ;
; 2.510  ; speed_select:speed_select|cnt_rx[8]                                     ; speed_select:speed_select|buad_clk_rx_reg ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.731      ;
; 2.513  ; Buff_temp[10]                                                           ; Rx_cmd[10]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.734      ;
; 2.527  ; Buff_temp[0]                                                            ; Buff_temp[0]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.748      ;
; 2.530  ; spi_ctrl:spi_ctrl_instance|rst_count[6]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[6]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.751      ;
; 2.531  ; Buff_temp[0]                                                            ; Buff_temp[8]                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.752      ;
; 2.552  ; Buff_temp[12]                                                           ; Rx_cmd[12]                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.773      ;
; 2.563  ; Buff_temp[1]                                                            ; Rx_cmd[1]                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.784      ;
; 2.616  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[2]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.837      ;
; 2.625  ; speed_select:speed_select|cnt_rx[11]                                    ; speed_select:speed_select|cnt_rx[11]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.846      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; -1.269 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 4.091      ;
; 0.121  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 5.605      ;
; 0.134  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 5.618      ;
; 0.165  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 5.649      ;
; 0.175  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 5.659      ;
; 0.621  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 5.605      ;
; 0.634  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 5.618      ;
; 0.665  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 5.649      ;
; 0.675  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 5.659      ;
; 0.740  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 6.224      ;
; 0.742  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 6.226      ;
; 0.810  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 6.294      ;
; 0.814  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 6.298      ;
; 1.240  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 6.224      ;
; 1.242  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 6.226      ;
; 1.310  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 6.294      ;
; 1.314  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 6.298      ;
; 1.649  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.870      ;
; 1.907  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.128      ;
; 2.018  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.239      ;
; 2.039  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.260      ;
; 2.107  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.328      ;
; 2.116  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.337      ;
; 2.137  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.358      ;
; 2.144  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.365      ;
; 2.164  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.385      ;
; 2.232  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.453      ;
; 2.340  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.561      ;
; 2.362  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.583      ;
; 2.362  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.583      ;
; 2.367  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.588      ;
; 2.383  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.604      ;
; 2.434  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.655      ;
; 2.436  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.657      ;
; 2.439  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.660      ;
; 2.458  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.679      ;
; 2.495  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.716      ;
; 2.497  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.718      ;
; 2.545  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.266      ;
; 2.618  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.839      ;
; 2.620  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.841      ;
; 2.620  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.841      ;
; 2.778  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.999      ;
; 2.864  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.585      ;
; 2.869  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.590      ;
; 2.903  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.124      ;
; 2.910  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.131      ;
; 2.913  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.134      ;
; 2.913  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.134      ;
; 2.922  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.643      ;
; 2.927  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.148      ;
; 2.948  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.169      ;
; 3.065  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.286      ;
; 3.224  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.945      ;
; 3.226  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.947      ;
; 3.231  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.952      ;
; 3.363  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.084      ;
; 3.385  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.106      ;
; 3.387  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.108      ;
; 3.389  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.110      ;
; 3.408  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.129      ;
; 3.588  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.309      ;
; 3.822  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.543      ;
; 3.824  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.545      ;
; 3.958  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.679      ;
; 3.972  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.693      ;
; 4.023  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.744      ;
; 4.132  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.853      ;
; 4.232  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.953      ;
; 4.270  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.991      ;
; 4.287  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.008      ;
; 4.317  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.038      ;
; 4.321  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.042      ;
; 4.369  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.090      ;
; 4.372  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.093      ;
; 4.455  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.176      ;
; 4.549  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.270      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
; 4.637  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.358      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.870      ;
; 1.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.870      ;
; 1.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.138      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.137 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.358      ;
; 2.151 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.153 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.374      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.242 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.463      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.251 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.262 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.483      ;
; 2.263 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.484      ;
; 2.263 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.484      ;
; 2.263 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.484      ;
; 2.267 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.488      ;
; 2.273 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.494      ;
; 2.273 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.494      ;
; 2.273 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.494      ;
; 2.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.593      ;
; 2.566 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.787      ;
; 2.603 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.824      ;
; 2.701 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.922      ;
; 2.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.090      ;
; 2.921 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.142      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 2.983 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.204      ;
; 2.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.206      ;
; 3.018 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.239      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.094 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.315      ;
; 3.096 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.317      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.161 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.382      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.182 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.403      ;
; 3.191 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.412      ;
; 3.202 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.423      ;
; 3.203 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.424      ;
; 3.205 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.426      ;
; 3.213 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.434      ;
; 3.213 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.434      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.291 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.512      ;
; 3.313 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.534      ;
; 3.316 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.537      ;
; 3.324 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.545      ;
; 3.424 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.645      ;
; 3.470 ; spi_rst                                                                      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.800      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.694 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.915      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.548 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.248     ; 3.967      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -4.266 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.042      ;
; -4.253 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.029      ;
; -4.253 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.029      ;
; -4.253 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.029      ;
; -4.253 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.029      ;
; -4.253 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.029      ;
; -4.253 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.029      ;
; -4.243 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.019      ;
; -4.243 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.019      ;
; -4.231 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.007      ;
; -4.231 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 5.007      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -4.038 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.814      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.702 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.478      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.688 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.464      ;
; -3.657 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.433      ;
; -3.657 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.433      ;
; -3.657 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.433      ;
; -3.657 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.433      ;
; -3.657 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.433      ;
; -3.657 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.433      ;
; -3.657 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.433      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -3.342 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 4.118      ;
; -2.863 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.639      ;
; -2.863 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.639      ;
; -2.863 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.639      ;
; -2.863 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.639      ;
; -2.863 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.109      ; 3.639      ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                    ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.775 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_flag     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.442      ;
; -3.732 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|cs_n         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.663 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|spi_clk      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.330      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.939 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.606      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.833 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.263      ; 3.973      ;
; 2.333 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.263      ; 3.973      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.887 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.263      ; 3.973      ;
; -1.387 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.263      ; 3.973      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 3.309 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.639      ;
; 3.309 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.639      ;
; 3.309 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.639      ;
; 3.309 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.639      ;
; 3.309 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 3.639      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 3.788 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.118      ;
; 4.103 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.433      ;
; 4.103 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.433      ;
; 4.103 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.433      ;
; 4.103 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.433      ;
; 4.103 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.433      ;
; 4.103 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.433      ;
; 4.103 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.433      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.134 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.464      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.148 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.478      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.484 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 4.814      ;
; 4.677 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.007      ;
; 4.677 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.007      ;
; 4.689 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.019      ;
; 4.689 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.019      ;
; 4.699 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.029      ;
; 4.699 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.029      ;
; 4.699 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.029      ;
; 4.699 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.029      ;
; 4.699 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.029      ;
; 4.699 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.029      ;
; 4.712 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.109      ; 5.042      ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                    ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_count[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 3.385 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|clk_count[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.606      ;
; 4.109 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|spi_clk      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.330      ;
; 4.178 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|cs_n         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.221 ; spi_rst   ; spi_ctrl:spi_ctrl_instance|rst_flag     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.442      ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 4.994 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.248     ; 3.967      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; rst_n     ; clk                                       ; 3.315 ; 3.315 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.368 ; 1.368 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.539 ; 5.539 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.539 ; 5.539 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; rst_n     ; clk                                       ; -2.761 ; -2.761 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.121 ; -0.121 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.453 ; -4.453 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.453 ; -4.453 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 15.538 ; 15.538 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 15.481 ; 15.481 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 15.538 ; 15.538 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 14.226 ; 14.226 ; Rise       ; clk                                ;
; BusB[*]   ; clk                                ; 9.004  ; 9.004  ; Rise       ; clk                                ;
;  BusB[83] ; clk                                ; 9.004  ; 9.004  ; Rise       ; clk                                ;
; led       ; clk                                ; 9.338  ; 9.338  ; Rise       ; clk                                ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.744 ; 13.744 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusA[17] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.744 ; 13.744 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.019 ; 10.019 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[85] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 9.237  ; 9.237  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.019 ; 10.019 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 12.022 ; 12.022 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 12.022 ; 12.022 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 12.079 ; 12.079 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 13.507 ; 13.507 ; Rise       ; clk                                ;
; BusB[*]   ; clk                                ; 9.004  ; 9.004  ; Rise       ; clk                                ;
;  BusB[83] ; clk                                ; 9.004  ; 9.004  ; Rise       ; clk                                ;
; led       ; clk                                ; 9.338  ; 9.338  ; Rise       ; clk                                ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.744 ; 13.744 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusA[17] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.744 ; 13.744 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 9.237  ; 9.237  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[85] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 9.237  ; 9.237  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.019 ; 10.019 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[16]   ; BusB[71]    ; 9.380  ;    ;    ; 9.380  ;
; BusA[16]   ; BusB[81]    ; 9.858  ;    ;    ; 9.858  ;
; BusA[18]   ; BusB[87]    ; 8.995  ;    ;    ; 8.995  ;
; BusB[73]   ; BusA[8]     ; 11.629 ;    ;    ; 11.629 ;
; BusB[73]   ; BusA[15]    ; 11.686 ;    ;    ; 11.686 ;
; BusB[73]   ; BusA[17]    ; 12.637 ;    ;    ; 12.637 ;
; BusB[75]   ; BusA[17]    ; 11.775 ;    ;    ; 11.775 ;
; BusB[83]   ; BusA[20]    ; 8.958  ;    ;    ; 8.958  ;
; BusB[85]   ; BusA[19]    ; 8.526  ;    ;    ; 8.526  ;
; BusB[91]   ; BusA[21]    ; 8.456  ;    ;    ; 8.456  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[16]   ; BusB[71]    ; 9.380  ;    ;    ; 9.380  ;
; BusA[16]   ; BusB[81]    ; 9.858  ;    ;    ; 9.858  ;
; BusA[18]   ; BusB[87]    ; 8.995  ;    ;    ; 8.995  ;
; BusB[73]   ; BusA[8]     ; 11.629 ;    ;    ; 11.629 ;
; BusB[73]   ; BusA[15]    ; 11.686 ;    ;    ; 11.686 ;
; BusB[73]   ; BusA[17]    ; 12.637 ;    ;    ; 12.637 ;
; BusB[75]   ; BusA[17]    ; 11.775 ;    ;    ; 11.775 ;
; BusB[83]   ; BusA[20]    ; 8.958  ;    ;    ; 8.958  ;
; BusB[85]   ; BusA[19]    ; 8.526  ;    ;    ; 8.526  ;
; BusB[91]   ; BusA[21]    ; 8.456  ;    ;    ; 8.456  ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 7.902  ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 13.356 ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 13.420 ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 13.621 ;      ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.351  ;      ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 7.902  ;      ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 7.902  ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.771  ;      ; Rise       ; clk             ;
;  BusB[71] ; clk        ; 7.771  ;      ; Rise       ; clk             ;
;  BusB[81] ; clk        ; 7.894  ;      ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.601  ;      ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.601  ;      ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 8.956  ;      ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 9.596  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 7.902  ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 9.897  ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 9.961  ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.881 ;      ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.351  ;      ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 7.902  ;      ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 7.902  ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.771  ;      ; Rise       ; clk             ;
;  BusB[71] ; clk        ; 7.771  ;      ; Rise       ; clk             ;
;  BusB[81] ; clk        ; 7.894  ;      ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.601  ;      ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.601  ;      ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 8.956  ;      ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 9.596  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 7.902     ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 13.356    ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 13.420    ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 13.621    ;           ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.351     ;           ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 7.902     ;           ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 7.902     ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.771     ;           ; Rise       ; clk             ;
;  BusB[71] ; clk        ; 7.771     ;           ; Rise       ; clk             ;
;  BusB[81] ; clk        ; 7.894     ;           ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.601     ;           ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.601     ;           ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 8.956     ;           ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 9.596     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 7.902     ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 9.897     ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 9.961     ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.881    ;           ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 8.351     ;           ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 7.902     ;           ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 7.902     ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.771     ;           ; Rise       ; clk             ;
;  BusB[71] ; clk        ; 7.771     ;           ; Rise       ; clk             ;
;  BusB[81] ; clk        ; 7.894     ;           ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.601     ;           ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.601     ;           ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 8.956     ;           ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 9.596     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 3621     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 3621     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 19       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 19       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 120   ; 120  ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri May 19 16:50:15 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.202            -533.438 clk 
    Info (332119):    -7.967            -375.490 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -4.993             -90.815 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.248              -1.248 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -1.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.950              -1.950 clk 
    Info (332119):    -1.769             -14.152 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.649               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.694               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.548              -4.548 rs232_rx 
    Info (332119):    -4.266            -219.936 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -3.775             -58.138 clk 
    Info (332119):     1.833               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.887              -1.887 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     3.309               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     3.378               0.000 clk 
    Info (332119):     4.994               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Fri May 19 16:50:17 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


