# Routing Mux Bits
.mux N1W1_JDIB
N1W1_INDDB_SIOLOGIC F21B0


# Non-Routing Configuration
.config IOLOGICB.DELAY.DEL_VALUE 0000000
F10B0
F9B0
F8B0
F7B0
F6B0
F5B0
F4B0

.config_enum IOLOGICB.CEIMUX CEMUX
1 F64B0
CEMUX -

.config_enum IOLOGICB.CEMUX INV
CE F3B0
INV -

.config_enum IOLOGICB.CEOMUX CEMUX
1 F41B0
CEMUX -

.config_enum IOLOGICB.CLKIMUX 0
0 -
CLK F19B0
INV F19B0 F20B0

.config_enum IOLOGICB.CLKOMUX 0
0 -
CLK F42B0
INV F42B0 F43B0

.config_enum IOLOGICB.DELAY.OUTDEL DISABLED
DISABLED -
ENABLED F44B0

.config_enum IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
DISABLED -
ENABLED F39B0

.config_enum IOLOGICB.FF.INREGMODE FF
FF -
LATCH F31B0

.config_enum IOLOGICB.FF.REGSET RESET
RESET -
SET F17B0

.config_enum IOLOGICB.GSR ENABLED
DISABLED F12B0
ENABLED -

.config_enum IOLOGICB.LOADNMUX 1
1 -
LOADN F37B0

.config_enum IOLOGICB.LSRIMUX 0
0 -
LSRMUX F22B0

.config_enum IOLOGICB.LSRMUX INV
INV -
LSR F32B0

.config_enum IOLOGICB.LSROMUX 0
0 -
LSRMUX F45B0

.config_enum IOLOGICB.MODE IREG_OREG
IDDRX1_ODDRX1 F26B0 F41B0 F64B0
IREG_OREG -
NONE -

.config_enum IOLOGICB.OUTREG.OUTREGMODE FF
FF -
LATCH F68B0

.config_enum IOLOGICB.OUTREG.REGSET RESET
RESET -
SET F40B0

.config_enum IOLOGICB.SRMODE ASYNC
ASYNC -
LSR_OVER_CE F2B0

.config_enum IOLOGICB.TSREG.OUTREGMODE FF
FF -
LATCH F67B0

.config_enum IOLOGICB.TSREG.REGSET RESET
RESET -
SET F56B0

.config_enum PIOA.BASE_TYPE BIDIR_LVCMOS12
BIDIR_LVCMOS12 -
BIDIR_LVCMOS15 -
BIDIR_LVCMOS18 -
BIDIR_LVCMOS25 -
BIDIR_LVCMOS33 -
BIDIR_LVTTL33 -
INPUT_LVCMOS12 -
INPUT_LVCMOS15 -
INPUT_LVCMOS18 -
INPUT_LVCMOS25 -
INPUT_LVCMOS33 -
INPUT_LVTTL33 -
NONE -
OUTPUT_HSUL12 -
OUTPUT_HSUL12D F11B0 F54B0 F55B0
OUTPUT_LVCMOS12 -
OUTPUT_LVCMOS12D F11B0 F54B0 F55B0
OUTPUT_LVCMOS15 -
OUTPUT_LVCMOS15D F11B0 F54B0 F55B0
OUTPUT_LVCMOS18 -
OUTPUT_LVCMOS18D F11B0 F54B0 F55B0
OUTPUT_LVCMOS25 -
OUTPUT_LVCMOS25D F11B0 F54B0 F55B0
OUTPUT_LVCMOS33 -
OUTPUT_LVCMOS33D F11B0 F54B0 F55B0
OUTPUT_LVDS25E F11B0 F54B0 F55B0
OUTPUT_LVPECL33E F11B0 F54B0 F55B0
OUTPUT_LVTTL33 -
OUTPUT_SSTL135D_I F11B0 F54B0 F55B0
OUTPUT_SSTL135D_II F11B0 F54B0 F55B0
OUTPUT_SSTL135_I -
OUTPUT_SSTL135_II -
OUTPUT_SSTL15D_I F11B0 F54B0 F55B0
OUTPUT_SSTL15D_II F11B0 F54B0 F55B0
OUTPUT_SSTL15_I -
OUTPUT_SSTL15_II -
OUTPUT_SSTL18D_I F11B0 F54B0 F55B0
OUTPUT_SSTL18D_II F11B0 F54B0 F55B0
OUTPUT_SSTL18_I -
OUTPUT_SSTL18_II -

.config_enum PIOB.BASE_TYPE INPUT_LVCMOS12
BIDIR_LVCMOS12 F54B0 F55B0
BIDIR_LVCMOS15 F54B0 F55B0
BIDIR_LVCMOS18 F54B0 F55B0
BIDIR_LVCMOS25 F54B0 F55B0
BIDIR_LVCMOS33 F54B0 F55B0
BIDIR_LVTTL33 F54B0 F55B0
INPUT_LVCMOS12 -
INPUT_LVCMOS15 -
INPUT_LVCMOS18 -
INPUT_LVCMOS25 -
INPUT_LVCMOS33 -
INPUT_LVTTL33 -
NONE -
OUTPUT_HSUL12 F54B0 F55B0
OUTPUT_LVCMOS12 F54B0 F55B0
OUTPUT_LVCMOS15 F54B0 F55B0
OUTPUT_LVCMOS18 F54B0 F55B0
OUTPUT_LVCMOS25 F54B0 F55B0
OUTPUT_LVCMOS33 F54B0 F55B0
OUTPUT_LVTTL33 F54B0 F55B0
OUTPUT_SSTL135_I F54B0 F55B0
OUTPUT_SSTL135_II F54B0 F55B0
OUTPUT_SSTL15_I F54B0 F55B0
OUTPUT_SSTL15_II F54B0 F55B0
OUTPUT_SSTL18_I F54B0 F55B0
OUTPUT_SSTL18_II F54B0 F55B0

.config_enum PIOB.DATAMUX_ODDR PADDO
IOLDO F50B0
PADDO -

.config_enum PIOB.DATAMUX_OREG PADDO
IOLDO F51B0
PADDO -

.config_enum PIOB.TRIMUX_TSREG PADDT
IOLTO F59B0
PADDT -


# Fixed Connections
.fixed_conn E1_HL7W0001 E1_JF3

.fixed_conn HL7W0001 JF3

