{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1570523718841 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1570523718843 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1570523718844 ""}
{ "Info" "" "" "2019.10.08.16:35:33 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.10.08.16:35:33 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1570523733175 ""}
{ "Info" "" "" "2019.10.08.16:35:33 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.10.08.16:35:33 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1570523733180 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.10.08.16:35:47 Info: Saving generation log to C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Saving generation log to C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system" 0 0 "Shell" 0 -1 1570523747411 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1570523747412 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: qsys-generate C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.10.08.16:35:47 Info: qsys-generate C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1570523747416 ""}
{ "Info" "soc_system.qsys" "" "2019.10.08.16:35:47 Info: Loading DE10_NANO_SoC_FB" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Loading DE10_NANO_SoC_FB" 0 0 "Shell" 0 -1 1570523747437 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Reading input file" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Reading input file" 0 0 "Shell" 0 -1 1570523747572 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding Data_type \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding Data_type \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747574 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module Data_type" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module Data_type" 0 0 "Shell" 0 -1 1570523747575 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding Finish_signal \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding Finish_signal \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747575 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module Finish_signal" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module Finish_signal" 0 0 "Shell" 0 -1 1570523747575 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1570523747575 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1570523747576 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding Input_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding Input_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747576 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module Input_addr" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module Input_addr" 0 0 "Shell" 0 -1 1570523747576 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding Output_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding Output_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747576 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module Output_addr" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module Output_addr" 0 0 "Shell" 0 -1 1570523747577 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding Weight_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding Weight_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747577 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module Weight_addr" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module Weight_addr" 0 0 "Shell" 0 -1 1570523747577 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1570523747577 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module address_span_extender_0" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module address_span_extender_0" 0 0 "Shell" 0 -1 1570523747577 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1570523747578 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1570523747578 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1570523747579 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1570523747579 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747579 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1570523747579 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1570523747580 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1570523747580 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1570523747580 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1570523747580 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747581 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1570523747581 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1570523747581 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1570523747581 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1570523747582 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1570523747583 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1570523747587 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1570523747587 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1570523747587 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1570523747587 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523747588 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1570523747588 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1570523747588 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1570523747588 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1570523747588 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1570523747589 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Building connections" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Building connections" 0 0 "Shell" 0 -1 1570523747589 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1570523747591 ""}
{ "Info" "" "" "2019.10.08.16:35:47 Info: Validating" {  } {  } 0 0 "2019.10.08.16:35:47 Info: Validating" 0 0 "Shell" 0 -1 1570523747592 ""}
{ "Info" "" "" "2019.10.08.16:35:52 Info: Done reading input file" {  } {  } 0 0 "2019.10.08.16:35:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1570523752583 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.Finish_signal: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.Finish_signal: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1570523754435 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2019.10.08.16:35:54 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2019.10.08.16:35:54 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1570523754435 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1570523754435 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1570523754435 ""}
{ "Warning" "" "" "2019.10.08.16:35:54 Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 0 "2019.10.08.16:35:54 Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." 0 0 "Shell" 0 -1 1570523754436 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1570523754436 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1570523754436 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1570523754439 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1570523754439 ""}
{ "Info" "" "" "2019.10.08.16:35:54 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.08.16:35:54 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1570523754439 ""}
{ "Warning" "" "" "2019.10.08.16:35:54 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2019.10.08.16:35:54 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1570523754440 ""}
{ "Info" "" "" "2019.10.08.16:35:55 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.10.08.16:35:55 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1570523755325 ""}
{ "Info" "" "" "2019.10.08.16:35:58 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 0 "2019.10.08.16:35:58 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." 0 0 "Shell" 0 -1 1570523758946 ""}
{ "Info" "" "" "2019.10.08.16:35:58 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 0 "2019.10.08.16:35:58 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide." 0 0 "Shell" 0 -1 1570523758947 ""}
{ "Info" "" "" "2019.10.08.16:35:59 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.10.08.16:35:59 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1570523759419 ""}
{ "Info" "" "" "2019.10.08.16:36:00 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2019.10.08.16:36:00 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1570523760426 ""}
{ "Info" "" "" "2019.10.08.16:36:00 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2019.10.08.16:36:00 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1570523760436 ""}
{ "Warning" "" "" "2019.10.08.16:36:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.08.16:36:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1570523761200 ""}
{ "Warning" "" "" "2019.10.08.16:36:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.08.16:36:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1570523761200 ""}
{ "Warning" "" "" "2019.10.08.16:36:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.08.16:36:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1570523761201 ""}
{ "Warning" "" "" "2019.10.08.16:36:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.08.16:36:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1570523761201 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: Data_type: Starting RTL generation for module 'soc_system_Data_type'" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Data_type: Starting RTL generation for module 'soc_system_Data_type'" 0 0 "Shell" 0 -1 1570523765025 ""}
{ "Info" "  ]" "" "2019.10.08.16:36:05 Info: Data_type:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Data_type --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0002_Data_type_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0002_Data_type_gen//soc_system_Data_type_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0002_Data_type_gen" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Data_type:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Data_type --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0002_Data_type_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0002_Data_type_gen//soc_system_Data_type_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0002_Data_type_gen" 0 0 "Shell" 0 -1 1570523765025 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: Data_type: Done RTL generation for module 'soc_system_Data_type'" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Data_type: Done RTL generation for module 'soc_system_Data_type'" 0 0 "Shell" 0 -1 1570523765225 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: Data_type: \"soc_system\" instantiated altera_avalon_pio \"Data_type\"" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Data_type: \"soc_system\" instantiated altera_avalon_pio \"Data_type\"" 0 0 "Shell" 0 -1 1570523765229 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: Finish_signal: Starting RTL generation for module 'soc_system_Finish_signal'" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Finish_signal: Starting RTL generation for module 'soc_system_Finish_signal'" 0 0 "Shell" 0 -1 1570523765236 ""}
{ "Info" "  ]" "" "2019.10.08.16:36:05 Info: Finish_signal:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Finish_signal --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0003_Finish_signal_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0003_Finish_signal_gen//soc_system_Finish_signal_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0003_Finish_signal_gen" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Finish_signal:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Finish_signal --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0003_Finish_signal_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0003_Finish_signal_gen//soc_system_Finish_signal_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0003_Finish_signal_gen" 0 0 "Shell" 0 -1 1570523765236 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: Finish_signal: Done RTL generation for module 'soc_system_Finish_signal'" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Finish_signal: Done RTL generation for module 'soc_system_Finish_signal'" 0 0 "Shell" 0 -1 1570523765416 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: Finish_signal: \"soc_system\" instantiated altera_avalon_pio \"Finish_signal\"" {  } {  } 0 0 "2019.10.08.16:36:05 Info: Finish_signal: \"soc_system\" instantiated altera_avalon_pio \"Finish_signal\"" 0 0 "Shell" 0 -1 1570523765417 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.10.08.16:36:05 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1570523765420 ""}
{ "Info" "" "" "2019.10.08.16:36:05 Info: address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 0 "2019.10.08.16:36:05 Info: address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" 0 0 "Shell" 0 -1 1570523765424 ""}
{ "Info" "" "" "2019.10.08.16:36:08 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2019.10.08.16:36:08 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1570523768415 ""}
{ "Info" "" "" "2019.10.08.16:36:11 Info: alt_vip_vfr_hdmi: Generating Verilog simulation model" {  } {  } 0 0 "2019.10.08.16:36:11 Info: alt_vip_vfr_hdmi: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1570523771418 ""}
{ "Warning" "" "" "2019.10.08.16:36:22 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_prc_read_master.v Line: 47" "" "2019.10.08.16:36:22 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 142" "" "2019.10.08.16:36:22 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 143" "" "2019.10.08.16:36:22 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181" "" "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261" "" "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262" "" "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782663 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782664 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 215" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260" "" "2019.10.08.16:36:22 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782665 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424" "" "2019.10.08.16:36:22 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782666 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425" "" "2019.10.08.16:36:22 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782666 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437" "" "2019.10.08.16:36:22 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782666 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641" "" "2019.10.08.16:36:22 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782666 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 230" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782666 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782666 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 264" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_common_gray_clock_crosser.vhd Line: 70" "" "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2019.10.08.16:36:22 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2019.10.08.16:36:22 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2019.10.08.16:36:22 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2019.10.08.16:36:22 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 62" "" "2019.10.08.16:36:22 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782667 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 82" "" "2019.10.08.16:36:22 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782668 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2019.10.08.16:36:22 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782668 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2019.10.08.16:36:22 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782668 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2019.10.08.16:36:22 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782668 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2019.10.08.16:36:22 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" {  } {  } 0 0 "2019.10.08.16:36:22 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0011_sopcqmap" 0 0 "Shell" 0 -1 1570523782668 ""}
{ "Info" "" "" "2019.10.08.16:36:22 Info: alt_vip_vfr_hdmi: Generated simulation model soc_system_alt_vip_vfr_hdmi.vo" {  } {  } 0 0 "2019.10.08.16:36:22 Info: alt_vip_vfr_hdmi: Generated simulation model soc_system_alt_vip_vfr_hdmi.vo" 0 0 "Shell" 0 -1 1570523782698 ""}
{ "Info" "" "" "2019.10.08.16:36:22 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" {  } {  } 0 0 "2019.10.08.16:36:22 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" 0 0 "Shell" 0 -1 1570523782712 ""}
{ "Info" "" "" "2019.10.08.16:36:22 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.08.16:36:22 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1570523782722 ""}
{ "Info" "  ]" "" "2019.10.08.16:36:22 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0013_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0013_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0013_button_pio_gen" {  } {  } 0 0 "2019.10.08.16:36:22 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0013_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0013_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0013_button_pio_gen" 0 0 "Shell" 0 -1 1570523782722 ""}
{ "Info" "" "" "2019.10.08.16:36:22 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.08.16:36:22 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1570523782913 ""}
{ "Info" "" "" "2019.10.08.16:36:22 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.10.08.16:36:22 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1570523782917 ""}
{ "Info" "" "" "2019.10.08.16:36:22 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.08.16:36:22 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1570523782923 ""}
{ "Info" "  ]" "" "2019.10.08.16:36:22 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0014_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0014_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0014_dipsw_pio_gen" {  } {  } 0 0 "2019.10.08.16:36:22 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0014_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0014_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0014_dipsw_pio_gen" 0 0 "Shell" 0 -1 1570523782923 ""}
{ "Info" "" "" "2019.10.08.16:36:23 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.08.16:36:23 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1570523783122 ""}
{ "Info" "" "" "2019.10.08.16:36:23 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.10.08.16:36:23 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1570523783126 ""}
{ "Info" "" "" "2019.10.08.16:36:23 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.10.08.16:36:23 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1570523783441 ""}
{ "Info" "" "" "2019.10.08.16:36:23 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.10.08.16:36:23 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1570523783444 ""}
{ "Warning" "" "" "2019.10.08.16:36:23 Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 0 "2019.10.08.16:36:23 Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." 0 0 "Shell" 0 -1 1570523783511 ""}
{ "Info" "" "" "2019.10.08.16:36:23 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.08.16:36:23 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1570523783896 ""}
{ "Info" "" "" "2019.10.08.16:36:24 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.08.16:36:24 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1570523784220 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.10.08.16:36:25 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1570523785438 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.08.16:36:25 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1570523785449 ""}
{ "Info" "  ]" "" "2019.10.08.16:36:25 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0015_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0015_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0015_jtag_uart_gen" {  } {  } 0 0 "2019.10.08.16:36:25 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0015_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0015_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0015_jtag_uart_gen" 0 0 "Shell" 0 -1 1570523785449 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.08.16:36:25 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1570523785692 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.10.08.16:36:25 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1570523785697 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.08.16:36:25 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1570523785703 ""}
{ "Info" "  ]" "" "2019.10.08.16:36:25 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0016_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0016_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0016_led_pio_gen" {  } {  } 0 0 "2019.10.08.16:36:25 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0016_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0016_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0016_led_pio_gen" 0 0 "Shell" 0 -1 1570523785703 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.08.16:36:25 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1570523785884 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.10.08.16:36:25 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1570523785886 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.10.08.16:36:25 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1570523785888 ""}
{ "Info" "" "" "2019.10.08.16:36:25 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.10.08.16:36:25 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1570523785892 ""}
{ "Info" "" "" "2019.10.08.16:36:26 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.10.08.16:36:26 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1570523786561 ""}
{ "Info" "" "" "2019.10.08.16:36:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523787220 ""}
{ "Info" "" "" "2019.10.08.16:36:27 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.10.08.16:36:27 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1570523787525 ""}
{ "Info" "" "" "2019.10.08.16:36:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523787976 ""}
{ "Info" "" "" "2019.10.08.16:36:28 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.10.08.16:36:28 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1570523788290 ""}
{ "Info" "" "" "2019.10.08.16:36:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523791002 ""}
{ "Info" "" "" "2019.10.08.16:36:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523791145 ""}
{ "Info" "" "" "2019.10.08.16:36:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523791289 ""}
{ "Info" "" "" "2019.10.08.16:36:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523791430 ""}
{ "Info" "" "" "2019.10.08.16:36:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523791572 ""}
{ "Info" "" "" "2019.10.08.16:36:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523791714 ""}
{ "Info" "" "" "2019.10.08.16:36:31 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:31 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523791857 ""}
{ "Info" "" "" "2019.10.08.16:36:32 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:32 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523792000 ""}
{ "Info" "" "" "2019.10.08.16:36:32 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:32 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523792153 ""}
{ "Info" "" "" "2019.10.08.16:36:32 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:32 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523792296 ""}
{ "Info" "" "" "2019.10.08.16:36:32 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:32 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523792438 ""}
{ "Info" "" "" "2019.10.08.16:36:32 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:36:32 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523792580 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1570523794565 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1570523794572 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1570523794576 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1570523794579 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1570523794583 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1570523794590 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1570523794604 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1570523794607 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1570523794609 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1570523794610 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1570523794612 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1570523794616 ""}
{ "Info" "" "" "2019.10.08.16:36:34 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.10.08.16:36:34 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1570523794621 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1570523823067 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823075 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823075 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823075 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1570523823457 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" 0 0 "Shell" 0 -1 1570523823459 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823460 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" 0 0 "Shell" 0 -1 1570523823461 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823462 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1570523823464 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823465 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823466 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823466 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523823476 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1570523823488 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1570523823497 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" 0 0 "Shell" 0 -1 1570523823500 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823502 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823502 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1570523823506 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823507 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823507 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823507 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823508 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823508 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823508 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823508 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823508 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823509 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823509 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523823512 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1570523823516 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523823524 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823526 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523823534 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823535 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1570523823537 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823538 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823538 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: hps_0_f2h_sdram0_data_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"hps_0_f2h_sdram0_data_translator\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: hps_0_f2h_sdram0_data_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"hps_0_f2h_sdram0_data_translator\"" 0 0 "Shell" 0 -1 1570523823540 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823540 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: hps_0_f2h_sdram0_data_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"hps_0_f2h_sdram0_data_agent\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: hps_0_f2h_sdram0_data_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"hps_0_f2h_sdram0_data_agent\"" 0 0 "Shell" 0 -1 1570523823541 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823542 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823542 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523823550 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1570523823560 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523823564 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523823572 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823573 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523823581 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823582 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1570523823834 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1570523823836 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823838 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523823846 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1570523823856 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523823860 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523823868 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823870 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1570523823872 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523823880 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823882 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523823891 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1570523823902 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1570523823912 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: router_004: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: router_004: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1570523823922 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523823926 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_demux_001: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_demux_001: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1570523823932 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523823942 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823943 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: cmd_mux_002: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: cmd_mux_002: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1570523823950 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823952 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1570523823954 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_demux_002: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_demux_002: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1570523823958 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523823968 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823969 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: rsp_mux_001: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: rsp_mux_001: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1570523823977 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823979 ""}
{ "Info" "" "" "2019.10.08.16:37:03 Info: crosser: \"mm_interconnect_3\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2019.10.08.16:37:03 Info: crosser: \"mm_interconnect_3\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1570523823981 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823982 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823982 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:03 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523823983 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.10.08.16:37:04 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1570523824041 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523824041 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523824042 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523824042 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523824042 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523824042 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523824043 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1570523824043 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.08.16:37:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1570523824050 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: soc_system: Done \"soc_system\" with 76 modules, 217 files" {  } {  } 0 0 "2019.10.08.16:37:04 Info: soc_system: Done \"soc_system\" with 76 modules, 217 files" 0 0 "Shell" 0 -1 1570523824051 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.08.16:37:04 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1570523824078 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1570523824078 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.10.08.16:37:04 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1570523824078 ""}
{ "Info" " --use-relative-paths=true" "" "2019.10.08.16:37:04 Info: sim-script-gen --spd=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\soc_system.spd --output-directory=C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: sim-script-gen --spd=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\soc_system.spd --output-directory=C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824079 ""}
{ "Info" " --use-relative-paths=true" "" "2019.10.08.16:37:04 Info: Doing: ip-make-simscript --spd=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\soc_system.spd --output-directory=C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Doing: ip-make-simscript --spd=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\soc_system.spd --output-directory=C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824081 ""}
{ "Info" " directory:" "" "2019.10.08.16:37:04 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824804 ""}
{ "Info" "msim_setup.tcl" "" "2019.10.08.16:37:04 Info:     mentor" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     mentor" 0 0 "Shell" 0 -1 1570523824806 ""}
{ "Info" " directory:" "" "2019.10.08.16:37:04 Info: Generating the following file(s) for VCS simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Generating the following file(s) for VCS simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824812 ""}
{ "Info" "vcs_setup.sh" "" "2019.10.08.16:37:04 Info:     synopsys/vcs" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1570523824814 ""}
{ "Info" " directory:" "" "2019.10.08.16:37:04 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824826 ""}
{ "Info" "synopsys_sim.setup" "" "2019.10.08.16:37:04 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1570523824827 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.10.08.16:37:04 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1570523824829 ""}
{ "Info" " directory:" "" "2019.10.08.16:37:04 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824849 ""}
{ "Info" "cds.lib" "" "2019.10.08.16:37:04 Info:     cadence" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     cadence" 0 0 "Shell" 0 -1 1570523824849 ""}
{ "Info" "hdl.var" "" "2019.10.08.16:37:04 Info:     cadence" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     cadence" 0 0 "Shell" 0 -1 1570523824859 ""}
{ "Info" "ncsim_setup.sh" "" "2019.10.08.16:37:04 Info:     cadence" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     cadence" 0 0 "Shell" 0 -1 1570523824861 ""}
{ "Info" " directory" "" "2019.10.08.16:37:04 Info:     58 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     58 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1570523824861 ""}
{ "Info" " directory:" "" "2019.10.08.16:37:04 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824866 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.10.08.16:37:04 Info:     aldec" {  } {  } 0 0 "2019.10.08.16:37:04 Info:     aldec" 0 0 "Shell" 0 -1 1570523824868 ""}
{ "Info" "." "" "2019.10.08.16:37:04 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2019.10.08.16:37:04 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1570523824868 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.10.08.16:37:04 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1570523824868 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.10.08.16:37:04 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1570523824868 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1570523824868 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: qsys-generate C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.10.08.16:37:04 Info: qsys-generate C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1570523824868 ""}
{ "Info" "soc_system.qsys" "" "2019.10.08.16:37:04 Info: Loading DE10_NANO_SoC_FB" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Loading DE10_NANO_SoC_FB" 0 0 "Shell" 0 -1 1570523824870 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Reading input file" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Reading input file" 0 0 "Shell" 0 -1 1570523824992 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding Data_type \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding Data_type \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523824993 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module Data_type" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module Data_type" 0 0 "Shell" 0 -1 1570523824993 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding Finish_signal \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding Finish_signal \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523824993 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module Finish_signal" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module Finish_signal" 0 0 "Shell" 0 -1 1570523824993 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1570523824993 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding Input_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding Input_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module Input_addr" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module Input_addr" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding Output_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding Output_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module Output_addr" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module Output_addr" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding Weight_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding Weight_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module Weight_addr" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module Weight_addr" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1570523824994 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module address_span_extender_0" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module address_span_extender_0" 0 0 "Shell" 0 -1 1570523824995 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1570523824995 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1570523824995 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1570523824995 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1570523824995 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523824995 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1570523824996 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1570523824997 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1570523824997 ""}
{ "Info" "" "" "2019.10.08.16:37:04 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.08.16:37:04 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1570523824998 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1570523825000 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1570523825000 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1570523825001 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1570523825001 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523825002 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1570523825002 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1570523825002 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1570523825002 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1570523825002 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1570523825002 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Building connections" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Building connections" 0 0 "Shell" 0 -1 1570523825002 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1570523825003 ""}
{ "Info" "" "" "2019.10.08.16:37:05 Info: Validating" {  } {  } 0 0 "2019.10.08.16:37:05 Info: Validating" 0 0 "Shell" 0 -1 1570523825004 ""}
{ "Info" "" "" "2019.10.08.16:37:10 Info: Done reading input file" {  } {  } 0 0 "2019.10.08.16:37:10 Info: Done reading input file" 0 0 "Shell" 0 -1 1570523830004 ""}
{ "Info" "" "" "2019.10.08.16:37:11 Info: soc_system.Finish_signal: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.08.16:37:11 Info: soc_system.Finish_signal: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1570523831815 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2019.10.08.16:37:11 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2019.10.08.16:37:11 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1570523831815 ""}
{ "Info" "" "" "2019.10.08.16:37:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2019.10.08.16:37:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.08.16:37:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2019.10.08.16:37:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1570523831815 ""}
{ "Warning" "" "" "2019.10.08.16:37:11 Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 0 "2019.10.08.16:37:11 Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." 0 0 "Shell" 0 -1 1570523831815 ""}
{ "Info" "" "" "2019.10.08.16:37:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.08.16:37:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1570523831815 ""}
{ "Info" "" "" "2019.10.08.16:37:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.08.16:37:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1570523831815 ""}
{ "Info" "" "" "2019.10.08.16:37:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.08.16:37:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1570523831816 ""}
{ "Info" "" "" "2019.10.08.16:37:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.08.16:37:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1570523831816 ""}
{ "Info" "" "" "2019.10.08.16:37:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.08.16:37:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1570523831816 ""}
{ "Warning" "" "" "2019.10.08.16:37:11 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2019.10.08.16:37:11 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1570523831817 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.08.16:37:12 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1570523832108 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Finished: Create block symbol file (.bsf)\n2019.10.08.16:37:12 Info:" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Finished: Create block symbol file (.bsf)\n2019.10.08.16:37:12 Info:" 0 0 "Shell" 0 -1 1570523832108 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1570523832108 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: qsys-generate C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.10.08.16:37:12 Info: qsys-generate C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Well\\Downloads\\DE10_NANO_SoC_FB\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1570523832108 ""}
{ "Info" "soc_system.qsys" "" "2019.10.08.16:37:12 Info: Loading DE10_NANO_SoC_FB" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Loading DE10_NANO_SoC_FB" 0 0 "Shell" 0 -1 1570523832111 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Reading input file" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Reading input file" 0 0 "Shell" 0 -1 1570523832230 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding Data_type \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding Data_type \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832232 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module Data_type" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module Data_type" 0 0 "Shell" 0 -1 1570523832232 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding Finish_signal \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding Finish_signal \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832232 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module Finish_signal" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module Finish_signal" 0 0 "Shell" 0 -1 1570523832232 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1570523832232 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1570523832232 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding Input_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding Input_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832232 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module Input_addr" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module Input_addr" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding Output_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding Output_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module Output_addr" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module Output_addr" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding Weight_addr \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding Weight_addr \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module Weight_addr" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module Weight_addr" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module address_span_extender_0" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module address_span_extender_0" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1570523832233 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1570523832234 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1570523832234 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1570523832234 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832234 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1570523832234 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1570523832235 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1570523832237 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1570523832239 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1570523832239 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Building connections" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Building connections" 0 0 "Shell" 0 -1 1570523832240 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1570523832242 ""}
{ "Info" "" "" "2019.10.08.16:37:12 Info: Validating" {  } {  } 0 0 "2019.10.08.16:37:12 Info: Validating" 0 0 "Shell" 0 -1 1570523832242 ""}
{ "Info" "" "" "2019.10.08.16:37:17 Info: Done reading input file" {  } {  } 0 0 "2019.10.08.16:37:17 Info: Done reading input file" 0 0 "Shell" 0 -1 1570523837282 ""}
{ "Info" "" "" "2019.10.08.16:37:19 Info: soc_system.Finish_signal: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.08.16:37:19 Info: soc_system.Finish_signal: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1570523839111 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2019.10.08.16:37:19 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2019.10.08.16:37:19 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1570523839111 ""}
{ "Info" "" "" "2019.10.08.16:37:19 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2019.10.08.16:37:19 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.08.16:37:19 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2019.10.08.16:37:19 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1570523839111 ""}
{ "Warning" "" "" "2019.10.08.16:37:19 Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 0 "2019.10.08.16:37:19 Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." 0 0 "Shell" 0 -1 1570523839111 ""}
{ "Info" "" "" "2019.10.08.16:37:19 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.08.16:37:19 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1570523839111 ""}
{ "Info" "" "" "2019.10.08.16:37:19 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.08.16:37:19 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1570523839111 ""}
{ "Info" "" "" "2019.10.08.16:37:19 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.08.16:37:19 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1570523839112 ""}
{ "Info" "" "" "2019.10.08.16:37:19 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.08.16:37:19 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1570523839112 ""}
{ "Info" "" "" "2019.10.08.16:37:19 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.08.16:37:19 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1570523839112 ""}
{ "Warning" "" "" "2019.10.08.16:37:19 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2019.10.08.16:37:19 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1570523839113 ""}
{ "Info" "" "" "2019.10.08.16:37:20 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.10.08.16:37:20 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1570523840642 ""}
{ "Info" "" "" "2019.10.08.16:37:23 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 0 "2019.10.08.16:37:23 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." 0 0 "Shell" 0 -1 1570523843324 ""}
{ "Info" "" "" "2019.10.08.16:37:23 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 0 "2019.10.08.16:37:23 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide." 0 0 "Shell" 0 -1 1570523843324 ""}
{ "Info" "" "" "2019.10.08.16:37:23 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.10.08.16:37:23 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1570523843702 ""}
{ "Info" "" "" "2019.10.08.16:37:24 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2019.10.08.16:37:24 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1570523844618 ""}
{ "Info" "" "" "2019.10.08.16:37:24 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2019.10.08.16:37:24 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1570523844620 ""}
{ "Warning" "" "" "2019.10.08.16:37:25 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.08.16:37:25 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1570523845362 ""}
{ "Warning" "" "" "2019.10.08.16:37:25 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.08.16:37:25 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1570523845362 ""}
{ "Warning" "" "" "2019.10.08.16:37:25 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.08.16:37:25 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1570523845362 ""}
{ "Warning" "" "" "2019.10.08.16:37:25 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.08.16:37:25 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1570523845363 ""}
{ "Info" "" "" "2019.10.08.16:37:28 Info: Data_type: Starting RTL generation for module 'soc_system_Data_type'" {  } {  } 0 0 "2019.10.08.16:37:28 Info: Data_type: Starting RTL generation for module 'soc_system_Data_type'" 0 0 "Shell" 0 -1 1570523848859 ""}
{ "Info" "soc_system_Data_type_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.08.16:37:28 Info: Data_type:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Data_type --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0075_Data_type_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0075_Data_type_gen/" {  } {  } 0 0 "2019.10.08.16:37:28 Info: Data_type:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Data_type --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0075_Data_type_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0075_Data_type_gen/" 0 0 "Shell" 0 -1 1570523848860 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: Data_type: Done RTL generation for module 'soc_system_Data_type'" {  } {  } 0 0 "2019.10.08.16:37:29 Info: Data_type: Done RTL generation for module 'soc_system_Data_type'" 0 0 "Shell" 0 -1 1570523849038 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: Data_type: \"soc_system\" instantiated altera_avalon_pio \"Data_type\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: Data_type: \"soc_system\" instantiated altera_avalon_pio \"Data_type\"" 0 0 "Shell" 0 -1 1570523849040 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: Finish_signal: Starting RTL generation for module 'soc_system_Finish_signal'" {  } {  } 0 0 "2019.10.08.16:37:29 Info: Finish_signal: Starting RTL generation for module 'soc_system_Finish_signal'" 0 0 "Shell" 0 -1 1570523849051 ""}
{ "Info" "soc_system_Finish_signal_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.08.16:37:29 Info: Finish_signal:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Finish_signal --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0076_Finish_signal_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0076_Finish_signal_gen/" {  } {  } 0 0 "2019.10.08.16:37:29 Info: Finish_signal:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Finish_signal --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0076_Finish_signal_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0076_Finish_signal_gen/" 0 0 "Shell" 0 -1 1570523849051 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: Finish_signal: Done RTL generation for module 'soc_system_Finish_signal'" {  } {  } 0 0 "2019.10.08.16:37:29 Info: Finish_signal: Done RTL generation for module 'soc_system_Finish_signal'" 0 0 "Shell" 0 -1 1570523849223 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: Finish_signal: \"soc_system\" instantiated altera_avalon_pio \"Finish_signal\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: Finish_signal: \"soc_system\" instantiated altera_avalon_pio \"Finish_signal\"" 0 0 "Shell" 0 -1 1570523849227 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1570523849229 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" 0 0 "Shell" 0 -1 1570523849232 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1570523849238 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" 0 0 "Shell" 0 -1 1570523849259 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.08.16:37:29 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1570523849284 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.08.16:37:29 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0079_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0079_button_pio_gen/" {  } {  } 0 0 "2019.10.08.16:37:29 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0079_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0079_button_pio_gen/" 0 0 "Shell" 0 -1 1570523849284 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.08.16:37:29 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1570523849474 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1570523849478 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.08.16:37:29 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1570523849489 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.08.16:37:29 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0080_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0080_dipsw_pio_gen/" {  } {  } 0 0 "2019.10.08.16:37:29 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0080_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0080_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1570523849489 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.08.16:37:29 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1570523849686 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1570523849690 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1570523849989 ""}
{ "Info" "" "" "2019.10.08.16:37:29 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.10.08.16:37:29 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1570523849990 ""}
{ "Warning" "" "" "2019.10.08.16:37:30 Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 0 "2019.10.08.16:37:30 Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." 0 0 "Shell" 0 -1 1570523850051 ""}
{ "Info" "" "" "2019.10.08.16:37:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.08.16:37:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1570523850436 ""}
{ "Info" "" "" "2019.10.08.16:37:30 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.08.16:37:30 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1570523850767 ""}
{ "Info" "" "" "2019.10.08.16:37:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.10.08.16:37:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1570523851657 ""}
{ "Info" "" "" "2019.10.08.16:37:31 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.08.16:37:31 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1570523851668 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.08.16:37:31 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0081_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0081_jtag_uart_gen/" {  } {  } 0 0 "2019.10.08.16:37:31 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0081_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0081_jtag_uart_gen/" 0 0 "Shell" 0 -1 1570523851668 ""}
{ "Info" "" "" "2019.10.08.16:37:31 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.08.16:37:31 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1570523851904 ""}
{ "Info" "" "" "2019.10.08.16:37:31 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.10.08.16:37:31 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1570523851909 ""}
{ "Info" "" "" "2019.10.08.16:37:31 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.08.16:37:31 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1570523851916 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.08.16:37:31 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0082_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0082_led_pio_gen/" {  } {  } 0 0 "2019.10.08.16:37:31 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0082_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Well/AppData/Local/Temp/alt8177_7125872767343639895.dir/0082_led_pio_gen/" 0 0 "Shell" 0 -1 1570523851916 ""}
{ "Info" "" "" "2019.10.08.16:37:32 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.08.16:37:32 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1570523852092 ""}
{ "Info" "" "" "2019.10.08.16:37:32 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.10.08.16:37:32 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1570523852093 ""}
{ "Info" "" "" "2019.10.08.16:37:32 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.10.08.16:37:32 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1570523852095 ""}
{ "Info" "" "" "2019.10.08.16:37:32 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.10.08.16:37:32 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1570523852098 ""}
{ "Info" "" "" "2019.10.08.16:37:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.10.08.16:37:32 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1570523852755 ""}
{ "Info" "" "" "2019.10.08.16:37:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523853345 ""}
{ "Info" "" "" "2019.10.08.16:37:33 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.10.08.16:37:33 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1570523853645 ""}
{ "Info" "" "" "2019.10.08.16:37:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523854081 ""}
{ "Info" "" "" "2019.10.08.16:37:34 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.10.08.16:37:34 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1570523854378 ""}
{ "Info" "" "" "2019.10.08.16:37:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523857075 ""}
{ "Info" "" "" "2019.10.08.16:37:37 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:37 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523857228 ""}
{ "Info" "" "" "2019.10.08.16:37:37 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:37 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523857368 ""}
{ "Info" "" "" "2019.10.08.16:37:37 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:37 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523857509 ""}
{ "Info" "" "" "2019.10.08.16:37:37 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:37 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523857650 ""}
{ "Info" "" "" "2019.10.08.16:37:37 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:37 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523857791 ""}
{ "Info" "" "" "2019.10.08.16:37:37 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:37 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523857933 ""}
{ "Info" "" "" "2019.10.08.16:37:38 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:38 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523858075 ""}
{ "Info" "" "" "2019.10.08.16:37:38 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:38 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523858213 ""}
{ "Info" "" "" "2019.10.08.16:37:38 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:38 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523858354 ""}
{ "Info" "" "" "2019.10.08.16:37:38 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:38 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523858508 ""}
{ "Info" "" "" "2019.10.08.16:37:38 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.08.16:37:38 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1570523858650 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1570523860632 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1570523860635 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1570523860638 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1570523860641 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1570523860644 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1570523860650 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1570523860663 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1570523860665 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1570523860667 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1570523860668 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1570523860670 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1570523860674 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1570523860677 ""}
{ "Info" "" "" "2019.10.08.16:37:40 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.10.08.16:37:40 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1570523860733 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1570523861024 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" 0 0 "Shell" 0 -1 1570523861027 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" 0 0 "Shell" 0 -1 1570523861029 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1570523861032 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861034 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523861043 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1570523861053 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1570523861063 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" 0 0 "Shell" 0 -1 1570523861065 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861067 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861068 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1570523861071 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861078 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861078 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861079 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523861081 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1570523861085 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523861093 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523861103 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861104 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1570523861106 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861107 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861107 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: hps_0_f2h_sdram0_data_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"hps_0_f2h_sdram0_data_translator\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: hps_0_f2h_sdram0_data_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"hps_0_f2h_sdram0_data_translator\"" 0 0 "Shell" 0 -1 1570523861107 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: hps_0_f2h_sdram0_data_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"hps_0_f2h_sdram0_data_agent\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: hps_0_f2h_sdram0_data_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"hps_0_f2h_sdram0_data_agent\"" 0 0 "Shell" 0 -1 1570523861109 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861111 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523861119 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1570523861128 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523861137 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523861144 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861145 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523861152 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861154 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1570523861405 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1570523861408 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861409 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523861418 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1570523861427 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523861431 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523861439 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861440 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1570523861442 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523861451 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861452 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1570523861461 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1570523861472 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router_002: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1570523861482 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: router_004: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: router_004: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1570523861492 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1570523861496 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_demux_001: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_demux_001: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1570523861500 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1570523861508 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861509 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: cmd_mux_002: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: cmd_mux_002: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1570523861516 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861517 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1570523861520 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_demux_002: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_demux_002: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1570523861523 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1570523861533 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861534 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: rsp_mux_001: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: rsp_mux_001: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1570523861547 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861549 ""}
{ "Info" "" "" "2019.10.08.16:37:41 Info: crosser: \"mm_interconnect_3\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2019.10.08.16:37:41 Info: crosser: \"mm_interconnect_3\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1570523861550 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861552 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861552 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.08.16:37:41 Info: Reusing file C:/Users/Well/Downloads/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1570523861552 ""}
{ "Info" "" "" "2019.10.08.16:37:56 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.10.08.16:37:56 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1570523876430 ""}
{ "Info" "" "" "2019.10.08.16:37:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.08.16:37:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1570523876474 ""}
{ "Info" "" "" "2019.10.08.16:37:56 Info: soc_system: Done \"soc_system\" with 76 modules, 179 files" {  } {  } 0 0 "2019.10.08.16:37:56 Info: soc_system: Done \"soc_system\" with 76 modules, 179 files" 0 0 "Shell" 0 -1 1570523876475 ""}
{ "Info" "" "" "2019.10.08.16:37:57 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.08.16:37:57 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1570523877271 ""}
{ "Info" "" "" "2019.10.08.16:37:57 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.08.16:37:57 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1570523877271 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1570523882459 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1570523888266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 68 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570523888266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 16:38:08 2019 " "Processing ended: Tue Oct 08 16:38:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570523888266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570523888266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:26 " "Total CPU time (on all processors): 00:04:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570523888266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1570523888266 ""}
