Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto aeac3e02b91b46b8869a971287506f7a --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L axi_utils_v2_0_3 -L cordic_v6_0_11 -L xil_defaultlib -L secureip -L xpm --snapshot swerling_model_rom_tb_behav xil_defaultlib.swerling_model_rom_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_bindec [log_fun_65536x16_bindec_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_blk_mem_gen_mux [log_fun_65536x16_blk_mem_gen_mux...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_blk_mem_gen_prim_wrapper_init [log_fun_65536x16_blk_mem_gen_pri...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_blk_mem_gen_prim_width [log_fun_65536x16_blk_mem_gen_pri...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_06="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized9\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized9\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_05="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized10\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized10\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_05="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized11\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized11\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_07="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized12\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized12\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized13\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized13\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized14\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized14\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="111...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized15\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized15\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="111...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized16\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized16\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="111...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized17\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized17\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="000...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized18\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized18\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized0\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized0\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized19\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized19\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="000...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized20\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized20\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,init_00="111...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized21\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized21\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized1\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized1\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_01="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized2\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized2\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized3\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized3\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_03="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized4\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized4\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_02="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized5\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized5\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="00...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized6\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized6\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized7\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized7\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,initp_00="11...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_wrapper_init__parameterized8\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.\log_fun_65536x16_blk_mem_gen_prim_width__parameterized8\ [\log_fun_65536x16_blk_mem_gen_pr...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_blk_mem_gen_generic_cstr [log_fun_65536x16_blk_mem_gen_gen...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_blk_mem_gen_top [log_fun_65536x16_blk_mem_gen_top...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_blk_mem_gen_v8_3_5_synth [log_fun_65536x16_blk_mem_gen_v8_...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16_blk_mem_gen_v8_3_5 [log_fun_65536x16_blk_mem_gen_v8_...]
Compiling architecture structure of entity xil_defaultlib.log_fun_65536x16 [log_fun_65536x16_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=6,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=7,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=8,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=9,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=10,family="aart...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=11,family="aart...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=12,family="aart...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="aarti...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="aartix7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=13,family="aart...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="aarti...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=14,family="...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="aa...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture square_root_arch of entity xil_defaultlib.square_root [square_root_default]
Compiling architecture rtl of entity xil_defaultlib.swerling_model_rom [swerling_model_rom_default]
Compiling architecture rtl of entity xil_defaultlib.swerling_model_rom_tb
Built simulation snapshot swerling_model_rom_tb_behav
