

================================================================
== Vitis HLS Report for 'fir16'
================================================================
* Date:           Fri Sep 26 22:00:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        KhanhTran_Lab2
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      260|      260|  2.600 us|  2.600 us|  256|  256|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_i  |      258|      258|         4|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_131 = alloca i32 1"   --->   Operation 7 'alloca' 'shift_reg_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i16 = alloca i32 1"   --->   Operation 8 'alloca' 'i16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg = alloca i32 1" [fir16.cpp:8]   --->   Operation 9 'alloca' 'shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shift_reg_1 = alloca i32 1" [fir16.cpp:8]   --->   Operation 10 'alloca' 'shift_reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_2 = alloca i32 1" [fir16.cpp:8]   --->   Operation 11 'alloca' 'shift_reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shift_reg_3 = alloca i32 1" [fir16.cpp:8]   --->   Operation 12 'alloca' 'shift_reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shift_reg_4 = alloca i32 1" [fir16.cpp:8]   --->   Operation 13 'alloca' 'shift_reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shift_reg_5 = alloca i32 1" [fir16.cpp:8]   --->   Operation 14 'alloca' 'shift_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shift_reg_6 = alloca i32 1" [fir16.cpp:8]   --->   Operation 15 'alloca' 'shift_reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_reg_7 = alloca i32 1" [fir16.cpp:8]   --->   Operation 16 'alloca' 'shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_8 = alloca i32 1" [fir16.cpp:8]   --->   Operation 17 'alloca' 'shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg_9 = alloca i32 1" [fir16.cpp:8]   --->   Operation 18 'alloca' 'shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_10 = alloca i32 1" [fir16.cpp:8]   --->   Operation 19 'alloca' 'shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_11 = alloca i32 1" [fir16.cpp:8]   --->   Operation 20 'alloca' 'shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg15 = alloca i32 1" [fir16.cpp:8]   --->   Operation 21 'alloca' 'shift_reg15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fir16.cpp:4]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %y"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg15" [fir16.cpp:8]   --->   Operation 27 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_11" [fir16.cpp:8]   --->   Operation 28 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_10" [fir16.cpp:8]   --->   Operation 29 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_9" [fir16.cpp:8]   --->   Operation 30 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_8" [fir16.cpp:8]   --->   Operation 31 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_7" [fir16.cpp:8]   --->   Operation 32 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_6" [fir16.cpp:8]   --->   Operation 33 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_5" [fir16.cpp:8]   --->   Operation 34 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_4" [fir16.cpp:8]   --->   Operation 35 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_3" [fir16.cpp:8]   --->   Operation 36 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_2" [fir16.cpp:8]   --->   Operation 37 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg_1" [fir16.cpp:8]   --->   Operation 38 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 0, i16 %shift_reg" [fir16.cpp:8]   --->   Operation 39 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %i16"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %shift_reg_131"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln18 = br void %Shift.split" [fir16.cpp:18]   --->   Operation 42 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i16_load = load i8 %i16" [fir16.cpp:18]   --->   Operation 43 'load' 'i16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %i16_load" [fir16.cpp:18]   --->   Operation 44 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i64 0, i64 %zext_ln18" [fir16.cpp:26]   --->   Operation 45 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%shift_reg_26 = load i8 %x_addr" [fir16.cpp:26]   --->   Operation 46 'load' 'shift_reg_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (2.11ns)   --->   "%i = add i8 %i16_load, i8 1" [fir16.cpp:18]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.11ns)   --->   "%icmp_ln18 = icmp_eq  i8 %i16_load, i8 255" [fir16.cpp:18]   --->   Operation 48 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln18 = store i8 %i, i8 %i16" [fir16.cpp:18]   --->   Operation 49 'store' 'store_ln18' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %Shift.split, void %for.end39" [fir16.cpp:18]   --->   Operation 50 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shift_reg_131_load = load i16 %shift_reg_131"   --->   Operation 51 'load' 'shift_reg_131_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shift_reg_25 = load i16 %shift_reg"   --->   Operation 52 'load' 'shift_reg_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_24 = load i16 %shift_reg_1"   --->   Operation 53 'load' 'shift_reg_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shift_reg_23 = load i16 %shift_reg_2" [fir16.cpp:35]   --->   Operation 54 'load' 'shift_reg_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shift_reg_22 = load i16 %shift_reg_3"   --->   Operation 55 'load' 'shift_reg_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shift_reg_21 = load i16 %shift_reg_4" [fir16.cpp:35]   --->   Operation 56 'load' 'shift_reg_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shift_reg_20 = load i16 %shift_reg_5"   --->   Operation 57 'load' 'shift_reg_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shift_reg_19 = load i16 %shift_reg_6"   --->   Operation 58 'load' 'shift_reg_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_18 = load i16 %shift_reg_7" [fir16.cpp:35]   --->   Operation 59 'load' 'shift_reg_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shift_reg_17 = load i16 %shift_reg_8"   --->   Operation 60 'load' 'shift_reg_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_16 = load i16 %shift_reg_9"   --->   Operation 61 'load' 'shift_reg_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shift_reg_15 = load i16 %shift_reg_10" [fir16.cpp:35]   --->   Operation 62 'load' 'shift_reg_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shift_reg_14 = load i16 %shift_reg_11"   --->   Operation 63 'load' 'shift_reg_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shift_reg_13 = load i16 %shift_reg15" [fir16.cpp:35]   --->   Operation 64 'load' 'shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/2] ( I:3.25ns O:3.25ns )   --->   "%shift_reg_26 = load i8 %x_addr" [fir16.cpp:26]   --->   Operation 65 'load' 'shift_reg_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shift_reg_14_cast = sext i16 %shift_reg_26" [fir16.cpp:26]   --->   Operation 66 'sext' 'shift_reg_14_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %shift_reg_13" [fir16.cpp:35]   --->   Operation 67 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i16 %shift_reg_15" [fir16.cpp:35]   --->   Operation 68 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i16 %shift_reg_18" [fir16.cpp:35]   --->   Operation 69 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shift_reg_7_cast = sext i16 %shift_reg_20"   --->   Operation 70 'sext' 'shift_reg_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i16 %shift_reg_21" [fir16.cpp:35]   --->   Operation 71 'sext' 'sext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i16 %shift_reg_23" [fir16.cpp:35]   --->   Operation 72 'sext' 'sext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shift_reg_13_cast = sext i16 %shift_reg_131_load"   --->   Operation 73 'sext' 'shift_reg_13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.14ns)   --->   "%tmp = sub i17 %sext_ln35, i17 %sext_ln35_3" [fir16.cpp:35]   --->   Operation 74 'sub' 'tmp' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.14ns)   --->   "%tmp2 = add i17 %sext_ln35_1, i17 %sext_ln35_4" [fir16.cpp:35]   --->   Operation 75 'add' 'tmp2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i17 %tmp2" [fir16.cpp:35]   --->   Operation 76 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp2, i2 0" [fir16.cpp:35]   --->   Operation 77 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl29 = sext i19 %tmp_3" [fir16.cpp:35]   --->   Operation 78 'sext' 'p_shl29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = sub i20 %tmp2_cast, i20 %p_shl29" [fir16.cpp:35]   --->   Operation 79 'sub' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shift_reg_12_cast = sext i16 %shift_reg_25"   --->   Operation 80 'sext' 'shift_reg_12_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shift_reg_4_cast = sext i16 %shift_reg_17"   --->   Operation 81 'sext' 'shift_reg_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.14ns)   --->   "%tmp41 = add i17 %shift_reg_4_cast, i17 %shift_reg_12_cast"   --->   Operation 82 'add' 'tmp41' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp41, i2 0"   --->   Operation 83 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i19 %tmp_2"   --->   Operation 84 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.14ns)   --->   "%tmp6 = add i17 %sext_ln35_2, i17 %shift_reg_13_cast" [fir16.cpp:35]   --->   Operation 85 'add' 'tmp6' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i17 %tmp6" [fir16.cpp:35]   --->   Operation 86 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp6, i2 0" [fir16.cpp:35]   --->   Operation 87 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl = sext i19 %tmp_4" [fir16.cpp:35]   --->   Operation 88 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg = sub i21 0, i21 %p_shl" [fir16.cpp:35]   --->   Operation 89 'sub' 'p_neg' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%tmp7 = sub i21 %p_neg, i21 %tmp6_cast" [fir16.cpp:35]   --->   Operation 90 'sub' 'tmp7' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (4.15ns) (root node of TernaryAdder)   --->   "%add_ln35 = add i20 %tmp_2_cast, i20 %tmp3" [fir16.cpp:35]   --->   Operation 91 'add' 'add_ln35' <Predicate = true> <Delay = 4.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (2.14ns)   --->   "%add_ln35_2 = add i17 %shift_reg_7_cast, i17 %shift_reg_14_cast" [fir16.cpp:35]   --->   Operation 92 'add' 'add_ln35_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_26, i16 %shift_reg15" [fir16.cpp:8]   --->   Operation 93 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 94 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_13, i16 %shift_reg_11" [fir16.cpp:8]   --->   Operation 94 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 95 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_14, i16 %shift_reg_10" [fir16.cpp:8]   --->   Operation 95 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 96 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_15, i16 %shift_reg_9" [fir16.cpp:8]   --->   Operation 96 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 97 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_16, i16 %shift_reg_8" [fir16.cpp:8]   --->   Operation 97 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 98 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_17, i16 %shift_reg_7" [fir16.cpp:8]   --->   Operation 98 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 99 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_18, i16 %shift_reg_6" [fir16.cpp:8]   --->   Operation 99 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 100 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_19, i16 %shift_reg_5" [fir16.cpp:8]   --->   Operation 100 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 101 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_20, i16 %shift_reg_4" [fir16.cpp:8]   --->   Operation 101 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 102 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_21, i16 %shift_reg_3" [fir16.cpp:8]   --->   Operation 102 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 103 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_22, i16 %shift_reg_2" [fir16.cpp:8]   --->   Operation 103 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 104 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_23, i16 %shift_reg_1" [fir16.cpp:8]   --->   Operation 104 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 105 [1/1] (1.61ns)   --->   "%store_ln8 = store i16 %shift_reg_24, i16 %shift_reg" [fir16.cpp:8]   --->   Operation 105 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 106 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 %shift_reg_25, i16 %shift_reg_131"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>

State 3 <SV = 2> <Delay = 6.39>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp, i1 0" [fir16.cpp:35]   --->   Operation 107 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i18 %tmp_1" [fir16.cpp:35]   --->   Operation 108 'sext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i20 %add_ln35" [fir16.cpp:35]   --->   Operation 109 'sext' 'sext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i21 %sext_ln35_5, i21 %tmp7" [fir16.cpp:35]   --->   Operation 110 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i17 %add_ln35_2" [fir16.cpp:35]   --->   Operation 111 'sext' 'sext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.21ns)   --->   "%add_ln35_3 = add i19 %sext_ln35_6, i19 %tmp_1_cast" [fir16.cpp:35]   --->   Operation 112 'add' 'add_ln35_3' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i19 %add_ln35_3" [fir16.cpp:35]   --->   Operation 113 'sext' 'sext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%add_ln35_4 = add i21 %sext_ln35_7, i21 %add_ln35_1" [fir16.cpp:35]   --->   Operation 114 'add' 'add_ln35_4' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fir16.cpp:8]   --->   Operation 115 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [fir16.cpp:19]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir16.cpp:18]   --->   Operation 117 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i21 %add_ln35_4" [fir16.cpp:35]   --->   Operation 118 'sext' 'sext_ln35_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i24 %y, i64 0, i64 %zext_ln18" [fir16.cpp:35]   --->   Operation 119 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln35 = store i24 %sext_ln35_8, i8 %y_addr" [fir16.cpp:35]   --->   Operation 120 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_4 : Operation 121 [1/1] (1.61ns)   --->   "%ret_ln37 = ret" [fir16.cpp:37]   --->   Operation 121 'ret' 'ret_ln37' <Predicate = (icmp_ln18)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.335ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i16' [36]  (1.610 ns)
	'load' operation 8 bit ('i16_load', fir16.cpp:18) on local variable 'i16' [41]  (0.000 ns)
	'add' operation 8 bit ('i', fir16.cpp:18) [99]  (2.115 ns)
	'store' operation 0 bit ('store_ln18', fir16.cpp:18) of variable 'i', fir16.cpp:18 on local variable 'i16' [114]  (1.610 ns)

 <State 2>: 6.329ns
The critical path consists of the following:
	'load' operation 16 bit ('shift_reg_131_load') on local variable 'shift_reg_131' [40]  (0.000 ns)
	'add' operation 17 bit ('tmp6', fir16.cpp:35) [82]  (2.146 ns)
	'sub' operation 21 bit ('p_neg', fir16.cpp:35) [86]  (0.000 ns)
	'sub' operation 21 bit ('tmp7', fir16.cpp:35) [87]  (4.183 ns)

 <State 3>: 6.399ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln35_3', fir16.cpp:35) [93]  (2.216 ns)
	'add' operation 21 bit ('add_ln35_4', fir16.cpp:35) [95]  (4.183 ns)

 <State 4>: 3.257ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', fir16.cpp:35) of variable 'sext_ln35_8', fir16.cpp:35 on array 'y' [98]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
