-- -------------------------------------------------------------
--
--  Entity Declaration for inst_aa_e
--
-- Generated
--  by:  wig
--  on:  Wed Aug 18 12:41:45 2004
--  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../constant.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_aa_e-e.vhd,v 1.4 2005/10/06 11:16:07 wig Exp $
-- $Date: 2005/10/06 11:16:07 $
-- $Log: inst_aa_e-e.vhd,v $
-- Revision 1.4  2005/10/06 11:16:07  wig
-- Got testcoverage up, fixed generic problem, prepared report
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.45 2004/08/09 15:48:14 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.32 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_aa_e
--
entity inst_aa_e is
        -- Generics:
		-- No Generated Generics for Entity inst_aa_e

    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_aa_e
			bit_vector_p	: in	bit_vector(7 downto 0);
			bug20040329a_t1	: in	std_ulogic;
			bug20040329a_t2	: in	std_ulogic;
			bug20040329a_t3	: in	std_ulogic;
			bug20040329a_t4	: in	std_ulogic;
			bus20040728_all_i	: in	std_ulogic_vector(7 downto 0);
			bus20040728_part_i	: in	std_ulogic_vector(7 downto 0);
			bus20050930	: in	std_ulogic_vector(7 downto 0);
			bus20050930_2	: in	std_ulogic_vector(7 downto 0);
			bus20050930_3	: in	std_ulogic_vector(7 downto 0);
			const_01_p	: in	std_ulogic;
			const_02_p	: in	std_ulogic;
			const_03	: in	std_ulogic_vector(6 downto 0);
			const_05	: in	std_ulogic;
			inst_duo_1	: in	std_ulogic_vector(7 downto 0);
			int_time_p	: in	time;
			integer_p	: in	integer;
			one_p	: in	std_ulogic;
			real_p	: in	real;
			real_time_p	: in	time;
			reale_p	: in	real;
			std_u_11_vport	: in	std_ulogic_vector(7 downto 0);
			std_u_logic_bin_p	: in	std_ulogic_vector(7 downto 0);
			std_u_logic_binv_p	: in	std_ulogic_vector(7 downto 0);
			std_u_logic_hexerr_p	: in	std_ulogic_vector(3 downto 0);
			std_u_logic_octv_p	: in	std_ulogic_vector(7 downto 0);
			std_u_logic_port_02	: in	std_ulogic_vector(7 downto 0);
			std_u_logic_quadv_p	: in	std_ulogic_vector(7 downto 0);
			std_u_logic_vport	: in	std_ulogic_vector(7 downto 0);
			std_u_logic_vport_ext	: in	std_ulogic_vector(10 downto 0);
			std_ulogic_vector_p	: in	std_ulogic_vector(7 downto 0);
			string_p	: in	string;
			under_p	: in	real;
			vector_duo_1	: in	std_ulogic_vector(7 downto 0);
			vector_duo_2	: in	std_ulogic_vector(7 downto 0);
			vhdl_basehex_p	: in	integer;
			vhdlbase2_p	: in	integer;
			zero_p	: in	std_ulogic
		-- End of Generated Port for Entity inst_aa_e
		);
end inst_aa_e;
--
-- End of Generated Entity inst_aa_e
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
