// Seed: 2905590838
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
  assign id_1 = id_0.id_4;
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input reg id_7
);
  always #1 #1 id_3 <= {id_7, "", 1, 1};
  always begin
    id_3 <= #0 id_7;
  end
  type_14(
      id_3
  );
  logic id_8;
  logic id_9;
endmodule
