
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fdformat_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401240 <.init>:
  401240:	stp	x29, x30, [sp, #-16]!
  401244:	mov	x29, sp
  401248:	bl	401f84 <ferror@plt+0x9b4>
  40124c:	ldp	x29, x30, [sp], #16
  401250:	ret

Disassembly of section .plt:

0000000000401260 <memcpy@plt-0x20>:
  401260:	stp	x16, x30, [sp, #-16]!
  401264:	adrp	x16, 415000 <ferror@plt+0x13a30>
  401268:	ldr	x17, [x16, #4088]
  40126c:	add	x16, x16, #0xff8
  401270:	br	x17
  401274:	nop
  401278:	nop
  40127c:	nop

0000000000401280 <memcpy@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401284:	ldr	x17, [x16]
  401288:	add	x16, x16, #0x0
  40128c:	br	x17

0000000000401290 <_exit@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401294:	ldr	x17, [x16, #8]
  401298:	add	x16, x16, #0x8
  40129c:	br	x17

00000000004012a0 <strtoul@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012a4:	ldr	x17, [x16, #16]
  4012a8:	add	x16, x16, #0x10
  4012ac:	br	x17

00000000004012b0 <strlen@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012b4:	ldr	x17, [x16, #24]
  4012b8:	add	x16, x16, #0x18
  4012bc:	br	x17

00000000004012c0 <fputs@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012c4:	ldr	x17, [x16, #32]
  4012c8:	add	x16, x16, #0x20
  4012cc:	br	x17

00000000004012d0 <exit@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012d4:	ldr	x17, [x16, #40]
  4012d8:	add	x16, x16, #0x28
  4012dc:	br	x17

00000000004012e0 <dup@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012e4:	ldr	x17, [x16, #48]
  4012e8:	add	x16, x16, #0x30
  4012ec:	br	x17

00000000004012f0 <perror@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4012f4:	ldr	x17, [x16, #56]
  4012f8:	add	x16, x16, #0x38
  4012fc:	br	x17

0000000000401300 <strtod@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401304:	ldr	x17, [x16, #64]
  401308:	add	x16, x16, #0x40
  40130c:	br	x17

0000000000401310 <__cxa_atexit@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401314:	ldr	x17, [x16, #72]
  401318:	add	x16, x16, #0x48
  40131c:	br	x17

0000000000401320 <fputc@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401324:	ldr	x17, [x16, #80]
  401328:	add	x16, x16, #0x50
  40132c:	br	x17

0000000000401330 <lseek@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401334:	ldr	x17, [x16, #88]
  401338:	add	x16, x16, #0x58
  40133c:	br	x17

0000000000401340 <snprintf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401344:	ldr	x17, [x16, #96]
  401348:	add	x16, x16, #0x60
  40134c:	br	x17

0000000000401350 <localeconv@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401354:	ldr	x17, [x16, #104]
  401358:	add	x16, x16, #0x68
  40135c:	br	x17

0000000000401360 <fileno@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401364:	ldr	x17, [x16, #112]
  401368:	add	x16, x16, #0x70
  40136c:	br	x17

0000000000401370 <fsync@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401374:	ldr	x17, [x16, #120]
  401378:	add	x16, x16, #0x78
  40137c:	br	x17

0000000000401380 <malloc@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401384:	ldr	x17, [x16, #128]
  401388:	add	x16, x16, #0x80
  40138c:	br	x17

0000000000401390 <open@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401394:	ldr	x17, [x16, #136]
  401398:	add	x16, x16, #0x88
  40139c:	br	x17

00000000004013a0 <__strtol_internal@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013a4:	ldr	x17, [x16, #144]
  4013a8:	add	x16, x16, #0x90
  4013ac:	br	x17

00000000004013b0 <strncmp@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013b4:	ldr	x17, [x16, #152]
  4013b8:	add	x16, x16, #0x98
  4013bc:	br	x17

00000000004013c0 <bindtextdomain@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013c4:	ldr	x17, [x16, #160]
  4013c8:	add	x16, x16, #0xa0
  4013cc:	br	x17

00000000004013d0 <__libc_start_main@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013d4:	ldr	x17, [x16, #168]
  4013d8:	add	x16, x16, #0xa8
  4013dc:	br	x17

00000000004013e0 <fgetc@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013e4:	ldr	x17, [x16, #176]
  4013e8:	add	x16, x16, #0xb0
  4013ec:	br	x17

00000000004013f0 <__strtoul_internal@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4013f4:	ldr	x17, [x16, #184]
  4013f8:	add	x16, x16, #0xb8
  4013fc:	br	x17

0000000000401400 <strdup@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401404:	ldr	x17, [x16, #192]
  401408:	add	x16, x16, #0xc0
  40140c:	br	x17

0000000000401410 <close@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401414:	ldr	x17, [x16, #200]
  401418:	add	x16, x16, #0xc8
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401424:	ldr	x17, [x16, #208]
  401428:	add	x16, x16, #0xd0
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401434:	ldr	x17, [x16, #216]
  401438:	add	x16, x16, #0xd8
  40143c:	br	x17

0000000000401440 <textdomain@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401444:	ldr	x17, [x16, #224]
  401448:	add	x16, x16, #0xe0
  40144c:	br	x17

0000000000401450 <getopt_long@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401454:	ldr	x17, [x16, #232]
  401458:	add	x16, x16, #0xe8
  40145c:	br	x17

0000000000401460 <strcmp@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401464:	ldr	x17, [x16, #240]
  401468:	add	x16, x16, #0xf0
  40146c:	br	x17

0000000000401470 <warn@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401474:	ldr	x17, [x16, #248]
  401478:	add	x16, x16, #0xf8
  40147c:	br	x17

0000000000401480 <__ctype_b_loc@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401484:	ldr	x17, [x16, #256]
  401488:	add	x16, x16, #0x100
  40148c:	br	x17

0000000000401490 <strtol@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401494:	ldr	x17, [x16, #264]
  401498:	add	x16, x16, #0x108
  40149c:	br	x17

00000000004014a0 <free@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014a4:	ldr	x17, [x16, #272]
  4014a8:	add	x16, x16, #0x110
  4014ac:	br	x17

00000000004014b0 <vasprintf@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014b4:	ldr	x17, [x16, #280]
  4014b8:	add	x16, x16, #0x118
  4014bc:	br	x17

00000000004014c0 <strndup@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014c4:	ldr	x17, [x16, #288]
  4014c8:	add	x16, x16, #0x120
  4014cc:	br	x17

00000000004014d0 <strspn@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014d4:	ldr	x17, [x16, #296]
  4014d8:	add	x16, x16, #0x128
  4014dc:	br	x17

00000000004014e0 <strchr@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014e4:	ldr	x17, [x16, #304]
  4014e8:	add	x16, x16, #0x130
  4014ec:	br	x17

00000000004014f0 <fflush@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4014f4:	ldr	x17, [x16, #312]
  4014f8:	add	x16, x16, #0x138
  4014fc:	br	x17

0000000000401500 <warnx@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401504:	ldr	x17, [x16, #320]
  401508:	add	x16, x16, #0x140
  40150c:	br	x17

0000000000401510 <read@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401514:	ldr	x17, [x16, #328]
  401518:	add	x16, x16, #0x148
  40151c:	br	x17

0000000000401520 <__fxstat@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401524:	ldr	x17, [x16, #336]
  401528:	add	x16, x16, #0x150
  40152c:	br	x17

0000000000401530 <dcgettext@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401534:	ldr	x17, [x16, #344]
  401538:	add	x16, x16, #0x158
  40153c:	br	x17

0000000000401540 <errx@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401544:	ldr	x17, [x16, #352]
  401548:	add	x16, x16, #0x160
  40154c:	br	x17

0000000000401550 <strcspn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401554:	ldr	x17, [x16, #360]
  401558:	add	x16, x16, #0x168
  40155c:	br	x17

0000000000401560 <printf@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401564:	ldr	x17, [x16, #368]
  401568:	add	x16, x16, #0x170
  40156c:	br	x17

0000000000401570 <__errno_location@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401574:	ldr	x17, [x16, #376]
  401578:	add	x16, x16, #0x178
  40157c:	br	x17

0000000000401580 <__xstat@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401584:	ldr	x17, [x16, #384]
  401588:	add	x16, x16, #0x180
  40158c:	br	x17

0000000000401590 <fprintf@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14a30>
  401594:	ldr	x17, [x16, #392]
  401598:	add	x16, x16, #0x188
  40159c:	br	x17

00000000004015a0 <err@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015a4:	ldr	x17, [x16, #400]
  4015a8:	add	x16, x16, #0x190
  4015ac:	br	x17

00000000004015b0 <ioctl@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015b4:	ldr	x17, [x16, #408]
  4015b8:	add	x16, x16, #0x198
  4015bc:	br	x17

00000000004015c0 <setlocale@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015c4:	ldr	x17, [x16, #416]
  4015c8:	add	x16, x16, #0x1a0
  4015cc:	br	x17

00000000004015d0 <ferror@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14a30>
  4015d4:	ldr	x17, [x16, #424]
  4015d8:	add	x16, x16, #0x1a8
  4015dc:	br	x17

Disassembly of section .text:

00000000004015e0 <.text>:
  4015e0:	stp	x29, x30, [sp, #-272]!
  4015e4:	mov	x29, sp
  4015e8:	stp	x19, x20, [sp, #16]
  4015ec:	mov	w19, w0
  4015f0:	mov	w0, #0x6                   	// #6
  4015f4:	stp	x21, x22, [sp, #32]
  4015f8:	mov	x21, x1
  4015fc:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401600:	add	x1, x1, #0x408
  401604:	stp	x23, x24, [sp, #48]
  401608:	adrp	x20, 404000 <ferror@plt+0x2a30>
  40160c:	stp	x25, x26, [sp, #64]
  401610:	add	x20, x20, #0x378
  401614:	adrp	x23, 404000 <ferror@plt+0x2a30>
  401618:	stp	x27, x28, [sp, #80]
  40161c:	bl	4015c0 <setlocale@plt>
  401620:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401624:	add	x1, x1, #0x360
  401628:	mov	x0, x20
  40162c:	bl	4013c0 <bindtextdomain@plt>
  401630:	adrp	x22, 404000 <ferror@plt+0x2a30>
  401634:	mov	x0, x20
  401638:	adrp	x28, 404000 <ferror@plt+0x2a30>
  40163c:	bl	401440 <textdomain@plt>
  401640:	adrp	x25, 404000 <ferror@plt+0x2a30>
  401644:	adrp	x0, 402000 <ferror@plt+0xa30>
  401648:	add	x23, x23, #0x8f0
  40164c:	add	x0, x0, #0xd8
  401650:	add	x22, x22, #0x630
  401654:	bl	4042e8 <ferror@plt+0x2d18>
  401658:	add	x28, x28, #0x3b8
  40165c:	add	x25, x25, #0x3a0
  401660:	mov	w0, #0x1                   	// #1
  401664:	mov	w24, #0x0                   	// #0
  401668:	mov	w27, #0x0                   	// #0
  40166c:	mov	w20, #0x0                   	// #0
  401670:	mov	w26, #0x0                   	// #0
  401674:	str	w0, [sp, #104]
  401678:	mov	x3, x23
  40167c:	mov	x2, x22
  401680:	mov	x1, x21
  401684:	mov	w0, w19
  401688:	mov	x4, #0x0                   	// #0
  40168c:	bl	401450 <getopt_long@plt>
  401690:	cmn	w0, #0x1
  401694:	b.eq	4016f8 <ferror@plt+0x128>  // b.none
  401698:	cmp	w0, #0x6e
  40169c:	b.eq	401b28 <ferror@plt+0x558>  // b.none
  4016a0:	b.gt	4018f8 <ferror@plt+0x328>
  4016a4:	cmp	w0, #0x66
  4016a8:	b.ne	40192c <ferror@plt+0x35c>  // b.any
  4016ac:	adrp	x3, 416000 <ferror@plt+0x14a30>
  4016b0:	mov	w2, #0x5                   	// #5
  4016b4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4016b8:	mov	x0, #0x0                   	// #0
  4016bc:	ldr	x20, [x3, #464]
  4016c0:	add	x1, x1, #0x388
  4016c4:	bl	401530 <dcgettext@plt>
  4016c8:	mov	x1, x0
  4016cc:	mov	x0, x20
  4016d0:	bl	403110 <ferror@plt+0x1b40>
  4016d4:	mov	x3, x23
  4016d8:	mov	w20, w0
  4016dc:	mov	x2, x22
  4016e0:	mov	x1, x21
  4016e4:	mov	w0, w19
  4016e8:	mov	x4, #0x0                   	// #0
  4016ec:	bl	401450 <getopt_long@plt>
  4016f0:	cmn	w0, #0x1
  4016f4:	b.ne	401698 <ferror@plt+0xc8>  // b.any
  4016f8:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4016fc:	ldr	w22, [x0, #472]
  401700:	sub	w19, w19, w22
  401704:	cmp	w19, #0x0
  401708:	sbfiz	x22, x22, #3, #32
  40170c:	b.le	401e84 <ferror@plt+0x8b4>
  401710:	ldr	x1, [x21, x22]
  401714:	add	x2, sp, #0x90
  401718:	mov	w0, #0x0                   	// #0
  40171c:	bl	401580 <__xstat@plt>
  401720:	tbnz	w0, #31, 401e74 <ferror@plt+0x8a4>
  401724:	ldr	w0, [sp, #160]
  401728:	and	w0, w0, #0xf000
  40172c:	cmp	w0, #0x6, lsl #12
  401730:	b.ne	401e50 <ferror@plt+0x880>  // b.any
  401734:	ldr	x1, [x21, x22]
  401738:	add	x0, sp, #0x90
  40173c:	mov	w2, #0x2                   	// #2
  401740:	bl	402530 <ferror@plt+0xf60>
  401744:	mov	w19, w0
  401748:	tbnz	w0, #31, 401e2c <ferror@plt+0x85c>
  40174c:	adrp	x23, 416000 <ferror@plt+0x14a30>
  401750:	mov	x1, #0x204                 	// #516
  401754:	add	x22, x23, #0x1f8
  401758:	movk	x1, #0x8020, lsl #16
  40175c:	mov	x2, x22
  401760:	bl	4015b0 <ioctl@plt>
  401764:	tbnz	w0, #31, 401eb4 <ferror@plt+0x8e4>
  401768:	adrp	x1, 404000 <ferror@plt+0x2a30>
  40176c:	mov	w2, #0x5                   	// #5
  401770:	add	x1, x1, #0x6c0
  401774:	mov	x0, #0x0                   	// #0
  401778:	bl	401530 <dcgettext@plt>
  40177c:	mov	x21, x0
  401780:	ldr	w1, [x22, #8]
  401784:	cmp	w1, #0x2
  401788:	b.eq	401b3c <ferror@plt+0x56c>  // b.none
  40178c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401790:	add	x1, x1, #0x708
  401794:	mov	w2, #0x5                   	// #5
  401798:	mov	x0, #0x0                   	// #0
  40179c:	bl	401530 <dcgettext@plt>
  4017a0:	mov	x1, x0
  4017a4:	ldr	w3, [x22, #4]
  4017a8:	mov	x0, x21
  4017ac:	ldr	w2, [x22, #12]
  4017b0:	ldr	w4, [x23, #504]
  4017b4:	lsr	w4, w4, #1
  4017b8:	bl	401560 <printf@plt>
  4017bc:	cbz	w24, 401b30 <ferror@plt+0x560>
  4017c0:	ldr	w0, [x22, #12]
  4017c4:	cmp	w0, w20
  4017c8:	b.ls	401f14 <ferror@plt+0x944>  // b.plast
  4017cc:	cmp	w0, w27
  4017d0:	b.ls	401ef4 <ferror@plt+0x924>  // b.plast
  4017d4:	cmp	w27, w20
  4017d8:	b.cc	401ed4 <ferror@plt+0x904>  // b.lo, b.ul, b.last
  4017dc:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4017e0:	add	x1, x1, #0x7d0
  4017e4:	mov	w2, #0x5                   	// #5
  4017e8:	adrp	x21, 416000 <ferror@plt+0x14a30>
  4017ec:	mov	x0, #0x0                   	// #0
  4017f0:	bl	401530 <dcgettext@plt>
  4017f4:	bl	401560 <printf@plt>
  4017f8:	adrp	x24, 404000 <ferror@plt+0x2a30>
  4017fc:	ldr	x0, [x21, #480]
  401800:	mov	x25, x21
  401804:	add	x24, x24, #0x7e0
  401808:	bl	4014f0 <fflush@plt>
  40180c:	mov	w0, w19
  401810:	bl	402040 <ferror@plt+0xa70>
  401814:	mov	w1, w20
  401818:	str	w20, [sp, #136]
  40181c:	nop
  401820:	ldr	w0, [x22, #8]
  401824:	add	x23, x25, #0x1e0
  401828:	str	wzr, [sp, #132]
  40182c:	mov	w2, #0x0                   	// #0
  401830:	cbz	w0, 40186c <ferror@plt+0x29c>
  401834:	nop
  401838:	mov	x0, x24
  40183c:	bl	401560 <printf@plt>
  401840:	ldr	x0, [x23]
  401844:	bl	4014f0 <fflush@plt>
  401848:	add	x1, sp, #0x80
  40184c:	mov	w0, w19
  401850:	bl	402070 <ferror@plt+0xaa0>
  401854:	ldp	w2, w1, [sp, #132]
  401858:	ldr	w0, [x22, #8]
  40185c:	add	w2, w2, #0x1
  401860:	str	w2, [sp, #132]
  401864:	cmp	w2, w0
  401868:	b.cc	401838 <ferror@plt+0x268>  // b.lo, b.ul, b.last
  40186c:	add	w1, w1, #0x1
  401870:	str	w1, [sp, #136]
  401874:	cmp	w27, w1
  401878:	b.cs	401820 <ferror@plt+0x250>  // b.hs, b.nlast
  40187c:	mov	w0, w19
  401880:	bl	4020a8 <ferror@plt+0xad8>
  401884:	adrp	x0, 404000 <ferror@plt+0x2a30>
  401888:	add	x0, x0, #0x7f0
  40188c:	mov	x1, x0
  401890:	mov	w2, #0x5                   	// #5
  401894:	mov	x0, #0x0                   	// #0
  401898:	str	x1, [sp, #120]
  40189c:	bl	401530 <dcgettext@plt>
  4018a0:	mov	x1, x0
  4018a4:	adrp	x2, 404000 <ferror@plt+0x2a30>
  4018a8:	add	x0, x2, #0x7f8
  4018ac:	bl	401560 <printf@plt>
  4018b0:	ldr	w0, [sp, #104]
  4018b4:	cbnz	w0, 401b58 <ferror@plt+0x588>
  4018b8:	mov	w0, w19
  4018bc:	bl	401370 <fsync@plt>
  4018c0:	mov	w1, w0
  4018c4:	mov	w0, w19
  4018c8:	mov	w19, w1
  4018cc:	bl	401410 <close@plt>
  4018d0:	orr	w19, w19, w0
  4018d4:	cbnz	w19, 401df8 <ferror@plt+0x828>
  4018d8:	mov	w0, #0x0                   	// #0
  4018dc:	ldp	x19, x20, [sp, #16]
  4018e0:	ldp	x21, x22, [sp, #32]
  4018e4:	ldp	x23, x24, [sp, #48]
  4018e8:	ldp	x25, x26, [sp, #64]
  4018ec:	ldp	x27, x28, [sp, #80]
  4018f0:	ldp	x29, x30, [sp], #272
  4018f4:	ret
  4018f8:	cmp	w0, #0x72
  4018fc:	b.ne	401ab8 <ferror@plt+0x4e8>  // b.any
  401900:	adrp	x3, 416000 <ferror@plt+0x14a30>
  401904:	mov	w2, #0x5                   	// #5
  401908:	mov	x1, x28
  40190c:	mov	x0, #0x0                   	// #0
  401910:	ldr	x26, [x3, #464]
  401914:	bl	401530 <dcgettext@plt>
  401918:	mov	x1, x0
  40191c:	mov	x0, x26
  401920:	bl	403110 <ferror@plt+0x1b40>
  401924:	mov	w26, w0
  401928:	b	401678 <ferror@plt+0xa8>
  40192c:	cmp	w0, #0x68
  401930:	b.ne	401af0 <ferror@plt+0x520>  // b.any
  401934:	adrp	x3, 416000 <ferror@plt+0x14a30>
  401938:	mov	w2, #0x5                   	// #5
  40193c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401940:	mov	x0, #0x0                   	// #0
  401944:	ldr	x19, [x3, #480]
  401948:	add	x1, x1, #0x400
  40194c:	bl	401530 <dcgettext@plt>
  401950:	mov	x1, x19
  401954:	bl	4012c0 <fputs@plt>
  401958:	mov	w2, #0x5                   	// #5
  40195c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401960:	mov	x0, #0x0                   	// #0
  401964:	add	x1, x1, #0x410
  401968:	bl	401530 <dcgettext@plt>
  40196c:	mov	x1, x0
  401970:	adrp	x2, 416000 <ferror@plt+0x14a30>
  401974:	mov	x0, x19
  401978:	ldr	x2, [x2, #488]
  40197c:	bl	401590 <fprintf@plt>
  401980:	mov	x1, x19
  401984:	mov	w0, #0xa                   	// #10
  401988:	bl	401320 <fputc@plt>
  40198c:	mov	w2, #0x5                   	// #5
  401990:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401994:	mov	x0, #0x0                   	// #0
  401998:	add	x1, x1, #0x428
  40199c:	bl	401530 <dcgettext@plt>
  4019a0:	mov	x1, x19
  4019a4:	bl	4012c0 <fputs@plt>
  4019a8:	mov	w2, #0x5                   	// #5
  4019ac:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4019b0:	mov	x0, #0x0                   	// #0
  4019b4:	add	x1, x1, #0x458
  4019b8:	bl	401530 <dcgettext@plt>
  4019bc:	mov	x1, x19
  4019c0:	bl	4012c0 <fputs@plt>
  4019c4:	mov	w2, #0x5                   	// #5
  4019c8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4019cc:	mov	x0, #0x0                   	// #0
  4019d0:	add	x1, x1, #0x468
  4019d4:	bl	401530 <dcgettext@plt>
  4019d8:	mov	x1, x19
  4019dc:	bl	4012c0 <fputs@plt>
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4019e8:	mov	x0, #0x0                   	// #0
  4019ec:	add	x1, x1, #0x4a0
  4019f0:	bl	401530 <dcgettext@plt>
  4019f4:	mov	x1, x19
  4019f8:	bl	4012c0 <fputs@plt>
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a04:	mov	x0, #0x0                   	// #0
  401a08:	add	x1, x1, #0x4c8
  401a0c:	bl	401530 <dcgettext@plt>
  401a10:	mov	x1, x19
  401a14:	bl	4012c0 <fputs@plt>
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a20:	mov	x0, #0x0                   	// #0
  401a24:	add	x1, x1, #0x538
  401a28:	bl	401530 <dcgettext@plt>
  401a2c:	mov	x1, x19
  401a30:	bl	4012c0 <fputs@plt>
  401a34:	mov	x1, x19
  401a38:	mov	w0, #0xa                   	// #10
  401a3c:	bl	401320 <fputc@plt>
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a48:	mov	x0, #0x0                   	// #0
  401a4c:	add	x1, x1, #0x578
  401a50:	bl	401530 <dcgettext@plt>
  401a54:	mov	x19, x0
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a60:	mov	x0, #0x0                   	// #0
  401a64:	add	x1, x1, #0x590
  401a68:	bl	401530 <dcgettext@plt>
  401a6c:	mov	x4, x0
  401a70:	adrp	x3, 404000 <ferror@plt+0x2a30>
  401a74:	add	x3, x3, #0x5a0
  401a78:	mov	x2, x19
  401a7c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a80:	adrp	x0, 404000 <ferror@plt+0x2a30>
  401a84:	add	x1, x1, #0x5b0
  401a88:	add	x0, x0, #0x5c0
  401a8c:	bl	401560 <printf@plt>
  401a90:	mov	w2, #0x5                   	// #5
  401a94:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401a98:	mov	x0, #0x0                   	// #0
  401a9c:	add	x1, x1, #0x5d8
  401aa0:	bl	401530 <dcgettext@plt>
  401aa4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401aa8:	add	x1, x1, #0x5f8
  401aac:	bl	401560 <printf@plt>
  401ab0:	mov	w0, #0x0                   	// #0
  401ab4:	bl	4012d0 <exit@plt>
  401ab8:	cmp	w0, #0x74
  401abc:	b.ne	401dc0 <ferror@plt+0x7f0>  // b.any
  401ac0:	adrp	x3, 416000 <ferror@plt+0x14a30>
  401ac4:	mov	w2, #0x5                   	// #5
  401ac8:	mov	x1, x25
  401acc:	mov	x0, #0x0                   	// #0
  401ad0:	ldr	x27, [x3, #464]
  401ad4:	bl	401530 <dcgettext@plt>
  401ad8:	mov	w24, #0x1                   	// #1
  401adc:	mov	x1, x0
  401ae0:	mov	x0, x27
  401ae4:	bl	403110 <ferror@plt+0x1b40>
  401ae8:	mov	w27, w0
  401aec:	b	401678 <ferror@plt+0xa8>
  401af0:	cmp	w0, #0x56
  401af4:	b.ne	401dc0 <ferror@plt+0x7f0>  // b.any
  401af8:	mov	w2, #0x5                   	// #5
  401afc:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b00:	mov	x0, #0x0                   	// #0
  401b04:	add	x1, x1, #0x3d8
  401b08:	bl	401530 <dcgettext@plt>
  401b0c:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401b10:	adrp	x2, 404000 <ferror@plt+0x2a30>
  401b14:	add	x2, x2, #0x3e8
  401b18:	ldr	x1, [x1, #488]
  401b1c:	bl	401560 <printf@plt>
  401b20:	mov	w0, #0x0                   	// #0
  401b24:	bl	4012d0 <exit@plt>
  401b28:	str	wzr, [sp, #104]
  401b2c:	b	401678 <ferror@plt+0xa8>
  401b30:	ldr	w27, [x22, #12]
  401b34:	sub	w27, w27, #0x1
  401b38:	b	4017c0 <ferror@plt+0x1f0>
  401b3c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b40:	add	x1, x1, #0x700
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	mov	x0, #0x0                   	// #0
  401b4c:	bl	401530 <dcgettext@plt>
  401b50:	mov	x1, x0
  401b54:	b	4017a4 <ferror@plt+0x1d4>
  401b58:	ldr	w25, [x22, #4]
  401b5c:	lsl	w25, w25, #9
  401b60:	sxtw	x28, w25
  401b64:	mov	x0, x28
  401b68:	bl	401380 <malloc@plt>
  401b6c:	cmp	x0, #0x0
  401b70:	mov	x24, x0
  401b74:	ccmp	x28, #0x0, #0x4, eq  // eq = none
  401b78:	b.ne	401e18 <ferror@plt+0x848>  // b.any
  401b7c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401b80:	add	x1, x1, #0x828
  401b84:	mov	w2, #0x5                   	// #5
  401b88:	mov	x0, #0x0                   	// #0
  401b8c:	bl	401530 <dcgettext@plt>
  401b90:	bl	401560 <printf@plt>
  401b94:	ldr	x0, [x21, #480]
  401b98:	bl	4014f0 <fflush@plt>
  401b9c:	stp	wzr, w20, [sp, #132]
  401ba0:	ldp	w3, w1, [x22, #4]
  401ba4:	mov	w0, w19
  401ba8:	mov	w2, #0x0                   	// #0
  401bac:	umull	x1, w20, w1
  401bb0:	mul	x1, x1, x3
  401bb4:	lsl	x1, x1, #9
  401bb8:	bl	401330 <lseek@plt>
  401bbc:	sub	w0, w25, #0x1
  401bc0:	mov	w1, w20
  401bc4:	add	x0, x0, #0x1
  401bc8:	str	w20, [sp, #136]
  401bcc:	add	x0, x0, x24
  401bd0:	str	x0, [sp, #104]
  401bd4:	cmp	w27, w1
  401bd8:	b.cc	401da0 <ferror@plt+0x7d0>  // b.lo, b.ul, b.last
  401bdc:	ldr	w0, [x22, #8]
  401be0:	str	wzr, [sp, #132]
  401be4:	cbz	w0, 401d1c <ferror@plt+0x74c>
  401be8:	adrp	x23, 416000 <ferror@plt+0x14a30>
  401bec:	add	x23, x23, #0x1e0
  401bf0:	adrp	x0, 404000 <ferror@plt+0x2a30>
  401bf4:	add	x0, x0, #0x838
  401bf8:	str	x0, [sp, #112]
  401bfc:	nop
  401c00:	ldr	x0, [sp, #112]
  401c04:	mov	w21, w26
  401c08:	bl	401560 <printf@plt>
  401c0c:	ldr	x0, [x23]
  401c10:	bl	4014f0 <fflush@plt>
  401c14:	b	401c60 <ferror@plt+0x690>
  401c18:	cbz	w21, 401d3c <ferror@plt+0x76c>
  401c1c:	mov	w0, w19
  401c20:	bl	402040 <ferror@plt+0xa70>
  401c24:	add	x1, sp, #0x80
  401c28:	mov	w0, w19
  401c2c:	bl	402070 <ferror@plt+0xaa0>
  401c30:	mov	w0, w19
  401c34:	bl	4020a8 <ferror@plt+0xad8>
  401c38:	ldp	w3, w5, [x22, #4]
  401c3c:	mov	w0, w19
  401c40:	ldp	w4, w1, [sp, #132]
  401c44:	mov	w2, #0x0                   	// #0
  401c48:	umaddl	x1, w1, w5, x4
  401c4c:	mul	x1, x1, x3
  401c50:	lsl	x1, x1, #9
  401c54:	bl	401330 <lseek@plt>
  401c58:	subs	w21, w21, #0x1
  401c5c:	b.eq	401d3c <ferror@plt+0x76c>  // b.none
  401c60:	mov	x2, x28
  401c64:	mov	x1, x24
  401c68:	mov	w0, w19
  401c6c:	bl	401510 <read@plt>
  401c70:	mov	x20, x0
  401c74:	cmp	w25, w0
  401c78:	b.ne	401c18 <ferror@plt+0x648>  // b.any
  401c7c:	cmp	w25, #0x0
  401c80:	mov	x20, x24
  401c84:	b.le	401d00 <ferror@plt+0x730>
  401c88:	ldrb	w0, [x20]
  401c8c:	cmp	w0, #0xf6
  401c90:	b.eq	401d28 <ferror@plt+0x758>  // b.none
  401c94:	cbz	w21, 401cdc <ferror@plt+0x70c>
  401c98:	mov	w0, w19
  401c9c:	bl	402040 <ferror@plt+0xa70>
  401ca0:	add	x1, sp, #0x80
  401ca4:	mov	w0, w19
  401ca8:	bl	402070 <ferror@plt+0xaa0>
  401cac:	mov	w0, w19
  401cb0:	bl	4020a8 <ferror@plt+0xad8>
  401cb4:	ldp	w3, w5, [x22, #4]
  401cb8:	mov	w0, w19
  401cbc:	ldp	w4, w1, [sp, #132]
  401cc0:	mov	w2, #0x0                   	// #0
  401cc4:	umaddl	x1, w1, w5, x4
  401cc8:	mul	x1, x1, x3
  401ccc:	lsl	x1, x1, #9
  401cd0:	bl	401330 <lseek@plt>
  401cd4:	subs	w21, w21, #0x1
  401cd8:	b.ne	401d28 <ferror@plt+0x758>  // b.any
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401ce4:	mov	x0, #0x0                   	// #0
  401ce8:	add	x1, x1, #0x880
  401cec:	bl	401530 <dcgettext@plt>
  401cf0:	ldp	w2, w1, [sp, #132]
  401cf4:	bl	401560 <printf@plt>
  401cf8:	ldr	x0, [x23]
  401cfc:	bl	4014f0 <fflush@plt>
  401d00:	ldr	w0, [sp, #132]
  401d04:	ldr	w1, [x22, #8]
  401d08:	add	w0, w0, #0x1
  401d0c:	str	w0, [sp, #132]
  401d10:	cmp	w0, w1
  401d14:	ldr	w1, [sp, #136]
  401d18:	b.cc	401c00 <ferror@plt+0x630>  // b.lo, b.ul, b.last
  401d1c:	add	w1, w1, #0x1
  401d20:	str	w1, [sp, #136]
  401d24:	b	401bd4 <ferror@plt+0x604>
  401d28:	ldr	x0, [sp, #104]
  401d2c:	add	x20, x20, #0x1
  401d30:	cmp	x20, x0
  401d34:	b.ne	401c88 <ferror@plt+0x6b8>  // b.any
  401d38:	b	401d00 <ferror@plt+0x730>
  401d3c:	tbnz	w20, #31, 401d84 <ferror@plt+0x7b4>
  401d40:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401d4c:	add	x1, x1, #0x848
  401d50:	ldr	x19, [x0, #456]
  401d54:	mov	x0, #0x0                   	// #0
  401d58:	bl	401530 <dcgettext@plt>
  401d5c:	mov	x1, x0
  401d60:	ldp	w3, w2, [sp, #132]
  401d64:	mov	w5, w20
  401d68:	mov	w4, w25
  401d6c:	mov	x0, x19
  401d70:	bl	401590 <fprintf@plt>
  401d74:	mov	x0, x24
  401d78:	bl	4014a0 <free@plt>
  401d7c:	mov	w0, #0x1                   	// #1
  401d80:	bl	4012d0 <exit@plt>
  401d84:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401d88:	add	x1, x1, #0x840
  401d8c:	mov	w2, #0x5                   	// #5
  401d90:	mov	x0, #0x0                   	// #0
  401d94:	bl	401530 <dcgettext@plt>
  401d98:	bl	4012f0 <perror@plt>
  401d9c:	b	401d40 <ferror@plt+0x770>
  401da0:	mov	x0, x24
  401da4:	bl	4014a0 <free@plt>
  401da8:	ldr	x1, [sp, #120]
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	mov	x0, #0x0                   	// #0
  401db4:	bl	401530 <dcgettext@plt>
  401db8:	bl	401560 <printf@plt>
  401dbc:	b	4018b8 <ferror@plt+0x2e8>
  401dc0:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401dc4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401dc8:	add	x1, x1, #0x608
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	ldr	x19, [x0, #456]
  401dd4:	mov	x0, #0x0                   	// #0
  401dd8:	bl	401530 <dcgettext@plt>
  401ddc:	mov	x1, x0
  401de0:	adrp	x2, 416000 <ferror@plt+0x14a30>
  401de4:	mov	x0, x19
  401de8:	ldr	x2, [x2, #488]
  401dec:	bl	401590 <fprintf@plt>
  401df0:	mov	w0, #0x1                   	// #1
  401df4:	bl	4012d0 <exit@plt>
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	add	x1, x1, #0x8b0
  401e08:	bl	401530 <dcgettext@plt>
  401e0c:	mov	x1, x0
  401e10:	mov	w0, #0x1                   	// #1
  401e14:	bl	4015a0 <err@plt>
  401e18:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e1c:	mov	x2, x28
  401e20:	add	x1, x1, #0x808
  401e24:	mov	w0, #0x1                   	// #1
  401e28:	bl	4015a0 <err@plt>
  401e2c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e30:	add	x1, x1, #0x688
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	mov	x0, #0x0                   	// #0
  401e3c:	bl	401530 <dcgettext@plt>
  401e40:	ldr	x2, [x21, x22]
  401e44:	mov	x1, x0
  401e48:	mov	w0, #0x1                   	// #1
  401e4c:	bl	4015a0 <err@plt>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	add	x1, x1, #0x670
  401e60:	bl	401530 <dcgettext@plt>
  401e64:	mov	x1, x0
  401e68:	ldr	x2, [x21, x22]
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	bl	401540 <errx@plt>
  401e74:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	add	x1, x1, #0x658
  401e80:	b	401e38 <ferror@plt+0x868>
  401e84:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401e88:	add	x1, x1, #0x640
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, #0x0                   	// #0
  401e94:	bl	401530 <dcgettext@plt>
  401e98:	bl	401500 <warnx@plt>
  401e9c:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401ea0:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401ea4:	mov	w2, #0x5                   	// #5
  401ea8:	add	x1, x1, #0x608
  401eac:	ldr	x19, [x0, #456]
  401eb0:	b	401dd4 <ferror@plt+0x804>
  401eb4:	mov	w2, #0x5                   	// #5
  401eb8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	add	x1, x1, #0x698
  401ec4:	bl	401530 <dcgettext@plt>
  401ec8:	mov	x1, x0
  401ecc:	mov	w0, #0x1                   	// #1
  401ed0:	bl	4015a0 <err@plt>
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401edc:	mov	x0, #0x0                   	// #0
  401ee0:	add	x1, x1, #0x790
  401ee4:	bl	401530 <dcgettext@plt>
  401ee8:	mov	x1, x0
  401eec:	mov	w0, #0x1                   	// #1
  401ef0:	bl	4015a0 <err@plt>
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	add	x1, x1, #0x750
  401f04:	bl	401530 <dcgettext@plt>
  401f08:	mov	x1, x0
  401f0c:	mov	w0, #0x1                   	// #1
  401f10:	bl	4015a0 <err@plt>
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401f1c:	mov	x0, #0x0                   	// #0
  401f20:	add	x1, x1, #0x710
  401f24:	bl	401530 <dcgettext@plt>
  401f28:	mov	x1, x0
  401f2c:	mov	w0, #0x1                   	// #1
  401f30:	bl	4015a0 <err@plt>
  401f34:	mov	x29, #0x0                   	// #0
  401f38:	mov	x30, #0x0                   	// #0
  401f3c:	mov	x5, x0
  401f40:	ldr	x1, [sp]
  401f44:	add	x2, sp, #0x8
  401f48:	mov	x6, sp
  401f4c:	movz	x0, #0x0, lsl #48
  401f50:	movk	x0, #0x0, lsl #32
  401f54:	movk	x0, #0x40, lsl #16
  401f58:	movk	x0, #0x15e0
  401f5c:	movz	x3, #0x0, lsl #48
  401f60:	movk	x3, #0x0, lsl #32
  401f64:	movk	x3, #0x40, lsl #16
  401f68:	movk	x3, #0x4260
  401f6c:	movz	x4, #0x0, lsl #48
  401f70:	movk	x4, #0x0, lsl #32
  401f74:	movk	x4, #0x40, lsl #16
  401f78:	movk	x4, #0x42e0
  401f7c:	bl	4013d0 <__libc_start_main@plt>
  401f80:	bl	401430 <abort@plt>
  401f84:	adrp	x0, 415000 <ferror@plt+0x13a30>
  401f88:	ldr	x0, [x0, #4064]
  401f8c:	cbz	x0, 401f94 <ferror@plt+0x9c4>
  401f90:	b	401420 <__gmon_start__@plt>
  401f94:	ret
  401f98:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401f9c:	add	x0, x0, #0x1c8
  401fa0:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401fa4:	add	x1, x1, #0x1c8
  401fa8:	cmp	x1, x0
  401fac:	b.eq	401fc4 <ferror@plt+0x9f4>  // b.none
  401fb0:	adrp	x1, 404000 <ferror@plt+0x2a30>
  401fb4:	ldr	x1, [x1, #784]
  401fb8:	cbz	x1, 401fc4 <ferror@plt+0x9f4>
  401fbc:	mov	x16, x1
  401fc0:	br	x16
  401fc4:	ret
  401fc8:	adrp	x0, 416000 <ferror@plt+0x14a30>
  401fcc:	add	x0, x0, #0x1c8
  401fd0:	adrp	x1, 416000 <ferror@plt+0x14a30>
  401fd4:	add	x1, x1, #0x1c8
  401fd8:	sub	x1, x1, x0
  401fdc:	lsr	x2, x1, #63
  401fe0:	add	x1, x2, x1, asr #3
  401fe4:	cmp	xzr, x1, asr #1
  401fe8:	asr	x1, x1, #1
  401fec:	b.eq	402004 <ferror@plt+0xa34>  // b.none
  401ff0:	adrp	x2, 404000 <ferror@plt+0x2a30>
  401ff4:	ldr	x2, [x2, #792]
  401ff8:	cbz	x2, 402004 <ferror@plt+0xa34>
  401ffc:	mov	x16, x2
  402000:	br	x16
  402004:	ret
  402008:	stp	x29, x30, [sp, #-32]!
  40200c:	mov	x29, sp
  402010:	str	x19, [sp, #16]
  402014:	adrp	x19, 416000 <ferror@plt+0x14a30>
  402018:	ldrb	w0, [x19, #496]
  40201c:	cbnz	w0, 40202c <ferror@plt+0xa5c>
  402020:	bl	401f98 <ferror@plt+0x9c8>
  402024:	mov	w0, #0x1                   	// #1
  402028:	strb	w0, [x19, #496]
  40202c:	ldr	x19, [sp, #16]
  402030:	ldp	x29, x30, [sp], #32
  402034:	ret
  402038:	b	401fc8 <ferror@plt+0x9f8>
  40203c:	nop
  402040:	stp	x29, x30, [sp, #-16]!
  402044:	mov	x2, #0x0                   	// #0
  402048:	mov	x1, #0x247                 	// #583
  40204c:	mov	x29, sp
  402050:	bl	4015b0 <ioctl@plt>
  402054:	tbnz	w0, #31, 402060 <ferror@plt+0xa90>
  402058:	ldp	x29, x30, [sp], #16
  40205c:	ret
  402060:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402064:	mov	w0, #0x1                   	// #1
  402068:	add	x1, x1, #0x320
  40206c:	bl	4015a0 <err@plt>
  402070:	stp	x29, x30, [sp, #-16]!
  402074:	mov	x2, x1
  402078:	mov	x1, #0x248                 	// #584
  40207c:	mov	x29, sp
  402080:	movk	x1, #0x400c, lsl #16
  402084:	bl	4015b0 <ioctl@plt>
  402088:	tbnz	w0, #31, 402094 <ferror@plt+0xac4>
  40208c:	ldp	x29, x30, [sp], #16
  402090:	ret
  402094:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402098:	mov	w0, #0x1                   	// #1
  40209c:	add	x1, x1, #0x330
  4020a0:	bl	4015a0 <err@plt>
  4020a4:	nop
  4020a8:	stp	x29, x30, [sp, #-16]!
  4020ac:	mov	x2, #0x0                   	// #0
  4020b0:	mov	x1, #0x249                 	// #585
  4020b4:	mov	x29, sp
  4020b8:	bl	4015b0 <ioctl@plt>
  4020bc:	tbnz	w0, #31, 4020c8 <ferror@plt+0xaf8>
  4020c0:	ldp	x29, x30, [sp], #16
  4020c4:	ret
  4020c8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	add	x1, x1, #0x340
  4020d4:	bl	4015a0 <err@plt>
  4020d8:	stp	x29, x30, [sp, #-32]!
  4020dc:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4020e0:	mov	x29, sp
  4020e4:	stp	x19, x20, [sp, #16]
  4020e8:	ldr	x20, [x0, #480]
  4020ec:	bl	401570 <__errno_location@plt>
  4020f0:	mov	x19, x0
  4020f4:	mov	x0, x20
  4020f8:	str	wzr, [x19]
  4020fc:	bl	4015d0 <ferror@plt>
  402100:	cbz	w0, 4021a0 <ferror@plt+0xbd0>
  402104:	ldr	w0, [x19]
  402108:	cmp	w0, #0x9
  40210c:	b.ne	402150 <ferror@plt+0xb80>  // b.any
  402110:	adrp	x0, 416000 <ferror@plt+0x14a30>
  402114:	ldr	x20, [x0, #456]
  402118:	str	wzr, [x19]
  40211c:	mov	x0, x20
  402120:	bl	4015d0 <ferror@plt>
  402124:	cbnz	w0, 402138 <ferror@plt+0xb68>
  402128:	mov	x0, x20
  40212c:	bl	4014f0 <fflush@plt>
  402130:	cbz	w0, 402180 <ferror@plt+0xbb0>
  402134:	nop
  402138:	ldr	w0, [x19]
  40213c:	cmp	w0, #0x9
  402140:	b.ne	402178 <ferror@plt+0xba8>  // b.any
  402144:	ldp	x19, x20, [sp, #16]
  402148:	ldp	x29, x30, [sp], #32
  40214c:	ret
  402150:	cmp	w0, #0x20
  402154:	b.eq	402110 <ferror@plt+0xb40>  // b.none
  402158:	adrp	x1, 404000 <ferror@plt+0x2a30>
  40215c:	mov	w2, #0x5                   	// #5
  402160:	add	x1, x1, #0x350
  402164:	cbz	w0, 4021cc <ferror@plt+0xbfc>
  402168:	mov	x0, #0x0                   	// #0
  40216c:	bl	401530 <dcgettext@plt>
  402170:	bl	401470 <warn@plt>
  402174:	nop
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	401290 <_exit@plt>
  402180:	mov	x0, x20
  402184:	bl	401360 <fileno@plt>
  402188:	tbnz	w0, #31, 402138 <ferror@plt+0xb68>
  40218c:	bl	4012e0 <dup@plt>
  402190:	tbnz	w0, #31, 402138 <ferror@plt+0xb68>
  402194:	bl	401410 <close@plt>
  402198:	cbz	w0, 402144 <ferror@plt+0xb74>
  40219c:	b	402138 <ferror@plt+0xb68>
  4021a0:	mov	x0, x20
  4021a4:	bl	4014f0 <fflush@plt>
  4021a8:	cbnz	w0, 402104 <ferror@plt+0xb34>
  4021ac:	mov	x0, x20
  4021b0:	bl	401360 <fileno@plt>
  4021b4:	tbnz	w0, #31, 402104 <ferror@plt+0xb34>
  4021b8:	bl	4012e0 <dup@plt>
  4021bc:	tbnz	w0, #31, 402104 <ferror@plt+0xb34>
  4021c0:	bl	401410 <close@plt>
  4021c4:	cbz	w0, 402110 <ferror@plt+0xb40>
  4021c8:	b	402104 <ferror@plt+0xb34>
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	bl	401530 <dcgettext@plt>
  4021d4:	bl	401500 <warnx@plt>
  4021d8:	b	402178 <ferror@plt+0xba8>
  4021dc:	nop
  4021e0:	stp	x29, x30, [sp, #-48]!
  4021e4:	mov	w2, #0x0                   	// #0
  4021e8:	mov	x29, sp
  4021ec:	str	x19, [sp, #16]
  4021f0:	mov	w19, w0
  4021f4:	bl	401330 <lseek@plt>
  4021f8:	tbnz	x0, #63, 402220 <ferror@plt+0xc50>
  4021fc:	add	x1, sp, #0x2f
  402200:	mov	w0, w19
  402204:	mov	x2, #0x1                   	// #1
  402208:	bl	401510 <read@plt>
  40220c:	cmp	x0, #0x0
  402210:	cset	x0, gt
  402214:	ldr	x19, [sp, #16]
  402218:	ldp	x29, x30, [sp], #48
  40221c:	ret
  402220:	mov	x0, #0x0                   	// #0
  402224:	ldr	x19, [sp, #16]
  402228:	ldp	x29, x30, [sp], #48
  40222c:	ret
  402230:	stp	x29, x30, [sp, #-144]!
  402234:	mov	w1, w0
  402238:	mov	w0, #0x0                   	// #0
  40223c:	mov	x29, sp
  402240:	add	x2, sp, #0x10
  402244:	bl	401520 <__fxstat@plt>
  402248:	cbnz	w0, 402264 <ferror@plt+0xc94>
  40224c:	ldr	w0, [sp, #32]
  402250:	ldp	x29, x30, [sp], #144
  402254:	and	w0, w0, #0xf000
  402258:	cmp	w0, #0x6, lsl #12
  40225c:	cset	w0, eq  // eq = none
  402260:	ret
  402264:	mov	w0, #0x0                   	// #0
  402268:	ldp	x29, x30, [sp], #144
  40226c:	ret
  402270:	stp	x29, x30, [sp, #-64]!
  402274:	mov	x29, sp
  402278:	stp	x21, x22, [sp, #32]
  40227c:	mov	w22, w0
  402280:	mov	w0, w22
  402284:	stp	x19, x20, [sp, #16]
  402288:	mov	x19, #0x400                 	// #1024
  40228c:	mov	w20, #0x36                  	// #54
  402290:	mov	x1, x19
  402294:	str	x23, [sp, #48]
  402298:	mov	x23, #0x0                   	// #0
  40229c:	bl	4021e0 <ferror@plt+0xc10>
  4022a0:	cbz	x0, 4022f4 <ferror@plt+0xd24>
  4022a4:	nop
  4022a8:	mov	x23, x19
  4022ac:	subs	w20, w20, #0x1
  4022b0:	b.ne	4022e0 <ferror@plt+0xd10>  // b.any
  4022b4:	mov	w0, w22
  4022b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4022bc:	mov	x21, #0xffffffffffffffff    	// #-1
  4022c0:	bl	4021e0 <ferror@plt+0xc10>
  4022c4:	cbz	x0, 40235c <ferror@plt+0xd8c>
  4022c8:	mov	x0, x21
  4022cc:	ldp	x19, x20, [sp, #16]
  4022d0:	ldp	x21, x22, [sp, #32]
  4022d4:	ldr	x23, [sp, #48]
  4022d8:	ldp	x29, x30, [sp], #64
  4022dc:	ret
  4022e0:	lsl	x19, x19, #1
  4022e4:	mov	w0, w22
  4022e8:	mov	x1, x19
  4022ec:	bl	4021e0 <ferror@plt+0xc10>
  4022f0:	cbnz	x0, 4022a8 <ferror@plt+0xcd8>
  4022f4:	sub	x0, x19, #0x1
  4022f8:	mov	x21, x19
  4022fc:	mov	x19, x23
  402300:	cmp	x19, x0
  402304:	b.cs	402334 <ferror@plt+0xd64>  // b.hs, b.nlast
  402308:	add	x20, x21, x19
  40230c:	mov	w0, w22
  402310:	lsr	x20, x20, #1
  402314:	mov	x1, x20
  402318:	bl	4021e0 <ferror@plt+0xc10>
  40231c:	cmp	x0, #0x0
  402320:	csel	x21, x21, x20, ne  // ne = any
  402324:	csel	x19, x20, x19, ne  // ne = any
  402328:	sub	x0, x21, #0x1
  40232c:	cmp	x0, x19
  402330:	b.hi	402308 <ferror@plt+0xd38>  // b.pmore
  402334:	add	x21, x19, #0x1
  402338:	mov	w0, w22
  40233c:	mov	x1, #0x0                   	// #0
  402340:	bl	4021e0 <ferror@plt+0xc10>
  402344:	mov	x0, x21
  402348:	ldp	x19, x20, [sp, #16]
  40234c:	ldp	x21, x22, [sp, #32]
  402350:	ldr	x23, [sp, #48]
  402354:	ldp	x29, x30, [sp], #64
  402358:	ret
  40235c:	mov	x0, #0xfffffffffffffffe    	// #-2
  402360:	b	402300 <ferror@plt+0xd30>
  402364:	nop
  402368:	stp	x29, x30, [sp, #-208]!
  40236c:	mov	x29, sp
  402370:	stp	x19, x20, [sp, #16]
  402374:	mov	x19, x1
  402378:	mov	x1, #0x1272                	// #4722
  40237c:	mov	x2, x19
  402380:	mov	w20, w0
  402384:	movk	x1, #0x8008, lsl #16
  402388:	bl	4015b0 <ioctl@plt>
  40238c:	tbnz	w0, #31, 4023a0 <ferror@plt+0xdd0>
  402390:	mov	w0, #0x0                   	// #0
  402394:	ldp	x19, x20, [sp, #16]
  402398:	ldp	x29, x30, [sp], #208
  40239c:	ret
  4023a0:	str	x21, [sp, #32]
  4023a4:	add	x21, sp, #0x50
  4023a8:	mov	w0, w20
  4023ac:	mov	x2, x21
  4023b0:	mov	x1, #0x1260                	// #4704
  4023b4:	bl	4015b0 <ioctl@plt>
  4023b8:	tbnz	w0, #31, 4023dc <ferror@plt+0xe0c>
  4023bc:	ldr	x1, [sp, #80]
  4023c0:	mov	w0, #0x0                   	// #0
  4023c4:	ldr	x21, [sp, #32]
  4023c8:	lsl	x1, x1, #9
  4023cc:	str	x1, [x19]
  4023d0:	ldp	x19, x20, [sp, #16]
  4023d4:	ldp	x29, x30, [sp], #208
  4023d8:	ret
  4023dc:	mov	x1, #0x204                 	// #516
  4023e0:	add	x2, sp, #0x30
  4023e4:	mov	w0, w20
  4023e8:	movk	x1, #0x8020, lsl #16
  4023ec:	bl	4015b0 <ioctl@plt>
  4023f0:	tbnz	w0, #31, 40240c <ferror@plt+0xe3c>
  4023f4:	ldr	w1, [sp, #48]
  4023f8:	mov	w0, #0x0                   	// #0
  4023fc:	ldr	x21, [sp, #32]
  402400:	lsl	x1, x1, #9
  402404:	str	x1, [x19]
  402408:	b	402394 <ferror@plt+0xdc4>
  40240c:	mov	w1, w20
  402410:	mov	x2, x21
  402414:	mov	w0, #0x0                   	// #0
  402418:	bl	401520 <__fxstat@plt>
  40241c:	ldr	w1, [sp, #96]
  402420:	and	w1, w1, #0xf000
  402424:	cbnz	w0, 402440 <ferror@plt+0xe70>
  402428:	cmp	w1, #0x8, lsl #12
  40242c:	b.ne	402440 <ferror@plt+0xe70>  // b.any
  402430:	ldr	x1, [sp, #128]
  402434:	ldr	x21, [sp, #32]
  402438:	str	x1, [x19]
  40243c:	b	402394 <ferror@plt+0xdc4>
  402440:	cmp	w1, #0x6, lsl #12
  402444:	mov	w0, #0xffffffff            	// #-1
  402448:	b.eq	402454 <ferror@plt+0xe84>  // b.none
  40244c:	ldr	x21, [sp, #32]
  402450:	b	402394 <ferror@plt+0xdc4>
  402454:	mov	w0, w20
  402458:	bl	402270 <ferror@plt+0xca0>
  40245c:	mov	x1, x0
  402460:	mov	w0, #0x0                   	// #0
  402464:	ldr	x21, [sp, #32]
  402468:	str	x1, [x19]
  40246c:	b	402394 <ferror@plt+0xdc4>
  402470:	stp	x29, x30, [sp, #-48]!
  402474:	mov	x29, sp
  402478:	str	x19, [sp, #16]
  40247c:	mov	x19, x1
  402480:	add	x1, sp, #0x28
  402484:	bl	402368 <ferror@plt+0xd98>
  402488:	cbnz	w0, 4024a4 <ferror@plt+0xed4>
  40248c:	ldr	x1, [sp, #40]
  402490:	lsr	x1, x1, #9
  402494:	str	x1, [x19]
  402498:	ldr	x19, [sp, #16]
  40249c:	ldp	x29, x30, [sp], #48
  4024a0:	ret
  4024a4:	mov	w0, #0xffffffff            	// #-1
  4024a8:	b	402498 <ferror@plt+0xec8>
  4024ac:	nop
  4024b0:	stp	x29, x30, [sp, #-16]!
  4024b4:	mov	x2, x1
  4024b8:	mov	x1, #0x1268                	// #4712
  4024bc:	mov	x29, sp
  4024c0:	bl	4015b0 <ioctl@plt>
  4024c4:	asr	w0, w0, #31
  4024c8:	ldp	x29, x30, [sp], #16
  4024cc:	ret
  4024d0:	stp	x29, x30, [sp, #-32]!
  4024d4:	mov	x29, sp
  4024d8:	add	x2, sp, #0x18
  4024dc:	str	x1, [sp, #24]
  4024e0:	mov	x1, #0x127b                	// #4731
  4024e4:	bl	4015b0 <ioctl@plt>
  4024e8:	asr	w0, w0, #31
  4024ec:	ldp	x29, x30, [sp], #32
  4024f0:	ret
  4024f4:	nop
  4024f8:	stp	x29, x30, [sp, #-32]!
  4024fc:	mov	x1, #0x127a                	// #4730
  402500:	mov	x29, sp
  402504:	add	x2, sp, #0x1c
  402508:	bl	4015b0 <ioctl@plt>
  40250c:	tbnz	w0, #31, 402524 <ferror@plt+0xf54>
  402510:	ldr	w0, [sp, #28]
  402514:	ldp	x29, x30, [sp], #32
  402518:	cmp	w0, #0x0
  40251c:	cset	w0, ne  // ne = any
  402520:	ret
  402524:	mov	w0, #0x0                   	// #0
  402528:	ldp	x29, x30, [sp], #32
  40252c:	ret
  402530:	stp	x29, x30, [sp, #-176]!
  402534:	mov	x29, sp
  402538:	stp	x19, x20, [sp, #16]
  40253c:	mov	x20, x0
  402540:	ldr	w0, [x0, #16]
  402544:	str	x21, [sp, #32]
  402548:	mov	x21, x1
  40254c:	and	w0, w0, #0xf000
  402550:	mov	w1, w2
  402554:	cmp	w0, #0x6, lsl #12
  402558:	b.eq	40261c <ferror@plt+0x104c>  // b.none
  40255c:	mov	x0, x21
  402560:	bl	401390 <open@plt>
  402564:	mov	w19, w0
  402568:	tbz	w19, #31, 402580 <ferror@plt+0xfb0>
  40256c:	mov	w0, w19
  402570:	ldp	x19, x20, [sp, #16]
  402574:	ldr	x21, [sp, #32]
  402578:	ldp	x29, x30, [sp], #176
  40257c:	ret
  402580:	add	x2, sp, #0x30
  402584:	mov	w1, w19
  402588:	mov	w0, #0x0                   	// #0
  40258c:	bl	401520 <__fxstat@plt>
  402590:	tbnz	w0, #31, 4025f0 <ferror@plt+0x1020>
  402594:	ldr	x0, [x20]
  402598:	ldr	x1, [sp, #48]
  40259c:	cmp	x1, x0
  4025a0:	b.ne	4025f0 <ferror@plt+0x1020>  // b.any
  4025a4:	ldr	x0, [x20, #8]
  4025a8:	ldr	x1, [sp, #56]
  4025ac:	cmp	x1, x0
  4025b0:	b.ne	4025f0 <ferror@plt+0x1020>  // b.any
  4025b4:	ldr	w0, [x20, #16]
  4025b8:	and	w0, w0, #0xf000
  4025bc:	cmp	w0, #0x6, lsl #12
  4025c0:	b.ne	40256c <ferror@plt+0xf9c>  // b.any
  4025c4:	mov	w0, w19
  4025c8:	bl	4024f8 <ferror@plt+0xf28>
  4025cc:	cbz	w0, 40256c <ferror@plt+0xf9c>
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	add	x1, x1, #0x9d0
  4025e0:	bl	401530 <dcgettext@plt>
  4025e4:	mov	x1, x21
  4025e8:	bl	401500 <warnx@plt>
  4025ec:	b	40256c <ferror@plt+0xf9c>
  4025f0:	mov	w0, w19
  4025f4:	bl	401410 <close@plt>
  4025f8:	bl	401570 <__errno_location@plt>
  4025fc:	mov	w19, #0xffffffff            	// #-1
  402600:	mov	w1, #0x4d                  	// #77
  402604:	str	w1, [x0]
  402608:	mov	w0, w19
  40260c:	ldp	x19, x20, [sp, #16]
  402610:	ldr	x21, [sp, #32]
  402614:	ldp	x29, x30, [sp], #176
  402618:	ret
  40261c:	orr	w1, w2, #0x80
  402620:	mov	x0, x21
  402624:	bl	401390 <open@plt>
  402628:	mov	w19, w0
  40262c:	b	402568 <ferror@plt+0xf98>
  402630:	stp	x29, x30, [sp, #-16]!
  402634:	mov	x2, #0x0                   	// #0
  402638:	mov	x1, #0x5331                	// #21297
  40263c:	mov	x29, sp
  402640:	bl	4015b0 <ioctl@plt>
  402644:	cmp	w0, #0x0
  402648:	csel	w0, w0, wzr, ge  // ge = tcont
  40264c:	ldp	x29, x30, [sp], #16
  402650:	ret
  402654:	nop
  402658:	stp	x29, x30, [sp, #-48]!
  40265c:	mov	x29, sp
  402660:	stp	x19, x20, [sp, #16]
  402664:	mov	x20, x1
  402668:	mov	x19, x2
  40266c:	mov	x1, #0x301                 	// #769
  402670:	add	x2, sp, #0x20
  402674:	bl	4015b0 <ioctl@plt>
  402678:	cbnz	w0, 402698 <ferror@plt+0x10c8>
  40267c:	ldrb	w2, [sp, #32]
  402680:	ldrb	w1, [sp, #33]
  402684:	str	w2, [x20]
  402688:	str	w1, [x19]
  40268c:	ldp	x19, x20, [sp, #16]
  402690:	ldp	x29, x30, [sp], #48
  402694:	ret
  402698:	mov	w0, #0xffffffff            	// #-1
  40269c:	b	40268c <ferror@plt+0x10bc>
  4026a0:	cmp	w0, #0x7
  4026a4:	b.eq	4027c8 <ferror@plt+0x11f8>  // b.none
  4026a8:	b.gt	402704 <ferror@plt+0x1134>
  4026ac:	cmp	w0, #0x3
  4026b0:	b.eq	4027bc <ferror@plt+0x11ec>  // b.none
  4026b4:	b.le	4026e8 <ferror@plt+0x1118>
  4026b8:	cmp	w0, #0x5
  4026bc:	b.eq	402780 <ferror@plt+0x11b0>  // b.none
  4026c0:	cmp	w0, #0x6
  4026c4:	b.ne	4026d4 <ferror@plt+0x1104>  // b.any
  4026c8:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4026cc:	add	x0, x0, #0xa10
  4026d0:	ret
  4026d4:	cmp	w0, #0x4
  4026d8:	b.ne	4027d4 <ferror@plt+0x1204>  // b.any
  4026dc:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4026e0:	add	x0, x0, #0xa48
  4026e4:	ret
  4026e8:	cmp	w0, #0x1
  4026ec:	b.eq	4027a4 <ferror@plt+0x11d4>  // b.none
  4026f0:	cmp	w0, #0x2
  4026f4:	b.ne	40272c <ferror@plt+0x115c>  // b.any
  4026f8:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4026fc:	add	x0, x0, #0xa68
  402700:	ret
  402704:	cmp	w0, #0xd
  402708:	b.eq	4027b0 <ferror@plt+0x11e0>  // b.none
  40270c:	b.le	402750 <ferror@plt+0x1180>
  402710:	cmp	w0, #0x11
  402714:	b.eq	402798 <ferror@plt+0x11c8>  // b.none
  402718:	cmp	w0, #0x7f
  40271c:	b.ne	40273c <ferror@plt+0x116c>  // b.any
  402720:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402724:	add	x0, x0, #0xa50
  402728:	ret
  40272c:	cbnz	w0, 4027d4 <ferror@plt+0x1204>
  402730:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402734:	add	x0, x0, #0xa18
  402738:	ret
  40273c:	cmp	w0, #0xe
  402740:	b.ne	4027d4 <ferror@plt+0x1204>  // b.any
  402744:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402748:	add	x0, x0, #0xa70
  40274c:	ret
  402750:	cmp	w0, #0x9
  402754:	b.eq	40278c <ferror@plt+0x11bc>  // b.none
  402758:	cmp	w0, #0xc
  40275c:	b.ne	40276c <ferror@plt+0x119c>  // b.any
  402760:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402764:	add	x0, x0, #0xa28
  402768:	ret
  40276c:	cmp	w0, #0x8
  402770:	b.ne	4027d4 <ferror@plt+0x1204>  // b.any
  402774:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402778:	add	x0, x0, #0xa58
  40277c:	ret
  402780:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402784:	add	x0, x0, #0xa20
  402788:	ret
  40278c:	adrp	x0, 404000 <ferror@plt+0x2a30>
  402790:	add	x0, x0, #0xa40
  402794:	ret
  402798:	adrp	x0, 404000 <ferror@plt+0x2a30>
  40279c:	add	x0, x0, #0xa60
  4027a0:	ret
  4027a4:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027a8:	add	x0, x0, #0xa00
  4027ac:	ret
  4027b0:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027b4:	add	x0, x0, #0xa30
  4027b8:	ret
  4027bc:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027c0:	add	x0, x0, #0x9f0
  4027c4:	ret
  4027c8:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4027cc:	add	x0, x0, #0xa08
  4027d0:	ret
  4027d4:	mov	x0, #0x0                   	// #0
  4027d8:	ret
  4027dc:	nop
  4027e0:	str	xzr, [x1]
  4027e4:	mov	x2, x0
  4027e8:	cbz	x0, 402860 <ferror@plt+0x1290>
  4027ec:	ldrsb	w3, [x0]
  4027f0:	cmp	w3, #0x2f
  4027f4:	b.ne	40284c <ferror@plt+0x127c>  // b.any
  4027f8:	ldrsb	w3, [x2, #1]
  4027fc:	mov	x0, x2
  402800:	add	x2, x2, #0x1
  402804:	cmp	w3, #0x2f
  402808:	b.eq	4027f8 <ferror@plt+0x1228>  // b.none
  40280c:	mov	x3, #0x1                   	// #1
  402810:	str	x3, [x1]
  402814:	ldrsb	w3, [x0, #1]
  402818:	cmp	w3, #0x2f
  40281c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402820:	b.eq	402848 <ferror@plt+0x1278>  // b.none
  402824:	sub	x2, x2, #0x1
  402828:	mov	x3, #0x2                   	// #2
  40282c:	nop
  402830:	str	x3, [x1]
  402834:	ldrsb	w4, [x2, x3]
  402838:	add	x3, x3, #0x1
  40283c:	cmp	w4, #0x2f
  402840:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402844:	b.ne	402830 <ferror@plt+0x1260>  // b.any
  402848:	ret
  40284c:	mov	x0, #0x0                   	// #0
  402850:	cbz	w3, 402848 <ferror@plt+0x1278>
  402854:	mov	x0, x2
  402858:	add	x2, x2, #0x1
  40285c:	b	40280c <ferror@plt+0x123c>
  402860:	mov	x0, #0x0                   	// #0
  402864:	ret
  402868:	stp	x29, x30, [sp, #-48]!
  40286c:	mov	x29, sp
  402870:	stp	x19, x20, [sp, #16]
  402874:	mov	x20, x0
  402878:	mov	w19, #0x0                   	// #0
  40287c:	str	x21, [sp, #32]
  402880:	mov	x21, x1
  402884:	ldrsb	w1, [x0]
  402888:	mov	x0, #0x0                   	// #0
  40288c:	cbz	w1, 4028b4 <ferror@plt+0x12e4>
  402890:	cmp	w1, #0x5c
  402894:	b.eq	4028c4 <ferror@plt+0x12f4>  // b.none
  402898:	mov	x0, x21
  40289c:	bl	4014e0 <strchr@plt>
  4028a0:	cbnz	x0, 4028f0 <ferror@plt+0x1320>
  4028a4:	add	w19, w19, #0x1
  4028a8:	sxtw	x0, w19
  4028ac:	ldrsb	w1, [x20, w19, sxtw]
  4028b0:	cbnz	w1, 402890 <ferror@plt+0x12c0>
  4028b4:	ldp	x19, x20, [sp, #16]
  4028b8:	ldr	x21, [sp, #32]
  4028bc:	ldp	x29, x30, [sp], #48
  4028c0:	ret
  4028c4:	add	w0, w19, #0x1
  4028c8:	ldrsb	w0, [x20, w0, sxtw]
  4028cc:	cbz	w0, 4028f0 <ferror@plt+0x1320>
  4028d0:	add	w19, w19, #0x2
  4028d4:	sxtw	x0, w19
  4028d8:	ldrsb	w1, [x20, w19, sxtw]
  4028dc:	cbnz	w1, 402890 <ferror@plt+0x12c0>
  4028e0:	ldp	x19, x20, [sp, #16]
  4028e4:	ldr	x21, [sp, #32]
  4028e8:	ldp	x29, x30, [sp], #48
  4028ec:	ret
  4028f0:	sxtw	x0, w19
  4028f4:	ldp	x19, x20, [sp, #16]
  4028f8:	ldr	x21, [sp, #32]
  4028fc:	ldp	x29, x30, [sp], #48
  402900:	ret
  402904:	nop
  402908:	stp	x29, x30, [sp, #-80]!
  40290c:	mov	x29, sp
  402910:	stp	x19, x20, [sp, #16]
  402914:	mov	x19, x0
  402918:	stp	x21, x22, [sp, #32]
  40291c:	mov	x22, x1
  402920:	mov	w21, w2
  402924:	str	x23, [sp, #48]
  402928:	adrp	x23, 416000 <ferror@plt+0x14a30>
  40292c:	str	xzr, [sp, #72]
  402930:	bl	401570 <__errno_location@plt>
  402934:	str	wzr, [x0]
  402938:	cbz	x19, 40294c <ferror@plt+0x137c>
  40293c:	mov	x20, x0
  402940:	ldrsb	w0, [x19]
  402944:	adrp	x23, 416000 <ferror@plt+0x14a30>
  402948:	cbnz	w0, 402964 <ferror@plt+0x1394>
  40294c:	ldr	w0, [x23, #448]
  402950:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402954:	mov	x3, x19
  402958:	mov	x2, x22
  40295c:	add	x1, x1, #0xa78
  402960:	bl	401540 <errx@plt>
  402964:	add	x1, sp, #0x48
  402968:	mov	w2, w21
  40296c:	mov	x0, x19
  402970:	mov	w3, #0x0                   	// #0
  402974:	bl	4013f0 <__strtoul_internal@plt>
  402978:	ldr	w1, [x20]
  40297c:	cbnz	w1, 4029ac <ferror@plt+0x13dc>
  402980:	ldr	x1, [sp, #72]
  402984:	cmp	x1, x19
  402988:	b.eq	40294c <ferror@plt+0x137c>  // b.none
  40298c:	cbz	x1, 402998 <ferror@plt+0x13c8>
  402990:	ldrsb	w1, [x1]
  402994:	cbnz	w1, 40294c <ferror@plt+0x137c>
  402998:	ldp	x19, x20, [sp, #16]
  40299c:	ldp	x21, x22, [sp, #32]
  4029a0:	ldr	x23, [sp, #48]
  4029a4:	ldp	x29, x30, [sp], #80
  4029a8:	ret
  4029ac:	ldr	w0, [x23, #448]
  4029b0:	cmp	w1, #0x22
  4029b4:	b.ne	40294c <ferror@plt+0x137c>  // b.any
  4029b8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4029bc:	mov	x3, x19
  4029c0:	mov	x2, x22
  4029c4:	add	x1, x1, #0xa78
  4029c8:	bl	4015a0 <err@plt>
  4029cc:	nop
  4029d0:	stp	x29, x30, [sp, #-32]!
  4029d4:	mov	x29, sp
  4029d8:	stp	x19, x20, [sp, #16]
  4029dc:	mov	x19, x1
  4029e0:	mov	x20, x0
  4029e4:	bl	401570 <__errno_location@plt>
  4029e8:	mov	x4, x0
  4029ec:	adrp	x0, 416000 <ferror@plt+0x14a30>
  4029f0:	mov	w5, #0x22                  	// #34
  4029f4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4029f8:	mov	x3, x20
  4029fc:	ldr	w0, [x0, #448]
  402a00:	mov	x2, x19
  402a04:	str	w5, [x4]
  402a08:	add	x1, x1, #0xa78
  402a0c:	bl	4015a0 <err@plt>
  402a10:	stp	x29, x30, [sp, #-32]!
  402a14:	mov	x29, sp
  402a18:	stp	x19, x20, [sp, #16]
  402a1c:	mov	x20, x1
  402a20:	mov	x19, x0
  402a24:	bl	402908 <ferror@plt+0x1338>
  402a28:	mov	x1, #0xffffffff            	// #4294967295
  402a2c:	cmp	x0, x1
  402a30:	b.hi	402a40 <ferror@plt+0x1470>  // b.pmore
  402a34:	ldp	x19, x20, [sp, #16]
  402a38:	ldp	x29, x30, [sp], #32
  402a3c:	ret
  402a40:	mov	x1, x20
  402a44:	mov	x0, x19
  402a48:	bl	4029d0 <ferror@plt+0x1400>
  402a4c:	nop
  402a50:	adrp	x1, 416000 <ferror@plt+0x14a30>
  402a54:	str	w0, [x1, #448]
  402a58:	ret
  402a5c:	nop
  402a60:	stp	x29, x30, [sp, #-128]!
  402a64:	mov	x29, sp
  402a68:	stp	x19, x20, [sp, #16]
  402a6c:	mov	x20, x0
  402a70:	stp	x21, x22, [sp, #32]
  402a74:	mov	x22, x1
  402a78:	stp	x23, x24, [sp, #48]
  402a7c:	mov	x23, x2
  402a80:	str	xzr, [x1]
  402a84:	bl	401570 <__errno_location@plt>
  402a88:	mov	x21, x0
  402a8c:	cbz	x20, 402d20 <ferror@plt+0x1750>
  402a90:	ldrsb	w19, [x20]
  402a94:	cbz	w19, 402d20 <ferror@plt+0x1750>
  402a98:	bl	401480 <__ctype_b_loc@plt>
  402a9c:	mov	x24, x0
  402aa0:	mov	x2, x20
  402aa4:	ldr	x0, [x0]
  402aa8:	b	402ab0 <ferror@plt+0x14e0>
  402aac:	ldrsb	w19, [x2, #1]!
  402ab0:	ubfiz	x1, x19, #1, #8
  402ab4:	ldrh	w1, [x0, x1]
  402ab8:	tbnz	w1, #13, 402aac <ferror@plt+0x14dc>
  402abc:	cmp	w19, #0x2d
  402ac0:	b.eq	402d20 <ferror@plt+0x1750>  // b.none
  402ac4:	stp	x25, x26, [sp, #64]
  402ac8:	mov	x0, x20
  402acc:	mov	w3, #0x0                   	// #0
  402ad0:	stp	x27, x28, [sp, #80]
  402ad4:	add	x27, sp, #0x78
  402ad8:	mov	x1, x27
  402adc:	str	wzr, [x21]
  402ae0:	mov	w2, #0x0                   	// #0
  402ae4:	str	xzr, [sp, #120]
  402ae8:	bl	4013f0 <__strtoul_internal@plt>
  402aec:	mov	x25, x0
  402af0:	ldr	x28, [sp, #120]
  402af4:	ldr	w0, [x21]
  402af8:	cmp	x28, x20
  402afc:	b.eq	402d10 <ferror@plt+0x1740>  // b.none
  402b00:	cbnz	w0, 402d40 <ferror@plt+0x1770>
  402b04:	cbz	x28, 402db4 <ferror@plt+0x17e4>
  402b08:	ldrsb	w0, [x28]
  402b0c:	mov	w20, #0x0                   	// #0
  402b10:	mov	x26, #0x0                   	// #0
  402b14:	cbz	w0, 402db4 <ferror@plt+0x17e4>
  402b18:	ldrsb	w0, [x28, #1]
  402b1c:	cmp	w0, #0x69
  402b20:	b.eq	402bcc <ferror@plt+0x15fc>  // b.none
  402b24:	and	w1, w0, #0xffffffdf
  402b28:	cmp	w1, #0x42
  402b2c:	b.ne	402da4 <ferror@plt+0x17d4>  // b.any
  402b30:	ldrsb	w0, [x28, #2]
  402b34:	cbz	w0, 402dec <ferror@plt+0x181c>
  402b38:	bl	401350 <localeconv@plt>
  402b3c:	cbz	x0, 402d18 <ferror@plt+0x1748>
  402b40:	ldr	x1, [x0]
  402b44:	cbz	x1, 402d18 <ferror@plt+0x1748>
  402b48:	mov	x0, x1
  402b4c:	str	x1, [sp, #104]
  402b50:	bl	4012b0 <strlen@plt>
  402b54:	mov	x19, x0
  402b58:	cbnz	x26, 402d18 <ferror@plt+0x1748>
  402b5c:	ldrsb	w0, [x28]
  402b60:	cbz	w0, 402d18 <ferror@plt+0x1748>
  402b64:	ldr	x1, [sp, #104]
  402b68:	mov	x2, x19
  402b6c:	mov	x0, x1
  402b70:	mov	x1, x28
  402b74:	bl	4013b0 <strncmp@plt>
  402b78:	cbnz	w0, 402d18 <ferror@plt+0x1748>
  402b7c:	ldrsb	w4, [x28, x19]
  402b80:	add	x1, x28, x19
  402b84:	cmp	w4, #0x30
  402b88:	b.ne	402dc8 <ferror@plt+0x17f8>  // b.any
  402b8c:	add	w0, w20, #0x1
  402b90:	mov	x19, x1
  402b94:	nop
  402b98:	sub	w3, w19, w1
  402b9c:	ldrsb	w4, [x19, #1]!
  402ba0:	add	w20, w3, w0
  402ba4:	cmp	w4, #0x30
  402ba8:	b.eq	402b98 <ferror@plt+0x15c8>  // b.none
  402bac:	ldr	x0, [x24]
  402bb0:	ldrh	w0, [x0, w4, sxtw #1]
  402bb4:	tbnz	w0, #11, 402d54 <ferror@plt+0x1784>
  402bb8:	mov	x28, x19
  402bbc:	str	x19, [sp, #120]
  402bc0:	ldrsb	w0, [x28, #1]
  402bc4:	cmp	w0, #0x69
  402bc8:	b.ne	402b24 <ferror@plt+0x1554>  // b.any
  402bcc:	ldrsb	w0, [x28, #2]
  402bd0:	and	w0, w0, #0xffffffdf
  402bd4:	cmp	w0, #0x42
  402bd8:	b.ne	402b38 <ferror@plt+0x1568>  // b.any
  402bdc:	ldrsb	w0, [x28, #3]
  402be0:	cbnz	w0, 402b38 <ferror@plt+0x1568>
  402be4:	mov	x19, #0x400                 	// #1024
  402be8:	ldrsb	w27, [x28]
  402bec:	adrp	x24, 404000 <ferror@plt+0x2a30>
  402bf0:	add	x24, x24, #0xa88
  402bf4:	mov	x0, x24
  402bf8:	mov	w1, w27
  402bfc:	bl	4014e0 <strchr@plt>
  402c00:	cbz	x0, 402df4 <ferror@plt+0x1824>
  402c04:	sub	x1, x0, x24
  402c08:	add	w1, w1, #0x1
  402c0c:	cbz	w1, 402e10 <ferror@plt+0x1840>
  402c10:	sxtw	x2, w19
  402c14:	umulh	x0, x25, x2
  402c18:	cbnz	x0, 402de0 <ferror@plt+0x1810>
  402c1c:	sub	w0, w1, #0x2
  402c20:	b	402c30 <ferror@plt+0x1660>
  402c24:	umulh	x3, x25, x2
  402c28:	sub	w0, w0, #0x1
  402c2c:	cbnz	x3, 402de0 <ferror@plt+0x1810>
  402c30:	mul	x25, x25, x2
  402c34:	cmn	w0, #0x1
  402c38:	b.ne	402c24 <ferror@plt+0x1654>  // b.any
  402c3c:	mov	w0, #0x0                   	// #0
  402c40:	cbz	x23, 402c48 <ferror@plt+0x1678>
  402c44:	str	w1, [x23]
  402c48:	cmp	x26, #0x0
  402c4c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402c50:	b.eq	402cfc <ferror@plt+0x172c>  // b.none
  402c54:	sub	w1, w1, #0x2
  402c58:	mov	x5, #0x1                   	// #1
  402c5c:	b	402c6c <ferror@plt+0x169c>
  402c60:	umulh	x2, x5, x19
  402c64:	sub	w1, w1, #0x1
  402c68:	cbnz	x2, 402c78 <ferror@plt+0x16a8>
  402c6c:	mul	x5, x5, x19
  402c70:	cmn	w1, #0x1
  402c74:	b.ne	402c60 <ferror@plt+0x1690>  // b.any
  402c78:	cmp	x26, #0xa
  402c7c:	mov	x1, #0xa                   	// #10
  402c80:	b.ls	402c98 <ferror@plt+0x16c8>  // b.plast
  402c84:	nop
  402c88:	add	x1, x1, x1, lsl #2
  402c8c:	cmp	x26, x1, lsl #1
  402c90:	lsl	x1, x1, #1
  402c94:	b.hi	402c88 <ferror@plt+0x16b8>  // b.pmore
  402c98:	cbz	w20, 402cb4 <ferror@plt+0x16e4>
  402c9c:	mov	w2, #0x0                   	// #0
  402ca0:	add	x1, x1, x1, lsl #2
  402ca4:	add	w2, w2, #0x1
  402ca8:	cmp	w20, w2
  402cac:	lsl	x1, x1, #1
  402cb0:	b.ne	402ca0 <ferror@plt+0x16d0>  // b.any
  402cb4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402cb8:	mov	x4, #0x1                   	// #1
  402cbc:	movk	x8, #0xcccd
  402cc0:	umulh	x6, x26, x8
  402cc4:	add	x7, x4, x4, lsl #2
  402cc8:	mov	x3, x4
  402ccc:	cmp	x26, #0x9
  402cd0:	lsl	x4, x7, #1
  402cd4:	lsr	x2, x6, #3
  402cd8:	add	x2, x2, x2, lsl #2
  402cdc:	sub	x2, x26, x2, lsl #1
  402ce0:	lsr	x26, x6, #3
  402ce4:	cbz	x2, 402cf8 <ferror@plt+0x1728>
  402ce8:	udiv	x3, x1, x3
  402cec:	udiv	x2, x3, x2
  402cf0:	udiv	x2, x5, x2
  402cf4:	add	x25, x25, x2
  402cf8:	b.hi	402cc0 <ferror@plt+0x16f0>  // b.pmore
  402cfc:	str	x25, [x22]
  402d00:	tbnz	w0, #31, 402dd0 <ferror@plt+0x1800>
  402d04:	ldp	x25, x26, [sp, #64]
  402d08:	ldp	x27, x28, [sp, #80]
  402d0c:	b	402d2c <ferror@plt+0x175c>
  402d10:	cbnz	w0, 402d4c <ferror@plt+0x177c>
  402d14:	nop
  402d18:	ldp	x25, x26, [sp, #64]
  402d1c:	ldp	x27, x28, [sp, #80]
  402d20:	mov	w1, #0x16                  	// #22
  402d24:	mov	w0, #0xffffffea            	// #-22
  402d28:	str	w1, [x21]
  402d2c:	ldp	x19, x20, [sp, #16]
  402d30:	ldp	x21, x22, [sp, #32]
  402d34:	ldp	x23, x24, [sp, #48]
  402d38:	ldp	x29, x30, [sp], #128
  402d3c:	ret
  402d40:	sub	x1, x25, #0x1
  402d44:	cmn	x1, #0x3
  402d48:	b.ls	402b04 <ferror@plt+0x1534>  // b.plast
  402d4c:	neg	w0, w0
  402d50:	b	402d00 <ferror@plt+0x1730>
  402d54:	str	wzr, [x21]
  402d58:	mov	x1, x27
  402d5c:	mov	x0, x19
  402d60:	mov	w3, #0x0                   	// #0
  402d64:	mov	w2, #0x0                   	// #0
  402d68:	str	xzr, [sp, #120]
  402d6c:	bl	4013f0 <__strtoul_internal@plt>
  402d70:	mov	x26, x0
  402d74:	ldr	x28, [sp, #120]
  402d78:	ldr	w0, [x21]
  402d7c:	cmp	x28, x19
  402d80:	b.eq	402d10 <ferror@plt+0x1740>  // b.none
  402d84:	cbz	w0, 402dac <ferror@plt+0x17dc>
  402d88:	sub	x1, x26, #0x1
  402d8c:	cmn	x1, #0x3
  402d90:	b.hi	402d4c <ferror@plt+0x177c>  // b.pmore
  402d94:	cbz	x28, 402d18 <ferror@plt+0x1748>
  402d98:	ldrsb	w0, [x28]
  402d9c:	cbnz	w0, 402b18 <ferror@plt+0x1548>
  402da0:	b	402d18 <ferror@plt+0x1748>
  402da4:	cbnz	w0, 402b38 <ferror@plt+0x1568>
  402da8:	b	402be4 <ferror@plt+0x1614>
  402dac:	cbnz	x26, 402d94 <ferror@plt+0x17c4>
  402db0:	b	402b18 <ferror@plt+0x1548>
  402db4:	mov	w0, #0x0                   	// #0
  402db8:	ldp	x27, x28, [sp, #80]
  402dbc:	str	x25, [x22]
  402dc0:	ldp	x25, x26, [sp, #64]
  402dc4:	b	402d2c <ferror@plt+0x175c>
  402dc8:	mov	x19, x1
  402dcc:	b	402bac <ferror@plt+0x15dc>
  402dd0:	neg	w1, w0
  402dd4:	ldp	x25, x26, [sp, #64]
  402dd8:	ldp	x27, x28, [sp, #80]
  402ddc:	b	402d28 <ferror@plt+0x1758>
  402de0:	mov	w0, #0xffffffde            	// #-34
  402de4:	cbnz	x23, 402c44 <ferror@plt+0x1674>
  402de8:	b	402c48 <ferror@plt+0x1678>
  402dec:	mov	x19, #0x3e8                 	// #1000
  402df0:	b	402be8 <ferror@plt+0x1618>
  402df4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  402df8:	add	x24, x1, #0xa98
  402dfc:	mov	x0, x24
  402e00:	mov	w1, w27
  402e04:	bl	4014e0 <strchr@plt>
  402e08:	cbnz	x0, 402c04 <ferror@plt+0x1634>
  402e0c:	b	402d18 <ferror@plt+0x1748>
  402e10:	mov	w0, #0x0                   	// #0
  402e14:	cbnz	x23, 402c44 <ferror@plt+0x1674>
  402e18:	ldp	x27, x28, [sp, #80]
  402e1c:	str	x25, [x22]
  402e20:	ldp	x25, x26, [sp, #64]
  402e24:	b	402d2c <ferror@plt+0x175c>
  402e28:	mov	x2, #0x0                   	// #0
  402e2c:	b	402a60 <ferror@plt+0x1490>
  402e30:	stp	x29, x30, [sp, #-48]!
  402e34:	mov	x29, sp
  402e38:	stp	x21, x22, [sp, #32]
  402e3c:	mov	x22, x1
  402e40:	cbz	x0, 402ea0 <ferror@plt+0x18d0>
  402e44:	mov	x21, x0
  402e48:	stp	x19, x20, [sp, #16]
  402e4c:	mov	x20, x0
  402e50:	b	402e6c <ferror@plt+0x189c>
  402e54:	bl	401480 <__ctype_b_loc@plt>
  402e58:	ubfiz	x19, x19, #1, #8
  402e5c:	ldr	x2, [x0]
  402e60:	ldrh	w2, [x2, x19]
  402e64:	tbz	w2, #11, 402e74 <ferror@plt+0x18a4>
  402e68:	add	x20, x20, #0x1
  402e6c:	ldrsb	w19, [x20]
  402e70:	cbnz	w19, 402e54 <ferror@plt+0x1884>
  402e74:	cbz	x22, 402e7c <ferror@plt+0x18ac>
  402e78:	str	x20, [x22]
  402e7c:	cmp	x20, x21
  402e80:	b.ls	402eb8 <ferror@plt+0x18e8>  // b.plast
  402e84:	ldrsb	w1, [x20]
  402e88:	mov	w0, #0x1                   	// #1
  402e8c:	ldp	x19, x20, [sp, #16]
  402e90:	cbnz	w1, 402ea8 <ferror@plt+0x18d8>
  402e94:	ldp	x21, x22, [sp, #32]
  402e98:	ldp	x29, x30, [sp], #48
  402e9c:	ret
  402ea0:	cbz	x1, 402ea8 <ferror@plt+0x18d8>
  402ea4:	str	xzr, [x1]
  402ea8:	mov	w0, #0x0                   	// #0
  402eac:	ldp	x21, x22, [sp, #32]
  402eb0:	ldp	x29, x30, [sp], #48
  402eb4:	ret
  402eb8:	mov	w0, #0x0                   	// #0
  402ebc:	ldp	x19, x20, [sp, #16]
  402ec0:	b	402eac <ferror@plt+0x18dc>
  402ec4:	nop
  402ec8:	stp	x29, x30, [sp, #-48]!
  402ecc:	mov	x29, sp
  402ed0:	stp	x21, x22, [sp, #32]
  402ed4:	mov	x22, x1
  402ed8:	cbz	x0, 402f38 <ferror@plt+0x1968>
  402edc:	mov	x21, x0
  402ee0:	stp	x19, x20, [sp, #16]
  402ee4:	mov	x20, x0
  402ee8:	b	402f04 <ferror@plt+0x1934>
  402eec:	bl	401480 <__ctype_b_loc@plt>
  402ef0:	ubfiz	x19, x19, #1, #8
  402ef4:	ldr	x2, [x0]
  402ef8:	ldrh	w2, [x2, x19]
  402efc:	tbz	w2, #12, 402f0c <ferror@plt+0x193c>
  402f00:	add	x20, x20, #0x1
  402f04:	ldrsb	w19, [x20]
  402f08:	cbnz	w19, 402eec <ferror@plt+0x191c>
  402f0c:	cbz	x22, 402f14 <ferror@plt+0x1944>
  402f10:	str	x20, [x22]
  402f14:	cmp	x20, x21
  402f18:	b.ls	402f50 <ferror@plt+0x1980>  // b.plast
  402f1c:	ldrsb	w1, [x20]
  402f20:	mov	w0, #0x1                   	// #1
  402f24:	ldp	x19, x20, [sp, #16]
  402f28:	cbnz	w1, 402f40 <ferror@plt+0x1970>
  402f2c:	ldp	x21, x22, [sp, #32]
  402f30:	ldp	x29, x30, [sp], #48
  402f34:	ret
  402f38:	cbz	x1, 402f40 <ferror@plt+0x1970>
  402f3c:	str	xzr, [x1]
  402f40:	mov	w0, #0x0                   	// #0
  402f44:	ldp	x21, x22, [sp, #32]
  402f48:	ldp	x29, x30, [sp], #48
  402f4c:	ret
  402f50:	mov	w0, #0x0                   	// #0
  402f54:	ldp	x19, x20, [sp, #16]
  402f58:	b	402f44 <ferror@plt+0x1974>
  402f5c:	nop
  402f60:	stp	x29, x30, [sp, #-128]!
  402f64:	mov	x29, sp
  402f68:	stp	x19, x20, [sp, #16]
  402f6c:	mov	x20, x0
  402f70:	mov	w0, #0xffffffd0            	// #-48
  402f74:	stp	x21, x22, [sp, #32]
  402f78:	mov	x21, x1
  402f7c:	add	x22, sp, #0x80
  402f80:	add	x1, sp, #0x50
  402f84:	stp	x22, x22, [sp, #48]
  402f88:	str	x1, [sp, #64]
  402f8c:	stp	w0, wzr, [sp, #72]
  402f90:	stp	x2, x3, [sp, #80]
  402f94:	stp	x4, x5, [sp, #96]
  402f98:	stp	x6, x7, [sp, #112]
  402f9c:	b	402fe8 <ferror@plt+0x1a18>
  402fa0:	ldr	x1, [x2]
  402fa4:	add	x0, x2, #0xf
  402fa8:	and	x0, x0, #0xfffffffffffffff8
  402fac:	str	x0, [sp, #48]
  402fb0:	cbz	x1, 403028 <ferror@plt+0x1a58>
  402fb4:	ldr	x2, [sp, #48]
  402fb8:	add	x0, x2, #0xf
  402fbc:	and	x0, x0, #0xfffffffffffffff8
  402fc0:	str	x0, [sp, #48]
  402fc4:	ldr	x19, [x2]
  402fc8:	cbz	x19, 403028 <ferror@plt+0x1a58>
  402fcc:	mov	x0, x20
  402fd0:	bl	401460 <strcmp@plt>
  402fd4:	cbz	w0, 403044 <ferror@plt+0x1a74>
  402fd8:	mov	x1, x19
  402fdc:	mov	x0, x20
  402fe0:	bl	401460 <strcmp@plt>
  402fe4:	cbz	w0, 403048 <ferror@plt+0x1a78>
  402fe8:	ldr	w3, [sp, #72]
  402fec:	ldr	x2, [sp, #48]
  402ff0:	tbz	w3, #31, 402fa0 <ferror@plt+0x19d0>
  402ff4:	add	w0, w3, #0x8
  402ff8:	str	w0, [sp, #72]
  402ffc:	cmp	w0, #0x0
  403000:	b.gt	402fa0 <ferror@plt+0x19d0>
  403004:	ldr	x1, [x22, w3, sxtw]
  403008:	cbz	x1, 403028 <ferror@plt+0x1a58>
  40300c:	cbz	w0, 402fb8 <ferror@plt+0x19e8>
  403010:	add	w3, w3, #0x10
  403014:	str	w3, [sp, #72]
  403018:	cmp	w3, #0x0
  40301c:	b.gt	402fb8 <ferror@plt+0x19e8>
  403020:	add	x2, x22, w0, sxtw
  403024:	b	402fc4 <ferror@plt+0x19f4>
  403028:	adrp	x0, 416000 <ferror@plt+0x14a30>
  40302c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403030:	mov	x3, x20
  403034:	mov	x2, x21
  403038:	ldr	w0, [x0, #448]
  40303c:	add	x1, x1, #0xa78
  403040:	bl	401540 <errx@plt>
  403044:	mov	w0, #0x1                   	// #1
  403048:	ldp	x19, x20, [sp, #16]
  40304c:	ldp	x21, x22, [sp, #32]
  403050:	ldp	x29, x30, [sp], #128
  403054:	ret
  403058:	cbz	x1, 403084 <ferror@plt+0x1ab4>
  40305c:	add	x3, x0, x1
  403060:	sxtb	w2, w2
  403064:	b	403078 <ferror@plt+0x1aa8>
  403068:	b.eq	403088 <ferror@plt+0x1ab8>  // b.none
  40306c:	add	x0, x0, #0x1
  403070:	cmp	x3, x0
  403074:	b.eq	403084 <ferror@plt+0x1ab4>  // b.none
  403078:	ldrsb	w1, [x0]
  40307c:	cmp	w2, w1
  403080:	cbnz	w1, 403068 <ferror@plt+0x1a98>
  403084:	mov	x0, #0x0                   	// #0
  403088:	ret
  40308c:	nop
  403090:	stp	x29, x30, [sp, #-32]!
  403094:	mov	w2, #0xa                   	// #10
  403098:	mov	x29, sp
  40309c:	stp	x19, x20, [sp, #16]
  4030a0:	mov	x20, x1
  4030a4:	mov	x19, x0
  4030a8:	bl	402a10 <ferror@plt+0x1440>
  4030ac:	mov	w1, #0xffff                	// #65535
  4030b0:	cmp	w0, w1
  4030b4:	b.hi	4030c4 <ferror@plt+0x1af4>  // b.pmore
  4030b8:	ldp	x19, x20, [sp, #16]
  4030bc:	ldp	x29, x30, [sp], #32
  4030c0:	ret
  4030c4:	mov	x1, x20
  4030c8:	mov	x0, x19
  4030cc:	bl	4029d0 <ferror@plt+0x1400>
  4030d0:	stp	x29, x30, [sp, #-32]!
  4030d4:	mov	w2, #0x10                  	// #16
  4030d8:	mov	x29, sp
  4030dc:	stp	x19, x20, [sp, #16]
  4030e0:	mov	x20, x1
  4030e4:	mov	x19, x0
  4030e8:	bl	402a10 <ferror@plt+0x1440>
  4030ec:	mov	w1, #0xffff                	// #65535
  4030f0:	cmp	w0, w1
  4030f4:	b.hi	403104 <ferror@plt+0x1b34>  // b.pmore
  4030f8:	ldp	x19, x20, [sp, #16]
  4030fc:	ldp	x29, x30, [sp], #32
  403100:	ret
  403104:	mov	x1, x20
  403108:	mov	x0, x19
  40310c:	bl	4029d0 <ferror@plt+0x1400>
  403110:	mov	w2, #0xa                   	// #10
  403114:	b	402a10 <ferror@plt+0x1440>
  403118:	mov	w2, #0x10                  	// #16
  40311c:	b	402a10 <ferror@plt+0x1440>
  403120:	stp	x29, x30, [sp, #-64]!
  403124:	mov	x29, sp
  403128:	stp	x19, x20, [sp, #16]
  40312c:	mov	x19, x0
  403130:	stp	x21, x22, [sp, #32]
  403134:	mov	x21, x1
  403138:	adrp	x22, 416000 <ferror@plt+0x14a30>
  40313c:	str	xzr, [sp, #56]
  403140:	bl	401570 <__errno_location@plt>
  403144:	str	wzr, [x0]
  403148:	cbz	x19, 40315c <ferror@plt+0x1b8c>
  40314c:	mov	x20, x0
  403150:	ldrsb	w0, [x19]
  403154:	adrp	x22, 416000 <ferror@plt+0x14a30>
  403158:	cbnz	w0, 403174 <ferror@plt+0x1ba4>
  40315c:	ldr	w0, [x22, #448]
  403160:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403164:	mov	x3, x19
  403168:	mov	x2, x21
  40316c:	add	x1, x1, #0xa78
  403170:	bl	401540 <errx@plt>
  403174:	add	x1, sp, #0x38
  403178:	mov	x0, x19
  40317c:	mov	w3, #0x0                   	// #0
  403180:	mov	w2, #0xa                   	// #10
  403184:	bl	4013a0 <__strtol_internal@plt>
  403188:	ldr	w1, [x20]
  40318c:	cbnz	w1, 4031b8 <ferror@plt+0x1be8>
  403190:	ldr	x1, [sp, #56]
  403194:	cmp	x1, x19
  403198:	b.eq	40315c <ferror@plt+0x1b8c>  // b.none
  40319c:	cbz	x1, 4031a8 <ferror@plt+0x1bd8>
  4031a0:	ldrsb	w1, [x1]
  4031a4:	cbnz	w1, 40315c <ferror@plt+0x1b8c>
  4031a8:	ldp	x19, x20, [sp, #16]
  4031ac:	ldp	x21, x22, [sp, #32]
  4031b0:	ldp	x29, x30, [sp], #64
  4031b4:	ret
  4031b8:	ldr	w0, [x22, #448]
  4031bc:	cmp	w1, #0x22
  4031c0:	b.ne	40315c <ferror@plt+0x1b8c>  // b.any
  4031c4:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4031c8:	mov	x3, x19
  4031cc:	mov	x2, x21
  4031d0:	add	x1, x1, #0xa78
  4031d4:	bl	4015a0 <err@plt>
  4031d8:	stp	x29, x30, [sp, #-32]!
  4031dc:	mov	x29, sp
  4031e0:	stp	x19, x20, [sp, #16]
  4031e4:	mov	x19, x1
  4031e8:	mov	x20, x0
  4031ec:	bl	403120 <ferror@plt+0x1b50>
  4031f0:	mov	x2, #0x80000000            	// #2147483648
  4031f4:	add	x2, x0, x2
  4031f8:	mov	x1, #0xffffffff            	// #4294967295
  4031fc:	cmp	x2, x1
  403200:	b.hi	403210 <ferror@plt+0x1c40>  // b.pmore
  403204:	ldp	x19, x20, [sp, #16]
  403208:	ldp	x29, x30, [sp], #32
  40320c:	ret
  403210:	bl	401570 <__errno_location@plt>
  403214:	mov	x4, x0
  403218:	adrp	x0, 416000 <ferror@plt+0x14a30>
  40321c:	mov	w5, #0x22                  	// #34
  403220:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403224:	mov	x3, x20
  403228:	ldr	w0, [x0, #448]
  40322c:	mov	x2, x19
  403230:	str	w5, [x4]
  403234:	add	x1, x1, #0xa78
  403238:	bl	4015a0 <err@plt>
  40323c:	nop
  403240:	stp	x29, x30, [sp, #-32]!
  403244:	mov	x29, sp
  403248:	stp	x19, x20, [sp, #16]
  40324c:	mov	x19, x1
  403250:	mov	x20, x0
  403254:	bl	4031d8 <ferror@plt+0x1c08>
  403258:	add	w2, w0, #0x8, lsl #12
  40325c:	mov	w1, #0xffff                	// #65535
  403260:	cmp	w2, w1
  403264:	b.hi	403274 <ferror@plt+0x1ca4>  // b.pmore
  403268:	ldp	x19, x20, [sp, #16]
  40326c:	ldp	x29, x30, [sp], #32
  403270:	ret
  403274:	bl	401570 <__errno_location@plt>
  403278:	mov	x4, x0
  40327c:	adrp	x0, 416000 <ferror@plt+0x14a30>
  403280:	mov	w5, #0x22                  	// #34
  403284:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403288:	mov	x3, x20
  40328c:	ldr	w0, [x0, #448]
  403290:	mov	x2, x19
  403294:	str	w5, [x4]
  403298:	add	x1, x1, #0xa78
  40329c:	bl	4015a0 <err@plt>
  4032a0:	mov	w2, #0xa                   	// #10
  4032a4:	b	402908 <ferror@plt+0x1338>
  4032a8:	mov	w2, #0x10                  	// #16
  4032ac:	b	402908 <ferror@plt+0x1338>
  4032b0:	stp	x29, x30, [sp, #-64]!
  4032b4:	mov	x29, sp
  4032b8:	stp	x19, x20, [sp, #16]
  4032bc:	mov	x19, x0
  4032c0:	stp	x21, x22, [sp, #32]
  4032c4:	mov	x21, x1
  4032c8:	adrp	x22, 416000 <ferror@plt+0x14a30>
  4032cc:	str	xzr, [sp, #56]
  4032d0:	bl	401570 <__errno_location@plt>
  4032d4:	str	wzr, [x0]
  4032d8:	cbz	x19, 4032ec <ferror@plt+0x1d1c>
  4032dc:	mov	x20, x0
  4032e0:	ldrsb	w0, [x19]
  4032e4:	adrp	x22, 416000 <ferror@plt+0x14a30>
  4032e8:	cbnz	w0, 403304 <ferror@plt+0x1d34>
  4032ec:	ldr	w0, [x22, #448]
  4032f0:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4032f4:	mov	x3, x19
  4032f8:	mov	x2, x21
  4032fc:	add	x1, x1, #0xa78
  403300:	bl	401540 <errx@plt>
  403304:	mov	x0, x19
  403308:	add	x1, sp, #0x38
  40330c:	bl	401300 <strtod@plt>
  403310:	ldr	w0, [x20]
  403314:	cbnz	w0, 403340 <ferror@plt+0x1d70>
  403318:	ldr	x0, [sp, #56]
  40331c:	cmp	x0, x19
  403320:	b.eq	4032ec <ferror@plt+0x1d1c>  // b.none
  403324:	cbz	x0, 403330 <ferror@plt+0x1d60>
  403328:	ldrsb	w0, [x0]
  40332c:	cbnz	w0, 4032ec <ferror@plt+0x1d1c>
  403330:	ldp	x19, x20, [sp, #16]
  403334:	ldp	x21, x22, [sp, #32]
  403338:	ldp	x29, x30, [sp], #64
  40333c:	ret
  403340:	cmp	w0, #0x22
  403344:	ldr	w0, [x22, #448]
  403348:	b.ne	4032ec <ferror@plt+0x1d1c>  // b.any
  40334c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403350:	mov	x3, x19
  403354:	mov	x2, x21
  403358:	add	x1, x1, #0xa78
  40335c:	bl	4015a0 <err@plt>
  403360:	stp	x29, x30, [sp, #-64]!
  403364:	mov	x29, sp
  403368:	stp	x19, x20, [sp, #16]
  40336c:	mov	x19, x0
  403370:	stp	x21, x22, [sp, #32]
  403374:	mov	x21, x1
  403378:	adrp	x22, 416000 <ferror@plt+0x14a30>
  40337c:	str	xzr, [sp, #56]
  403380:	bl	401570 <__errno_location@plt>
  403384:	str	wzr, [x0]
  403388:	cbz	x19, 40339c <ferror@plt+0x1dcc>
  40338c:	mov	x20, x0
  403390:	ldrsb	w0, [x19]
  403394:	adrp	x22, 416000 <ferror@plt+0x14a30>
  403398:	cbnz	w0, 4033b4 <ferror@plt+0x1de4>
  40339c:	ldr	w0, [x22, #448]
  4033a0:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4033a4:	mov	x3, x19
  4033a8:	mov	x2, x21
  4033ac:	add	x1, x1, #0xa78
  4033b0:	bl	401540 <errx@plt>
  4033b4:	add	x1, sp, #0x38
  4033b8:	mov	x0, x19
  4033bc:	mov	w2, #0xa                   	// #10
  4033c0:	bl	401490 <strtol@plt>
  4033c4:	ldr	w1, [x20]
  4033c8:	cbnz	w1, 4033f4 <ferror@plt+0x1e24>
  4033cc:	ldr	x1, [sp, #56]
  4033d0:	cmp	x1, x19
  4033d4:	b.eq	40339c <ferror@plt+0x1dcc>  // b.none
  4033d8:	cbz	x1, 4033e4 <ferror@plt+0x1e14>
  4033dc:	ldrsb	w1, [x1]
  4033e0:	cbnz	w1, 40339c <ferror@plt+0x1dcc>
  4033e4:	ldp	x19, x20, [sp, #16]
  4033e8:	ldp	x21, x22, [sp, #32]
  4033ec:	ldp	x29, x30, [sp], #64
  4033f0:	ret
  4033f4:	ldr	w0, [x22, #448]
  4033f8:	cmp	w1, #0x22
  4033fc:	b.ne	40339c <ferror@plt+0x1dcc>  // b.any
  403400:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403404:	mov	x3, x19
  403408:	mov	x2, x21
  40340c:	add	x1, x1, #0xa78
  403410:	bl	4015a0 <err@plt>
  403414:	nop
  403418:	stp	x29, x30, [sp, #-64]!
  40341c:	mov	x29, sp
  403420:	stp	x19, x20, [sp, #16]
  403424:	mov	x19, x0
  403428:	stp	x21, x22, [sp, #32]
  40342c:	mov	x21, x1
  403430:	adrp	x22, 416000 <ferror@plt+0x14a30>
  403434:	str	xzr, [sp, #56]
  403438:	bl	401570 <__errno_location@plt>
  40343c:	str	wzr, [x0]
  403440:	cbz	x19, 403454 <ferror@plt+0x1e84>
  403444:	mov	x20, x0
  403448:	ldrsb	w0, [x19]
  40344c:	adrp	x22, 416000 <ferror@plt+0x14a30>
  403450:	cbnz	w0, 40346c <ferror@plt+0x1e9c>
  403454:	ldr	w0, [x22, #448]
  403458:	adrp	x1, 404000 <ferror@plt+0x2a30>
  40345c:	mov	x3, x19
  403460:	mov	x2, x21
  403464:	add	x1, x1, #0xa78
  403468:	bl	401540 <errx@plt>
  40346c:	add	x1, sp, #0x38
  403470:	mov	x0, x19
  403474:	mov	w2, #0xa                   	// #10
  403478:	bl	4012a0 <strtoul@plt>
  40347c:	ldr	w1, [x20]
  403480:	cbnz	w1, 4034ac <ferror@plt+0x1edc>
  403484:	ldr	x1, [sp, #56]
  403488:	cmp	x1, x19
  40348c:	b.eq	403454 <ferror@plt+0x1e84>  // b.none
  403490:	cbz	x1, 40349c <ferror@plt+0x1ecc>
  403494:	ldrsb	w1, [x1]
  403498:	cbnz	w1, 403454 <ferror@plt+0x1e84>
  40349c:	ldp	x19, x20, [sp, #16]
  4034a0:	ldp	x21, x22, [sp, #32]
  4034a4:	ldp	x29, x30, [sp], #64
  4034a8:	ret
  4034ac:	ldr	w0, [x22, #448]
  4034b0:	cmp	w1, #0x22
  4034b4:	b.ne	403454 <ferror@plt+0x1e84>  // b.any
  4034b8:	adrp	x1, 404000 <ferror@plt+0x2a30>
  4034bc:	mov	x3, x19
  4034c0:	mov	x2, x21
  4034c4:	add	x1, x1, #0xa78
  4034c8:	bl	4015a0 <err@plt>
  4034cc:	nop
  4034d0:	stp	x29, x30, [sp, #-48]!
  4034d4:	mov	x29, sp
  4034d8:	stp	x19, x20, [sp, #16]
  4034dc:	mov	x19, x1
  4034e0:	mov	x20, x0
  4034e4:	add	x1, sp, #0x28
  4034e8:	bl	402e28 <ferror@plt+0x1858>
  4034ec:	cbz	w0, 403524 <ferror@plt+0x1f54>
  4034f0:	bl	401570 <__errno_location@plt>
  4034f4:	ldr	w1, [x0]
  4034f8:	adrp	x2, 416000 <ferror@plt+0x14a30>
  4034fc:	mov	x3, x20
  403500:	ldr	w0, [x2, #448]
  403504:	mov	x2, x19
  403508:	cbz	w1, 403518 <ferror@plt+0x1f48>
  40350c:	adrp	x1, 404000 <ferror@plt+0x2a30>
  403510:	add	x1, x1, #0xa78
  403514:	bl	4015a0 <err@plt>
  403518:	adrp	x1, 404000 <ferror@plt+0x2a30>
  40351c:	add	x1, x1, #0xa78
  403520:	bl	401540 <errx@plt>
  403524:	ldp	x19, x20, [sp, #16]
  403528:	ldr	x0, [sp, #40]
  40352c:	ldp	x29, x30, [sp], #48
  403530:	ret
  403534:	nop
  403538:	stp	x29, x30, [sp, #-32]!
  40353c:	mov	x29, sp
  403540:	str	x19, [sp, #16]
  403544:	mov	x19, x1
  403548:	mov	x1, x2
  40354c:	bl	4032b0 <ferror@plt+0x1ce0>
  403550:	fcvtzs	d2, d0
  403554:	mov	x0, #0x848000000000        	// #145685290680320
  403558:	movk	x0, #0x412e, lsl #48
  40355c:	fmov	d1, x0
  403560:	scvtf	d3, d2
  403564:	fsub	d0, d0, d3
  403568:	fmul	d0, d0, d1
  40356c:	fcvtzs	d0, d0
  403570:	stp	d2, d0, [x19]
  403574:	ldr	x19, [sp, #16]
  403578:	ldp	x29, x30, [sp], #32
  40357c:	ret
  403580:	mov	w2, w0
  403584:	mov	x0, x1
  403588:	and	w1, w2, #0xf000
  40358c:	add	x14, x0, #0x1
  403590:	cmp	w1, #0x4, lsl #12
  403594:	add	x13, x0, #0x2
  403598:	add	x12, x0, #0x3
  40359c:	add	x11, x0, #0x4
  4035a0:	add	x10, x0, #0x5
  4035a4:	add	x9, x0, #0x6
  4035a8:	add	x8, x0, #0x7
  4035ac:	add	x7, x0, #0x8
  4035b0:	add	x6, x0, #0x9
  4035b4:	b.eq	403720 <ferror@plt+0x2150>  // b.none
  4035b8:	cmp	w1, #0xa, lsl #12
  4035bc:	b.eq	403614 <ferror@plt+0x2044>  // b.none
  4035c0:	cmp	w1, #0x2, lsl #12
  4035c4:	b.eq	403740 <ferror@plt+0x2170>  // b.none
  4035c8:	cmp	w1, #0x6, lsl #12
  4035cc:	b.eq	403730 <ferror@plt+0x2160>  // b.none
  4035d0:	cmp	w1, #0xc, lsl #12
  4035d4:	b.eq	403750 <ferror@plt+0x2180>  // b.none
  4035d8:	cmp	w1, #0x1, lsl #12
  4035dc:	b.eq	403760 <ferror@plt+0x2190>  // b.none
  4035e0:	cmp	w1, #0x8, lsl #12
  4035e4:	b.eq	403770 <ferror@plt+0x21a0>  // b.none
  4035e8:	mov	x4, x6
  4035ec:	mov	x6, x7
  4035f0:	mov	x7, x8
  4035f4:	mov	x8, x9
  4035f8:	mov	x9, x10
  4035fc:	mov	x10, x11
  403600:	mov	x11, x12
  403604:	mov	x12, x13
  403608:	mov	x13, x14
  40360c:	mov	x14, x0
  403610:	b	403620 <ferror@plt+0x2050>
  403614:	mov	x4, x0
  403618:	mov	w1, #0x6c                  	// #108
  40361c:	strb	w1, [x4], #10
  403620:	tst	x2, #0x100
  403624:	mov	w5, #0x2d                  	// #45
  403628:	mov	w3, #0x72                  	// #114
  40362c:	csel	w3, w3, w5, ne  // ne = any
  403630:	tst	x2, #0x80
  403634:	strb	w3, [x14]
  403638:	mov	w3, #0x77                  	// #119
  40363c:	csel	w3, w3, w5, ne  // ne = any
  403640:	strb	w3, [x13]
  403644:	and	w1, w2, #0x40
  403648:	tbz	w2, #11, 4036e8 <ferror@plt+0x2118>
  40364c:	cmp	w1, #0x0
  403650:	mov	w3, #0x53                  	// #83
  403654:	mov	w1, #0x73                  	// #115
  403658:	csel	w1, w1, w3, ne  // ne = any
  40365c:	tst	x2, #0x20
  403660:	strb	w1, [x12]
  403664:	mov	w5, #0x2d                  	// #45
  403668:	mov	w3, #0x72                  	// #114
  40366c:	csel	w3, w3, w5, ne  // ne = any
  403670:	tst	x2, #0x10
  403674:	strb	w3, [x11]
  403678:	mov	w3, #0x77                  	// #119
  40367c:	csel	w3, w3, w5, ne  // ne = any
  403680:	strb	w3, [x10]
  403684:	and	w1, w2, #0x8
  403688:	tbz	w2, #10, 403710 <ferror@plt+0x2140>
  40368c:	cmp	w1, #0x0
  403690:	mov	w3, #0x53                  	// #83
  403694:	mov	w1, #0x73                  	// #115
  403698:	csel	w1, w1, w3, ne  // ne = any
  40369c:	tst	x2, #0x4
  4036a0:	strb	w1, [x9]
  4036a4:	mov	w5, #0x2d                  	// #45
  4036a8:	mov	w3, #0x72                  	// #114
  4036ac:	csel	w3, w3, w5, ne  // ne = any
  4036b0:	tst	x2, #0x2
  4036b4:	strb	w3, [x8]
  4036b8:	mov	w3, #0x77                  	// #119
  4036bc:	csel	w3, w3, w5, ne  // ne = any
  4036c0:	strb	w3, [x7]
  4036c4:	and	w1, w2, #0x1
  4036c8:	tbz	w2, #9, 4036f8 <ferror@plt+0x2128>
  4036cc:	cmp	w1, #0x0
  4036d0:	mov	w2, #0x54                  	// #84
  4036d4:	mov	w1, #0x74                  	// #116
  4036d8:	csel	w1, w1, w2, ne  // ne = any
  4036dc:	strb	w1, [x6]
  4036e0:	strb	wzr, [x4]
  4036e4:	ret
  4036e8:	cmp	w1, #0x0
  4036ec:	mov	w1, #0x78                  	// #120
  4036f0:	csel	w1, w1, w5, ne  // ne = any
  4036f4:	b	40365c <ferror@plt+0x208c>
  4036f8:	cmp	w1, #0x0
  4036fc:	mov	w1, #0x78                  	// #120
  403700:	csel	w1, w1, w5, ne  // ne = any
  403704:	strb	w1, [x6]
  403708:	strb	wzr, [x4]
  40370c:	ret
  403710:	cmp	w1, #0x0
  403714:	mov	w1, #0x78                  	// #120
  403718:	csel	w1, w1, w5, ne  // ne = any
  40371c:	b	40369c <ferror@plt+0x20cc>
  403720:	mov	x4, x0
  403724:	mov	w1, #0x64                  	// #100
  403728:	strb	w1, [x4], #10
  40372c:	b	403620 <ferror@plt+0x2050>
  403730:	mov	x4, x0
  403734:	mov	w1, #0x62                  	// #98
  403738:	strb	w1, [x4], #10
  40373c:	b	403620 <ferror@plt+0x2050>
  403740:	mov	x4, x0
  403744:	mov	w1, #0x63                  	// #99
  403748:	strb	w1, [x4], #10
  40374c:	b	403620 <ferror@plt+0x2050>
  403750:	mov	x4, x0
  403754:	mov	w1, #0x73                  	// #115
  403758:	strb	w1, [x4], #10
  40375c:	b	403620 <ferror@plt+0x2050>
  403760:	mov	x4, x0
  403764:	mov	w1, #0x70                  	// #112
  403768:	strb	w1, [x4], #10
  40376c:	b	403620 <ferror@plt+0x2050>
  403770:	mov	x4, x0
  403774:	mov	w1, #0x2d                  	// #45
  403778:	strb	w1, [x4], #10
  40377c:	b	403620 <ferror@plt+0x2050>
  403780:	stp	x29, x30, [sp, #-96]!
  403784:	mov	x29, sp
  403788:	stp	x19, x20, [sp, #16]
  40378c:	stp	x21, x22, [sp, #32]
  403790:	add	x21, sp, #0x38
  403794:	mov	x4, x21
  403798:	tbz	w0, #1, 4037a8 <ferror@plt+0x21d8>
  40379c:	add	x4, x21, #0x1
  4037a0:	mov	w2, #0x20                  	// #32
  4037a4:	strb	w2, [sp, #56]
  4037a8:	mov	w2, #0xa                   	// #10
  4037ac:	mov	x5, #0x1                   	// #1
  4037b0:	lsl	x3, x5, x2
  4037b4:	cmp	x1, x3
  4037b8:	b.cc	4038cc <ferror@plt+0x22fc>  // b.lo, b.ul, b.last
  4037bc:	add	w2, w2, #0xa
  4037c0:	cmp	w2, #0x46
  4037c4:	b.ne	4037b0 <ferror@plt+0x21e0>  // b.any
  4037c8:	mov	w19, #0x3c                  	// #60
  4037cc:	mov	w8, #0xcccd                	// #52429
  4037d0:	adrp	x6, 404000 <ferror@plt+0x2a30>
  4037d4:	movk	w8, #0xcccc, lsl #16
  4037d8:	add	x6, x6, #0xab0
  4037dc:	mov	x5, #0xffffffffffffffff    	// #-1
  4037e0:	and	w7, w0, #0x1
  4037e4:	umull	x8, w19, w8
  4037e8:	lsl	x5, x5, x19
  4037ec:	lsr	x19, x1, x19
  4037f0:	bic	x5, x1, x5
  4037f4:	mov	w3, w19
  4037f8:	lsr	x8, x8, #35
  4037fc:	ldrsb	w1, [x6, w8, sxtw]
  403800:	strb	w1, [x4]
  403804:	cmp	w1, #0x42
  403808:	add	x1, x4, #0x1
  40380c:	csel	w7, w7, wzr, ne  // ne = any
  403810:	cbz	w7, 403820 <ferror@plt+0x2250>
  403814:	add	x1, x4, #0x3
  403818:	mov	w6, #0x4269                	// #17001
  40381c:	sturh	w6, [x4, #1]
  403820:	strb	wzr, [x1]
  403824:	cbz	x5, 4038e0 <ferror@plt+0x2310>
  403828:	sub	w2, w2, #0x14
  40382c:	lsr	x2, x5, x2
  403830:	tbz	w0, #2, 403914 <ferror@plt+0x2344>
  403834:	add	x2, x2, #0x5
  403838:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40383c:	movk	x0, #0xcccd
  403840:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403844:	movk	x4, #0x1999, lsl #48
  403848:	umulh	x20, x2, x0
  40384c:	lsr	x20, x20, #3
  403850:	mul	x1, x20, x0
  403854:	umulh	x0, x20, x0
  403858:	ror	x1, x1, #1
  40385c:	lsr	x0, x0, #3
  403860:	cmp	x1, x4
  403864:	csel	x20, x20, x0, hi  // hi = pmore
  403868:	cbz	x20, 4038e0 <ferror@plt+0x2310>
  40386c:	bl	401350 <localeconv@plt>
  403870:	cbz	x0, 403944 <ferror@plt+0x2374>
  403874:	ldr	x4, [x0]
  403878:	cbz	x4, 403944 <ferror@plt+0x2374>
  40387c:	ldrsb	w1, [x4]
  403880:	adrp	x0, 404000 <ferror@plt+0x2a30>
  403884:	add	x0, x0, #0xaa8
  403888:	cmp	w1, #0x0
  40388c:	csel	x4, x0, x4, eq  // eq = none
  403890:	mov	x6, x21
  403894:	mov	x5, x20
  403898:	mov	w3, w19
  40389c:	adrp	x2, 404000 <ferror@plt+0x2a30>
  4038a0:	add	x2, x2, #0xab8
  4038a4:	add	x22, sp, #0x40
  4038a8:	mov	x1, #0x20                  	// #32
  4038ac:	mov	x0, x22
  4038b0:	bl	401340 <snprintf@plt>
  4038b4:	mov	x0, x22
  4038b8:	bl	401400 <strdup@plt>
  4038bc:	ldp	x19, x20, [sp, #16]
  4038c0:	ldp	x21, x22, [sp, #32]
  4038c4:	ldp	x29, x30, [sp], #96
  4038c8:	ret
  4038cc:	subs	w19, w2, #0xa
  4038d0:	b.ne	4037cc <ferror@plt+0x21fc>  // b.any
  4038d4:	mov	w3, w1
  4038d8:	mov	w0, #0x42                  	// #66
  4038dc:	strh	w0, [x4]
  4038e0:	mov	x4, x21
  4038e4:	adrp	x2, 404000 <ferror@plt+0x2a30>
  4038e8:	add	x2, x2, #0xac8
  4038ec:	add	x22, sp, #0x40
  4038f0:	mov	x1, #0x20                  	// #32
  4038f4:	mov	x0, x22
  4038f8:	bl	401340 <snprintf@plt>
  4038fc:	mov	x0, x22
  403900:	bl	401400 <strdup@plt>
  403904:	ldp	x19, x20, [sp, #16]
  403908:	ldp	x21, x22, [sp, #32]
  40390c:	ldp	x29, x30, [sp], #96
  403910:	ret
  403914:	add	x2, x2, #0x32
  403918:	mov	x5, #0xf5c3                	// #62915
  40391c:	movk	x5, #0x5c28, lsl #16
  403920:	lsr	x20, x2, #2
  403924:	movk	x5, #0xc28f, lsl #32
  403928:	movk	x5, #0x28f5, lsl #48
  40392c:	umulh	x20, x20, x5
  403930:	lsr	x20, x20, #2
  403934:	cmp	x20, #0xa
  403938:	b.ne	403868 <ferror@plt+0x2298>  // b.any
  40393c:	add	w3, w19, #0x1
  403940:	b	4038e0 <ferror@plt+0x2310>
  403944:	adrp	x4, 404000 <ferror@plt+0x2a30>
  403948:	add	x4, x4, #0xaa8
  40394c:	b	403890 <ferror@plt+0x22c0>
  403950:	cbz	x0, 403a4c <ferror@plt+0x247c>
  403954:	stp	x29, x30, [sp, #-64]!
  403958:	mov	x29, sp
  40395c:	stp	x19, x20, [sp, #16]
  403960:	mov	x20, x0
  403964:	ldrsb	w4, [x0]
  403968:	cbz	w4, 403a3c <ferror@plt+0x246c>
  40396c:	cmp	x1, #0x0
  403970:	stp	x21, x22, [sp, #32]
  403974:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403978:	stp	x23, x24, [sp, #48]
  40397c:	mov	x21, x2
  403980:	mov	x23, x1
  403984:	mov	x22, x3
  403988:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40398c:	b.eq	403a34 <ferror@plt+0x2464>  // b.none
  403990:	mov	x19, #0x0                   	// #0
  403994:	nop
  403998:	cmp	w4, #0x2c
  40399c:	ldrsb	w4, [x20, #1]
  4039a0:	b.eq	4039cc <ferror@plt+0x23fc>  // b.none
  4039a4:	cbz	w4, 4039d4 <ferror@plt+0x2404>
  4039a8:	add	x20, x20, #0x1
  4039ac:	cmp	x21, x19
  4039b0:	b.hi	403998 <ferror@plt+0x23c8>  // b.pmore
  4039b4:	mov	w0, #0xfffffffe            	// #-2
  4039b8:	ldp	x19, x20, [sp, #16]
  4039bc:	ldp	x21, x22, [sp, #32]
  4039c0:	ldp	x23, x24, [sp, #48]
  4039c4:	ldp	x29, x30, [sp], #64
  4039c8:	ret
  4039cc:	mov	x24, x20
  4039d0:	cbnz	w4, 4039d8 <ferror@plt+0x2408>
  4039d4:	add	x24, x20, #0x1
  4039d8:	cmp	x0, x24
  4039dc:	b.cs	403a34 <ferror@plt+0x2464>  // b.hs, b.nlast
  4039e0:	sub	x1, x24, x0
  4039e4:	blr	x22
  4039e8:	cmn	w0, #0x1
  4039ec:	b.eq	403a34 <ferror@plt+0x2464>  // b.none
  4039f0:	str	w0, [x23, x19, lsl #2]
  4039f4:	add	x19, x19, #0x1
  4039f8:	ldrsb	w0, [x24]
  4039fc:	cbz	w0, 403a1c <ferror@plt+0x244c>
  403a00:	mov	x0, x20
  403a04:	ldrsb	w4, [x0, #1]!
  403a08:	cbz	w4, 403a1c <ferror@plt+0x244c>
  403a0c:	cmp	x21, x19
  403a10:	b.ls	4039b4 <ferror@plt+0x23e4>  // b.plast
  403a14:	mov	x20, x0
  403a18:	b	403998 <ferror@plt+0x23c8>
  403a1c:	mov	w0, w19
  403a20:	ldp	x19, x20, [sp, #16]
  403a24:	ldp	x21, x22, [sp, #32]
  403a28:	ldp	x23, x24, [sp, #48]
  403a2c:	ldp	x29, x30, [sp], #64
  403a30:	ret
  403a34:	ldp	x21, x22, [sp, #32]
  403a38:	ldp	x23, x24, [sp, #48]
  403a3c:	mov	w0, #0xffffffff            	// #-1
  403a40:	ldp	x19, x20, [sp, #16]
  403a44:	ldp	x29, x30, [sp], #64
  403a48:	ret
  403a4c:	mov	w0, #0xffffffff            	// #-1
  403a50:	ret
  403a54:	nop
  403a58:	cbz	x0, 403ad4 <ferror@plt+0x2504>
  403a5c:	stp	x29, x30, [sp, #-32]!
  403a60:	mov	x29, sp
  403a64:	str	x19, [sp, #16]
  403a68:	mov	x19, x3
  403a6c:	mov	x3, x4
  403a70:	cmp	x19, #0x0
  403a74:	ldrsb	w4, [x0]
  403a78:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403a7c:	b.eq	403acc <ferror@plt+0x24fc>  // b.none
  403a80:	ldr	x5, [x19]
  403a84:	cmp	x5, x2
  403a88:	b.hi	403acc <ferror@plt+0x24fc>  // b.pmore
  403a8c:	cmp	w4, #0x2b
  403a90:	b.eq	403abc <ferror@plt+0x24ec>  // b.none
  403a94:	str	xzr, [x19]
  403a98:	bl	403950 <ferror@plt+0x2380>
  403a9c:	cmp	w0, #0x0
  403aa0:	b.le	403ab0 <ferror@plt+0x24e0>
  403aa4:	ldr	x1, [x19]
  403aa8:	add	x1, x1, w0, sxtw
  403aac:	str	x1, [x19]
  403ab0:	ldr	x19, [sp, #16]
  403ab4:	ldp	x29, x30, [sp], #32
  403ab8:	ret
  403abc:	add	x0, x0, #0x1
  403ac0:	add	x1, x1, x5, lsl #2
  403ac4:	sub	x2, x2, x5
  403ac8:	b	403a98 <ferror@plt+0x24c8>
  403acc:	mov	w0, #0xffffffff            	// #-1
  403ad0:	b	403ab0 <ferror@plt+0x24e0>
  403ad4:	mov	w0, #0xffffffff            	// #-1
  403ad8:	ret
  403adc:	nop
  403ae0:	cmp	x2, #0x0
  403ae4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403ae8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403aec:	b.eq	403bc8 <ferror@plt+0x25f8>  // b.none
  403af0:	stp	x29, x30, [sp, #-64]!
  403af4:	mov	x29, sp
  403af8:	stp	x19, x20, [sp, #16]
  403afc:	mov	x20, x2
  403b00:	mov	x19, x0
  403b04:	stp	x21, x22, [sp, #32]
  403b08:	mov	w21, #0x1                   	// #1
  403b0c:	str	x23, [sp, #48]
  403b10:	mov	x23, x1
  403b14:	ldrsb	w3, [x0]
  403b18:	cbz	w3, 403bb0 <ferror@plt+0x25e0>
  403b1c:	nop
  403b20:	cmp	w3, #0x2c
  403b24:	ldrsb	w3, [x19, #1]
  403b28:	b.eq	403b40 <ferror@plt+0x2570>  // b.none
  403b2c:	cbz	w3, 403b8c <ferror@plt+0x25bc>
  403b30:	add	x19, x19, #0x1
  403b34:	cmp	w3, #0x2c
  403b38:	ldrsb	w3, [x19, #1]
  403b3c:	b.ne	403b2c <ferror@plt+0x255c>  // b.any
  403b40:	mov	x22, x19
  403b44:	cbz	w3, 403b8c <ferror@plt+0x25bc>
  403b48:	cmp	x0, x22
  403b4c:	b.cs	403b98 <ferror@plt+0x25c8>  // b.hs, b.nlast
  403b50:	sub	x1, x22, x0
  403b54:	blr	x20
  403b58:	tbnz	w0, #31, 403b9c <ferror@plt+0x25cc>
  403b5c:	asr	w2, w0, #3
  403b60:	and	w0, w0, #0x7
  403b64:	lsl	w0, w21, w0
  403b68:	ldrb	w1, [x23, w2, sxtw]
  403b6c:	orr	w0, w0, w1
  403b70:	strb	w0, [x23, w2, sxtw]
  403b74:	ldrsb	w0, [x22]
  403b78:	cbz	w0, 403bb0 <ferror@plt+0x25e0>
  403b7c:	ldrsb	w3, [x19, #1]!
  403b80:	cbz	w3, 403bb0 <ferror@plt+0x25e0>
  403b84:	mov	x0, x19
  403b88:	b	403b20 <ferror@plt+0x2550>
  403b8c:	add	x22, x19, #0x1
  403b90:	cmp	x0, x22
  403b94:	b.cc	403b50 <ferror@plt+0x2580>  // b.lo, b.ul, b.last
  403b98:	mov	w0, #0xffffffff            	// #-1
  403b9c:	ldp	x19, x20, [sp, #16]
  403ba0:	ldp	x21, x22, [sp, #32]
  403ba4:	ldr	x23, [sp, #48]
  403ba8:	ldp	x29, x30, [sp], #64
  403bac:	ret
  403bb0:	mov	w0, #0x0                   	// #0
  403bb4:	ldp	x19, x20, [sp, #16]
  403bb8:	ldp	x21, x22, [sp, #32]
  403bbc:	ldr	x23, [sp, #48]
  403bc0:	ldp	x29, x30, [sp], #64
  403bc4:	ret
  403bc8:	mov	w0, #0xffffffea            	// #-22
  403bcc:	ret
  403bd0:	cmp	x2, #0x0
  403bd4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403bd8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403bdc:	b.eq	403c9c <ferror@plt+0x26cc>  // b.none
  403be0:	stp	x29, x30, [sp, #-48]!
  403be4:	mov	x29, sp
  403be8:	stp	x19, x20, [sp, #16]
  403bec:	mov	x19, x0
  403bf0:	stp	x21, x22, [sp, #32]
  403bf4:	mov	x21, x2
  403bf8:	mov	x22, x1
  403bfc:	ldrsb	w3, [x0]
  403c00:	cbz	w3, 403c88 <ferror@plt+0x26b8>
  403c04:	nop
  403c08:	cmp	w3, #0x2c
  403c0c:	ldrsb	w3, [x19, #1]
  403c10:	b.eq	403c28 <ferror@plt+0x2658>  // b.none
  403c14:	cbz	w3, 403c68 <ferror@plt+0x2698>
  403c18:	add	x19, x19, #0x1
  403c1c:	cmp	w3, #0x2c
  403c20:	ldrsb	w3, [x19, #1]
  403c24:	b.ne	403c14 <ferror@plt+0x2644>  // b.any
  403c28:	mov	x20, x19
  403c2c:	cbz	w3, 403c68 <ferror@plt+0x2698>
  403c30:	cmp	x0, x20
  403c34:	b.cs	403c74 <ferror@plt+0x26a4>  // b.hs, b.nlast
  403c38:	sub	x1, x20, x0
  403c3c:	blr	x21
  403c40:	tbnz	x0, #63, 403c78 <ferror@plt+0x26a8>
  403c44:	ldr	x2, [x22]
  403c48:	orr	x0, x2, x0
  403c4c:	str	x0, [x22]
  403c50:	ldrsb	w0, [x20]
  403c54:	cbz	w0, 403c88 <ferror@plt+0x26b8>
  403c58:	ldrsb	w3, [x19, #1]!
  403c5c:	cbz	w3, 403c88 <ferror@plt+0x26b8>
  403c60:	mov	x0, x19
  403c64:	b	403c08 <ferror@plt+0x2638>
  403c68:	add	x20, x19, #0x1
  403c6c:	cmp	x0, x20
  403c70:	b.cc	403c38 <ferror@plt+0x2668>  // b.lo, b.ul, b.last
  403c74:	mov	w0, #0xffffffff            	// #-1
  403c78:	ldp	x19, x20, [sp, #16]
  403c7c:	ldp	x21, x22, [sp, #32]
  403c80:	ldp	x29, x30, [sp], #48
  403c84:	ret
  403c88:	mov	w0, #0x0                   	// #0
  403c8c:	ldp	x19, x20, [sp, #16]
  403c90:	ldp	x21, x22, [sp, #32]
  403c94:	ldp	x29, x30, [sp], #48
  403c98:	ret
  403c9c:	mov	w0, #0xffffffea            	// #-22
  403ca0:	ret
  403ca4:	nop
  403ca8:	stp	x29, x30, [sp, #-80]!
  403cac:	mov	x29, sp
  403cb0:	str	xzr, [sp, #72]
  403cb4:	cbz	x0, 403d48 <ferror@plt+0x2778>
  403cb8:	stp	x19, x20, [sp, #16]
  403cbc:	mov	x19, x0
  403cc0:	mov	x20, x2
  403cc4:	stp	x21, x22, [sp, #32]
  403cc8:	mov	w21, w3
  403ccc:	stp	x23, x24, [sp, #48]
  403cd0:	mov	x23, x1
  403cd4:	str	w3, [x1]
  403cd8:	str	w3, [x2]
  403cdc:	bl	401570 <__errno_location@plt>
  403ce0:	str	wzr, [x0]
  403ce4:	mov	x22, x0
  403ce8:	ldrsb	w0, [x19]
  403cec:	cmp	w0, #0x3a
  403cf0:	b.eq	403d54 <ferror@plt+0x2784>  // b.none
  403cf4:	add	x24, sp, #0x48
  403cf8:	mov	x0, x19
  403cfc:	mov	x1, x24
  403d00:	mov	w2, #0xa                   	// #10
  403d04:	bl	401490 <strtol@plt>
  403d08:	str	w0, [x23]
  403d0c:	str	w0, [x20]
  403d10:	ldr	w0, [x22]
  403d14:	cbnz	w0, 403d8c <ferror@plt+0x27bc>
  403d18:	ldr	x2, [sp, #72]
  403d1c:	cmp	x2, #0x0
  403d20:	ccmp	x2, x19, #0x4, ne  // ne = any
  403d24:	b.eq	403d8c <ferror@plt+0x27bc>  // b.none
  403d28:	ldrsb	w3, [x2]
  403d2c:	cmp	w3, #0x3a
  403d30:	b.eq	403da0 <ferror@plt+0x27d0>  // b.none
  403d34:	cmp	w3, #0x2d
  403d38:	b.eq	403dbc <ferror@plt+0x27ec>  // b.none
  403d3c:	ldp	x19, x20, [sp, #16]
  403d40:	ldp	x21, x22, [sp, #32]
  403d44:	ldp	x23, x24, [sp, #48]
  403d48:	mov	w0, #0x0                   	// #0
  403d4c:	ldp	x29, x30, [sp], #80
  403d50:	ret
  403d54:	add	x19, x19, #0x1
  403d58:	add	x1, sp, #0x48
  403d5c:	mov	x0, x19
  403d60:	mov	w2, #0xa                   	// #10
  403d64:	bl	401490 <strtol@plt>
  403d68:	str	w0, [x20]
  403d6c:	ldr	w0, [x22]
  403d70:	cbnz	w0, 403d8c <ferror@plt+0x27bc>
  403d74:	ldr	x0, [sp, #72]
  403d78:	cbz	x0, 403d8c <ferror@plt+0x27bc>
  403d7c:	ldrsb	w1, [x0]
  403d80:	cmp	w1, #0x0
  403d84:	ccmp	x0, x19, #0x4, eq  // eq = none
  403d88:	b.ne	403d3c <ferror@plt+0x276c>  // b.any
  403d8c:	mov	w0, #0xffffffff            	// #-1
  403d90:	ldp	x19, x20, [sp, #16]
  403d94:	ldp	x21, x22, [sp, #32]
  403d98:	ldp	x23, x24, [sp, #48]
  403d9c:	b	403d4c <ferror@plt+0x277c>
  403da0:	ldrsb	w1, [x2, #1]
  403da4:	cbnz	w1, 403dbc <ferror@plt+0x27ec>
  403da8:	ldp	x23, x24, [sp, #48]
  403dac:	str	w21, [x20]
  403db0:	ldp	x19, x20, [sp, #16]
  403db4:	ldp	x21, x22, [sp, #32]
  403db8:	b	403d4c <ferror@plt+0x277c>
  403dbc:	str	wzr, [x22]
  403dc0:	add	x19, x2, #0x1
  403dc4:	mov	x1, x24
  403dc8:	mov	x0, x19
  403dcc:	mov	w2, #0xa                   	// #10
  403dd0:	str	xzr, [sp, #72]
  403dd4:	bl	401490 <strtol@plt>
  403dd8:	str	w0, [x20]
  403ddc:	ldr	w0, [x22]
  403de0:	cbz	w0, 403d74 <ferror@plt+0x27a4>
  403de4:	b	403d8c <ferror@plt+0x27bc>
  403de8:	cmp	x1, #0x0
  403dec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403df0:	b.eq	403ec4 <ferror@plt+0x28f4>  // b.none
  403df4:	stp	x29, x30, [sp, #-80]!
  403df8:	mov	x29, sp
  403dfc:	stp	x19, x20, [sp, #16]
  403e00:	mov	x19, x1
  403e04:	stp	x21, x22, [sp, #32]
  403e08:	add	x22, sp, #0x48
  403e0c:	str	x23, [sp, #48]
  403e10:	add	x23, sp, #0x40
  403e14:	b	403e38 <ferror@plt+0x2868>
  403e18:	cmp	x20, #0x0
  403e1c:	add	x19, x3, x4
  403e20:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403e24:	ccmp	x21, x4, #0x0, ne  // ne = any
  403e28:	b.ne	403eac <ferror@plt+0x28dc>  // b.any
  403e2c:	bl	4013b0 <strncmp@plt>
  403e30:	cbnz	w0, 403eac <ferror@plt+0x28dc>
  403e34:	add	x0, x20, x21
  403e38:	mov	x1, x23
  403e3c:	bl	4027e0 <ferror@plt+0x1210>
  403e40:	mov	x1, x22
  403e44:	mov	x20, x0
  403e48:	mov	x0, x19
  403e4c:	bl	4027e0 <ferror@plt+0x1210>
  403e50:	ldp	x21, x4, [sp, #64]
  403e54:	mov	x3, x0
  403e58:	mov	x1, x3
  403e5c:	mov	x0, x20
  403e60:	mov	x2, x21
  403e64:	adds	x5, x21, x4
  403e68:	b.eq	403e94 <ferror@plt+0x28c4>  // b.none
  403e6c:	cmp	x5, #0x1
  403e70:	b.ne	403e18 <ferror@plt+0x2848>  // b.any
  403e74:	cbz	x20, 403e84 <ferror@plt+0x28b4>
  403e78:	ldrsb	w5, [x20]
  403e7c:	cmp	w5, #0x2f
  403e80:	b.eq	403e94 <ferror@plt+0x28c4>  // b.none
  403e84:	cbz	x3, 403eac <ferror@plt+0x28dc>
  403e88:	ldrsb	w5, [x3]
  403e8c:	cmp	w5, #0x2f
  403e90:	b.ne	403e18 <ferror@plt+0x2848>  // b.any
  403e94:	mov	w0, #0x1                   	// #1
  403e98:	ldp	x19, x20, [sp, #16]
  403e9c:	ldp	x21, x22, [sp, #32]
  403ea0:	ldr	x23, [sp, #48]
  403ea4:	ldp	x29, x30, [sp], #80
  403ea8:	ret
  403eac:	mov	w0, #0x0                   	// #0
  403eb0:	ldp	x19, x20, [sp, #16]
  403eb4:	ldp	x21, x22, [sp, #32]
  403eb8:	ldr	x23, [sp, #48]
  403ebc:	ldp	x29, x30, [sp], #80
  403ec0:	ret
  403ec4:	mov	w0, #0x0                   	// #0
  403ec8:	ret
  403ecc:	nop
  403ed0:	stp	x29, x30, [sp, #-64]!
  403ed4:	mov	x29, sp
  403ed8:	stp	x19, x20, [sp, #16]
  403edc:	mov	x19, x1
  403ee0:	orr	x1, x0, x1
  403ee4:	cbz	x1, 403f64 <ferror@plt+0x2994>
  403ee8:	stp	x21, x22, [sp, #32]
  403eec:	mov	x20, x0
  403ef0:	mov	x21, x2
  403ef4:	cbz	x0, 403f78 <ferror@plt+0x29a8>
  403ef8:	cbz	x19, 403f90 <ferror@plt+0x29c0>
  403efc:	stp	x23, x24, [sp, #48]
  403f00:	bl	4012b0 <strlen@plt>
  403f04:	mov	x23, x0
  403f08:	mvn	x0, x0
  403f0c:	mov	x22, #0x0                   	// #0
  403f10:	cmp	x21, x0
  403f14:	b.hi	403f4c <ferror@plt+0x297c>  // b.pmore
  403f18:	add	x24, x21, x23
  403f1c:	add	x0, x24, #0x1
  403f20:	bl	401380 <malloc@plt>
  403f24:	mov	x22, x0
  403f28:	cbz	x0, 403f4c <ferror@plt+0x297c>
  403f2c:	mov	x1, x20
  403f30:	mov	x2, x23
  403f34:	bl	401280 <memcpy@plt>
  403f38:	mov	x2, x21
  403f3c:	mov	x1, x19
  403f40:	add	x0, x22, x23
  403f44:	bl	401280 <memcpy@plt>
  403f48:	strb	wzr, [x22, x24]
  403f4c:	mov	x0, x22
  403f50:	ldp	x19, x20, [sp, #16]
  403f54:	ldp	x21, x22, [sp, #32]
  403f58:	ldp	x23, x24, [sp, #48]
  403f5c:	ldp	x29, x30, [sp], #64
  403f60:	ret
  403f64:	ldp	x19, x20, [sp, #16]
  403f68:	adrp	x0, 404000 <ferror@plt+0x2a30>
  403f6c:	ldp	x29, x30, [sp], #64
  403f70:	add	x0, x0, #0x408
  403f74:	b	401400 <strdup@plt>
  403f78:	mov	x0, x19
  403f7c:	mov	x1, x2
  403f80:	ldp	x19, x20, [sp, #16]
  403f84:	ldp	x21, x22, [sp, #32]
  403f88:	ldp	x29, x30, [sp], #64
  403f8c:	b	4014c0 <strndup@plt>
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	ldp	x21, x22, [sp, #32]
  403f98:	ldp	x29, x30, [sp], #64
  403f9c:	b	401400 <strdup@plt>
  403fa0:	stp	x29, x30, [sp, #-32]!
  403fa4:	mov	x2, #0x0                   	// #0
  403fa8:	mov	x29, sp
  403fac:	stp	x19, x20, [sp, #16]
  403fb0:	mov	x20, x0
  403fb4:	mov	x19, x1
  403fb8:	cbz	x1, 403fc8 <ferror@plt+0x29f8>
  403fbc:	mov	x0, x1
  403fc0:	bl	4012b0 <strlen@plt>
  403fc4:	mov	x2, x0
  403fc8:	mov	x1, x19
  403fcc:	mov	x0, x20
  403fd0:	ldp	x19, x20, [sp, #16]
  403fd4:	ldp	x29, x30, [sp], #32
  403fd8:	b	403ed0 <ferror@plt+0x2900>
  403fdc:	nop
  403fe0:	stp	x29, x30, [sp, #-288]!
  403fe4:	mov	w9, #0xffffffd0            	// #-48
  403fe8:	mov	w8, #0xffffff80            	// #-128
  403fec:	mov	x29, sp
  403ff0:	add	x10, sp, #0xf0
  403ff4:	add	x11, sp, #0x120
  403ff8:	stp	x11, x11, [sp, #80]
  403ffc:	str	x10, [sp, #96]
  404000:	stp	w9, w8, [sp, #104]
  404004:	ldp	x10, x11, [sp, #80]
  404008:	str	x19, [sp, #16]
  40400c:	ldp	x8, x9, [sp, #96]
  404010:	mov	x19, x0
  404014:	add	x0, sp, #0x48
  404018:	stp	x10, x11, [sp, #32]
  40401c:	stp	x8, x9, [sp, #48]
  404020:	str	q0, [sp, #112]
  404024:	str	q1, [sp, #128]
  404028:	str	q2, [sp, #144]
  40402c:	str	q3, [sp, #160]
  404030:	str	q4, [sp, #176]
  404034:	str	q5, [sp, #192]
  404038:	str	q6, [sp, #208]
  40403c:	str	q7, [sp, #224]
  404040:	stp	x2, x3, [sp, #240]
  404044:	add	x2, sp, #0x20
  404048:	stp	x4, x5, [sp, #256]
  40404c:	stp	x6, x7, [sp, #272]
  404050:	bl	4014b0 <vasprintf@plt>
  404054:	tbnz	w0, #31, 404084 <ferror@plt+0x2ab4>
  404058:	ldr	x1, [sp, #72]
  40405c:	sxtw	x2, w0
  404060:	mov	x0, x19
  404064:	bl	403ed0 <ferror@plt+0x2900>
  404068:	mov	x19, x0
  40406c:	ldr	x0, [sp, #72]
  404070:	bl	4014a0 <free@plt>
  404074:	mov	x0, x19
  404078:	ldr	x19, [sp, #16]
  40407c:	ldp	x29, x30, [sp], #288
  404080:	ret
  404084:	mov	x19, #0x0                   	// #0
  404088:	mov	x0, x19
  40408c:	ldr	x19, [sp, #16]
  404090:	ldp	x29, x30, [sp], #288
  404094:	ret
  404098:	stp	x29, x30, [sp, #-80]!
  40409c:	mov	x29, sp
  4040a0:	stp	x21, x22, [sp, #32]
  4040a4:	ldr	x21, [x0]
  4040a8:	stp	x19, x20, [sp, #16]
  4040ac:	mov	x19, x0
  4040b0:	ldrsb	w0, [x21]
  4040b4:	cbz	w0, 4041f8 <ferror@plt+0x2c28>
  4040b8:	mov	x0, x21
  4040bc:	mov	x22, x2
  4040c0:	stp	x23, x24, [sp, #48]
  4040c4:	mov	x24, x1
  4040c8:	mov	w23, w3
  4040cc:	mov	x1, x2
  4040d0:	bl	4014d0 <strspn@plt>
  4040d4:	add	x20, x21, x0
  4040d8:	ldrsb	w21, [x21, x0]
  4040dc:	cbz	w21, 4041bc <ferror@plt+0x2bec>
  4040e0:	cbz	w23, 404164 <ferror@plt+0x2b94>
  4040e4:	adrp	x0, 404000 <ferror@plt+0x2a30>
  4040e8:	mov	w1, w21
  4040ec:	add	x0, x0, #0xad0
  4040f0:	bl	4014e0 <strchr@plt>
  4040f4:	cbz	x0, 404194 <ferror@plt+0x2bc4>
  4040f8:	add	x1, sp, #0x48
  4040fc:	add	x23, x20, #0x1
  404100:	mov	x0, x23
  404104:	strb	w21, [sp, #72]
  404108:	strb	wzr, [sp, #73]
  40410c:	bl	402868 <ferror@plt+0x1298>
  404110:	add	x1, x20, x0
  404114:	str	x0, [x24]
  404118:	ldrsb	w1, [x1, #1]
  40411c:	cmp	w1, #0x0
  404120:	ccmp	w21, w1, #0x0, ne  // ne = any
  404124:	b.ne	4041bc <ferror@plt+0x2bec>  // b.any
  404128:	add	x0, x0, #0x2
  40412c:	add	x21, x20, x0
  404130:	ldrsb	w1, [x20, x0]
  404134:	cbz	w1, 404144 <ferror@plt+0x2b74>
  404138:	mov	x0, x22
  40413c:	bl	4014e0 <strchr@plt>
  404140:	cbz	x0, 4041bc <ferror@plt+0x2bec>
  404144:	mov	x20, x23
  404148:	ldp	x23, x24, [sp, #48]
  40414c:	str	x21, [x19]
  404150:	mov	x0, x20
  404154:	ldp	x19, x20, [sp, #16]
  404158:	ldp	x21, x22, [sp, #32]
  40415c:	ldp	x29, x30, [sp], #80
  404160:	ret
  404164:	mov	x1, x22
  404168:	mov	x0, x20
  40416c:	bl	401550 <strcspn@plt>
  404170:	str	x0, [x24]
  404174:	add	x0, x20, x0
  404178:	ldp	x23, x24, [sp, #48]
  40417c:	str	x0, [x19]
  404180:	mov	x0, x20
  404184:	ldp	x19, x20, [sp, #16]
  404188:	ldp	x21, x22, [sp, #32]
  40418c:	ldp	x29, x30, [sp], #80
  404190:	ret
  404194:	mov	x1, x22
  404198:	mov	x0, x20
  40419c:	bl	402868 <ferror@plt+0x1298>
  4041a0:	str	x0, [x24]
  4041a4:	add	x21, x20, x0
  4041a8:	ldrsb	w1, [x20, x0]
  4041ac:	cbz	w1, 4041dc <ferror@plt+0x2c0c>
  4041b0:	mov	x0, x22
  4041b4:	bl	4014e0 <strchr@plt>
  4041b8:	cbnz	x0, 4041dc <ferror@plt+0x2c0c>
  4041bc:	ldp	x23, x24, [sp, #48]
  4041c0:	str	x20, [x19]
  4041c4:	mov	x20, #0x0                   	// #0
  4041c8:	mov	x0, x20
  4041cc:	ldp	x19, x20, [sp, #16]
  4041d0:	ldp	x21, x22, [sp, #32]
  4041d4:	ldp	x29, x30, [sp], #80
  4041d8:	ret
  4041dc:	ldp	x23, x24, [sp, #48]
  4041e0:	str	x21, [x19]
  4041e4:	mov	x0, x20
  4041e8:	ldp	x19, x20, [sp, #16]
  4041ec:	ldp	x21, x22, [sp, #32]
  4041f0:	ldp	x29, x30, [sp], #80
  4041f4:	ret
  4041f8:	mov	x20, #0x0                   	// #0
  4041fc:	mov	x0, x20
  404200:	ldp	x19, x20, [sp, #16]
  404204:	ldp	x21, x22, [sp, #32]
  404208:	ldp	x29, x30, [sp], #80
  40420c:	ret
  404210:	stp	x29, x30, [sp, #-32]!
  404214:	mov	x29, sp
  404218:	str	x19, [sp, #16]
  40421c:	mov	x19, x0
  404220:	b	40422c <ferror@plt+0x2c5c>
  404224:	cmp	w0, #0xa
  404228:	b.eq	40424c <ferror@plt+0x2c7c>  // b.none
  40422c:	mov	x0, x19
  404230:	bl	4013e0 <fgetc@plt>
  404234:	cmn	w0, #0x1
  404238:	b.ne	404224 <ferror@plt+0x2c54>  // b.any
  40423c:	mov	w0, #0x1                   	// #1
  404240:	ldr	x19, [sp, #16]
  404244:	ldp	x29, x30, [sp], #32
  404248:	ret
  40424c:	mov	w0, #0x0                   	// #0
  404250:	ldr	x19, [sp, #16]
  404254:	ldp	x29, x30, [sp], #32
  404258:	ret
  40425c:	nop
  404260:	stp	x29, x30, [sp, #-64]!
  404264:	mov	x29, sp
  404268:	stp	x19, x20, [sp, #16]
  40426c:	adrp	x20, 415000 <ferror@plt+0x13a30>
  404270:	add	x20, x20, #0xdf0
  404274:	stp	x21, x22, [sp, #32]
  404278:	adrp	x21, 415000 <ferror@plt+0x13a30>
  40427c:	add	x21, x21, #0xde8
  404280:	sub	x20, x20, x21
  404284:	mov	w22, w0
  404288:	stp	x23, x24, [sp, #48]
  40428c:	mov	x23, x1
  404290:	mov	x24, x2
  404294:	bl	401240 <memcpy@plt-0x40>
  404298:	cmp	xzr, x20, asr #3
  40429c:	b.eq	4042c8 <ferror@plt+0x2cf8>  // b.none
  4042a0:	asr	x20, x20, #3
  4042a4:	mov	x19, #0x0                   	// #0
  4042a8:	ldr	x3, [x21, x19, lsl #3]
  4042ac:	mov	x2, x24
  4042b0:	add	x19, x19, #0x1
  4042b4:	mov	x1, x23
  4042b8:	mov	w0, w22
  4042bc:	blr	x3
  4042c0:	cmp	x20, x19
  4042c4:	b.ne	4042a8 <ferror@plt+0x2cd8>  // b.any
  4042c8:	ldp	x19, x20, [sp, #16]
  4042cc:	ldp	x21, x22, [sp, #32]
  4042d0:	ldp	x23, x24, [sp, #48]
  4042d4:	ldp	x29, x30, [sp], #64
  4042d8:	ret
  4042dc:	nop
  4042e0:	ret
  4042e4:	nop
  4042e8:	adrp	x2, 416000 <ferror@plt+0x14a30>
  4042ec:	mov	x1, #0x0                   	// #0
  4042f0:	ldr	x2, [x2, #440]
  4042f4:	b	401310 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004042f8 <.fini>:
  4042f8:	stp	x29, x30, [sp, #-16]!
  4042fc:	mov	x29, sp
  404300:	ldp	x29, x30, [sp], #16
  404304:	ret
