===== Simulator configuration =====
BLOCKSIZE:             16
L1_SIZE:               1024
L1_ASSOC:              2
L2_SIZE:               0
L2_ASSOC:              0
REPLACEMENT POLICY:    optimal
INCLUSION PROPERTY:    non-inclusive
trace_file:            vortex_trace.txt
===== L1 contents =====
Set     0:      200850 D  3d81a6 D  
Set     1:      20085c    2006b8    
Set     2:      20085c    3d81a6 D  
Set     3:      3d81a6 D  200072    
Set     4:      2006fc    3d81a2    
Set     5:      200700    2006fc    
Set     6:      3d81a5 D  200704    
Set     7:      2006fc    3d81a6 D  
Set     8:      3d81a6 D  200102    
Set     9:      20085f    200102    
Set     10:     20085f    3d81a6 D  
Set     11:     20085f D  2006fc D  
Set     12:     3d81a6 D  200191    
Set     13:     200191    200192    
Set     14:     200191    200850    
Set     15:     200191    3d81a6 D  
Set     16:     200102 D  3d81a5 D  
Set     17:     200192    3d81a5 D  
Set     18:     2006c8    3d81a5 D  
Set     19:     3d81a5 D  2006cc    
Set     20:     3d81a5 D  3d81a6 D  
Set     21:     2006c8    200192    
Set     22:     200103 D  200101    
Set     23:     200103    20087b D  
Set     24:     20087b D  2006b7    
Set     25:     200103    2006b7    
Set     26:     2006b7    20022d    
Set     27:     200103    3d81a5 D  
Set     28:     3d81a6 D  3d81a5 D  
Set     29:     2002e1 D  2002cb    
Set     30:     200bb8    200190    
Set     31:     3d81a5 D  3d819b    
===== Simulation results (raw) =====
a. number of L1 reads:        70871
b. number of L1 read misses:  6128
c. number of L1 writes:       29129
d. number of L1 write misses: 3488
e. L1 miss rate:              0.096160
f. number of L1 writebacks:   4505
g. number of L2 reads:        0
h. number of L2 read misses:  0
i. number of L2 writes:       0
j. number of L2 write misses: 0
k. L2 miss rate:              0
l. number of L2 writebacks:   0
m. total memory traffic:      14121
