<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3713' type='0'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3713'>// Constraint represents specific register(s).</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8205' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8338' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8439' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3556' u='r' c='_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3910' c='_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='263' u='r' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='206' u='r' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43951' u='r' c='_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43977' u='r' c='_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE'/>
