---
content_type: page
parent_title: 21 Parallel Processing
parent_uid: 137e1b2f-66e7-989b-562c-f577e910834c
title: 21.2 Topic Videos
uid: fe5883b3-ab22-9104-9169-85cf37e78935
---

*   [<Annotated Slides]({{< baseurl >}}/pages/c21/c21s1)
*   [21.2.1Instruction-level Parallelism]({{< baseurl >}}/pages/c21/c21s2)
*   [21.2.2Data-level Parallelism]({{< baseurl >}}/pages/c21/c21s2/c21s2v2)
*   [21.2.3Thread-level Parallelism]({{< baseurl >}}/pages/c21/c21s2/c21s2v3)
*   [21.2.4Shared Memory & Caches]({{< baseurl >}}/pages/c21/c21s2/c21s2v4)
*   [21.2.5Cache Coherence]({{< baseurl >}}/pages/c21/c21s2/c21s2v5)
*   [21.2.66.004 Wrap-up]({{< baseurl >}}/pages/c21/c21s2/c21s2v6)
*   [\>Data-level Parallelism]({{< baseurl >}}/pages/c21/c21s2/c21s2v2)

Instruction-level Parallelism
-----------------------------

{{< youtube "IK9OVbj_Ir0" "https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2017/c21/c21s2/instruction-level-parallelism-13-57-/IK9OVbj_Ir0.vtt" >}}

*   [BackAnnotated Slides]({{< baseurl >}}/pages/c21/c21s1)
*   [ContinueData-level Parallelism]({{< baseurl >}}/pages/c21/c21s2/c21s2v2)