{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_SA"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_SA.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_SA.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_SA.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"7"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_SA.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_SA.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"kernel_SA.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"kernel_SA.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":137
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":147
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":135
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"15"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":16
      , "name":"kernel_SX"
      , "children":
      [
        {
          "type":"bb"
          , "id":17
          , "name":"kernel_SX.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":18
          , "name":"kernel_SX.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":19
          , "name":"kernel_SX.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":20
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":214
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":221
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_SX_DB_0_ibuffer"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_SX_DB_0_ibuffer"
                  , "Start Cycle":"8"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":248
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":204
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"27"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":28
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":29
              , "name":"_SX_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":197
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"65536B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"65536 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":33
      , "name":"kernel_TopOut"
      , "children":
      [
        {
          "type":"bb"
          , "id":34
          , "name":"kernel_TopOut.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":35
          , "name":"kernel_TopOut.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":36
          , "name":"kernel_TopOut.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"38"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":37
          , "name":"kernel_TopOut.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"40"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":38
          , "name":"kernel_TopOut.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"kernel_TopOut.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"52"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":40
          , "name":"kernel_TopOut.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":41
          , "name":"kernel_TopOut.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":43
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":293
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":296
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":387
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"78"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":278
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"50"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"78"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"78"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":42
          , "name":"kernel_TopOut.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":47
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":391
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":53
      , "name":"kernel_DA"
      , "children":
      [
        {
          "type":"bb"
          , "id":54
          , "name":"kernel_DA.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"kernel_DA.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":56
          , "name":"kernel_DA.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"58"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":57
          , "name":"kernel_DA.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"59"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":58
          , "name":"kernel_DA.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":59
          , "name":"kernel_DA.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":60
          , "name":"kernel_DA.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":61
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"113"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":100
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"113"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":114
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"121"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":90
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"65"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"121"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"121"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":67
      , "name":"kernel_DX"
      , "children":
      [
        {
          "type":"bb"
          , "id":68
          , "name":"kernel_DX.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":69
          , "name":"kernel_DX.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":70
          , "name":"kernel_DX.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"72"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":71
          , "name":"kernel_DX.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"73"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":72
          , "name":"kernel_DX.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":73
          , "name":"kernel_DX.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":74
          , "name":"kernel_DX.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":75
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":177
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"31"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":178
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"160"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":168
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"78"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":78
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"160"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"160"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":79
      , "name":"kernel_DRightOut"
      , "children":
      [
        {
          "type":"bb"
          , "id":80
          , "name":"kernel_DRightOut.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":81
          , "name":"kernel_DRightOut.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":82
          , "name":"kernel_DRightOut.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"125"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":83
          , "name":"kernel_DRightOut.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"85"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":84
          , "name":"kernel_DRightOut.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":89
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":124
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":125
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":85
          , "name":"kernel_DRightOut.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":86
          , "name":"kernel_DRightOut.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":90
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":413
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":105
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":108
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":109
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":110
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":111
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":112
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":118
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":126
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":411
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"88"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":127
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":87
          , "name":"kernel_DRightOut.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":122
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":418
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_RightOut_DRightOut_channel_array.s"
                  , "Start Cycle":"3"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":123
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":427
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":128
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":416
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"129"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":129
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":88
          , "name":"kernel_DRightOut.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":130
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":131
              , "name":"_RightOut_DRightOut_channel_array.s"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":404
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"32 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"1"
                  , "Additional Information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":196
      , "name":"kernel_DTopOut"
      , "children":
      [
        {
          "type":"bb"
          , "id":197
          , "name":"kernel_DTopOut.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":198
          , "name":"kernel_DTopOut.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":199
          , "name":"kernel_DTopOut.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"201"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":200
          , "name":"kernel_DTopOut.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"202"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":201
          , "name":"kernel_DTopOut.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":202
          , "name":"kernel_DTopOut.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":203
          , "name":"kernel_DTopOut.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":204
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":450
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":205
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":459
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":206
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":448
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"207"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":207
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":66
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":11
      , "name":"_DA_SA_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":123
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":21
      , "name":"_DX_SX_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":188
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":46
      , "name":"_RightOut_DRightOut_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":257
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"_SA_MV_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":123
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":25
      , "name":"_SX_fX_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":188
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":48
      , "name":"_TopOut_DTopOut_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":257
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":11
      , "to":10
    }
    , {
      "from":12
      , "to":13
    }
    , {
      "from":7
      , "to":4
    }
    , {
      "from":7
      , "to":5
    }
    , {
      "from":3
      , "to":5
    }
    , {
      "from":8
      , "to":6
    }
    , {
      "from":5
      , "to":6
    }
    , {
      "from":8
      , "to":7
    }
    , {
      "from":15
      , "to":8
    }
    , {
      "from":15
      , "to":14
    }
    , {
      "from":6
      , "to":14
    }
    , {
      "from":10
      , "to":15
    }
    , {
      "from":12
      , "to":15
    }
    , {
      "from":14
      , "to":10
    }
    , {
      "from":10
      , "to":12
    }
    , {
      "from":21
      , "to":20
    }
    , {
      "from":24
      , "to":25
    }
    , {
      "from":29
      , "to":23
    }
    , {
      "from":22
      , "to":29
    }
    , {
      "from":27
      , "to":18
    }
    , {
      "from":27
      , "to":26
    }
    , {
      "from":17
      , "to":26
    }
    , {
      "from":20
      , "to":27
    }
    , {
      "from":22
      , "to":27
    }
    , {
      "from":23
      , "to":27
    }
    , {
      "from":24
      , "to":27
    }
    , {
      "from":26
      , "to":20
    }
    , {
      "from":20
      , "to":22
    }
    , {
      "from":20
      , "to":23
    }
    , {
      "from":22
      , "to":24
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":13
      , "to":43
    }
    , {
      "from":25
      , "to":44
    }
    , {
      "from":45
      , "to":46
    }
    , {
      "from":47
      , "to":48
    }
    , {
      "from":38
      , "to":35
    }
    , {
      "from":38
      , "to":36
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":40
      , "to":37
    }
    , {
      "from":36
      , "to":37
    }
    , {
      "from":40
      , "to":38
    }
    , {
      "from":52
      , "to":39
    }
    , {
      "from":37
      , "to":39
    }
    , {
      "from":52
      , "to":40
    }
    , {
      "from":50
      , "to":49
    }
    , {
      "from":39
      , "to":49
    }
    , {
      "from":43
      , "to":50
    }
    , {
      "from":44
      , "to":50
    }
    , {
      "from":45
      , "to":50
    }
    , {
      "from":50
      , "to":51
    }
    , {
      "from":47
      , "to":52
    }
    , {
      "from":49
      , "to":43
    }
    , {
      "from":49
      , "to":44
    }
    , {
      "from":43
      , "to":45
    }
    , {
      "from":44
      , "to":45
    }
    , {
      "from":51
      , "to":47
    }
    , {
      "from":63
      , "to":11
    }
    , {
      "from":58
      , "to":55
    }
    , {
      "from":58
      , "to":56
    }
    , {
      "from":54
      , "to":56
    }
    , {
      "from":59
      , "to":57
    }
    , {
      "from":56
      , "to":57
    }
    , {
      "from":59
      , "to":58
    }
    , {
      "from":65
      , "to":59
    }
    , {
      "from":65
      , "to":64
    }
    , {
      "from":57
      , "to":64
    }
    , {
      "from":61
      , "to":65
    }
    , {
      "from":62
      , "to":65
    }
    , {
      "from":63
      , "to":65
    }
    , {
      "from":64
      , "to":61
    }
    , {
      "from":64
      , "to":62
    }
    , {
      "from":62
      , "to":63
    }
    , {
      "from":61
      , "to":63
    }
    , {
      "from":66
      , "to":61
    }
    , {
      "from":66
      , "to":62
    }
    , {
      "from":76
      , "to":21
    }
    , {
      "from":72
      , "to":69
    }
    , {
      "from":72
      , "to":70
    }
    , {
      "from":68
      , "to":70
    }
    , {
      "from":73
      , "to":71
    }
    , {
      "from":70
      , "to":71
    }
    , {
      "from":73
      , "to":72
    }
    , {
      "from":78
      , "to":73
    }
    , {
      "from":78
      , "to":77
    }
    , {
      "from":71
      , "to":77
    }
    , {
      "from":75
      , "to":78
    }
    , {
      "from":76
      , "to":78
    }
    , {
      "from":77
      , "to":75
    }
    , {
      "from":75
      , "to":76
    }
    , {
      "from":66
      , "to":75
    }
    , {
      "from":46
      , "to":90
    }
    , {
      "from":131
      , "to":122
    }
    , {
      "from":89
      , "to":131
    }
    , {
      "from":91
      , "to":131
    }
    , {
      "from":92
      , "to":131
    }
    , {
      "from":93
      , "to":131
    }
    , {
      "from":94
      , "to":131
    }
    , {
      "from":95
      , "to":131
    }
    , {
      "from":96
      , "to":131
    }
    , {
      "from":97
      , "to":131
    }
    , {
      "from":98
      , "to":131
    }
    , {
      "from":99
      , "to":131
    }
    , {
      "from":100
      , "to":131
    }
    , {
      "from":101
      , "to":131
    }
    , {
      "from":102
      , "to":131
    }
    , {
      "from":103
      , "to":131
    }
    , {
      "from":104
      , "to":131
    }
    , {
      "from":105
      , "to":131
    }
    , {
      "from":106
      , "to":131
    }
    , {
      "from":107
      , "to":131
    }
    , {
      "from":108
      , "to":131
    }
    , {
      "from":109
      , "to":131
    }
    , {
      "from":110
      , "to":131
    }
    , {
      "from":111
      , "to":131
    }
    , {
      "from":112
      , "to":131
    }
    , {
      "from":113
      , "to":131
    }
    , {
      "from":114
      , "to":131
    }
    , {
      "from":115
      , "to":131
    }
    , {
      "from":116
      , "to":131
    }
    , {
      "from":117
      , "to":131
    }
    , {
      "from":118
      , "to":131
    }
    , {
      "from":119
      , "to":131
    }
    , {
      "from":120
      , "to":131
    }
    , {
      "from":121
      , "to":131
    }
    , {
      "from":125
      , "to":81
    }
    , {
      "from":125
      , "to":82
    }
    , {
      "from":80
      , "to":82
    }
    , {
      "from":85
      , "to":83
    }
    , {
      "from":82
      , "to":83
    }
    , {
      "from":85
      , "to":124
    }
    , {
      "from":89
      , "to":125
    }
    , {
      "from":88
      , "to":85
    }
    , {
      "from":88
      , "to":126
    }
    , {
      "from":83
      , "to":126
    }
    , {
      "from":90
      , "to":127
    }
    , {
      "from":91
      , "to":127
    }
    , {
      "from":92
      , "to":127
    }
    , {
      "from":93
      , "to":127
    }
    , {
      "from":94
      , "to":127
    }
    , {
      "from":95
      , "to":127
    }
    , {
      "from":96
      , "to":127
    }
    , {
      "from":97
      , "to":127
    }
    , {
      "from":98
      , "to":127
    }
    , {
      "from":99
      , "to":127
    }
    , {
      "from":100
      , "to":127
    }
    , {
      "from":101
      , "to":127
    }
    , {
      "from":102
      , "to":127
    }
    , {
      "from":103
      , "to":127
    }
    , {
      "from":104
      , "to":127
    }
    , {
      "from":105
      , "to":127
    }
    , {
      "from":106
      , "to":127
    }
    , {
      "from":107
      , "to":127
    }
    , {
      "from":108
      , "to":127
    }
    , {
      "from":109
      , "to":127
    }
    , {
      "from":110
      , "to":127
    }
    , {
      "from":111
      , "to":127
    }
    , {
      "from":112
      , "to":127
    }
    , {
      "from":113
      , "to":127
    }
    , {
      "from":114
      , "to":127
    }
    , {
      "from":115
      , "to":127
    }
    , {
      "from":116
      , "to":127
    }
    , {
      "from":117
      , "to":127
    }
    , {
      "from":118
      , "to":127
    }
    , {
      "from":119
      , "to":127
    }
    , {
      "from":120
      , "to":127
    }
    , {
      "from":121
      , "to":127
    }
    , {
      "from":129
      , "to":128
    }
    , {
      "from":127
      , "to":128
    }
    , {
      "from":122
      , "to":129
    }
    , {
      "from":123
      , "to":129
    }
    , {
      "from":129
      , "to":88
    }
    , {
      "from":124
      , "to":89
    }
    , {
      "from":126
      , "to":90
    }
    , {
      "from":90
      , "to":91
    }
    , {
      "from":90
      , "to":92
    }
    , {
      "from":90
      , "to":93
    }
    , {
      "from":90
      , "to":94
    }
    , {
      "from":90
      , "to":95
    }
    , {
      "from":90
      , "to":96
    }
    , {
      "from":90
      , "to":97
    }
    , {
      "from":90
      , "to":98
    }
    , {
      "from":90
      , "to":99
    }
    , {
      "from":90
      , "to":100
    }
    , {
      "from":90
      , "to":101
    }
    , {
      "from":90
      , "to":102
    }
    , {
      "from":90
      , "to":103
    }
    , {
      "from":90
      , "to":104
    }
    , {
      "from":90
      , "to":105
    }
    , {
      "from":90
      , "to":106
    }
    , {
      "from":90
      , "to":107
    }
    , {
      "from":90
      , "to":108
    }
    , {
      "from":90
      , "to":109
    }
    , {
      "from":90
      , "to":110
    }
    , {
      "from":90
      , "to":111
    }
    , {
      "from":90
      , "to":112
    }
    , {
      "from":90
      , "to":113
    }
    , {
      "from":90
      , "to":114
    }
    , {
      "from":90
      , "to":115
    }
    , {
      "from":90
      , "to":116
    }
    , {
      "from":90
      , "to":117
    }
    , {
      "from":90
      , "to":118
    }
    , {
      "from":90
      , "to":119
    }
    , {
      "from":90
      , "to":120
    }
    , {
      "from":90
      , "to":121
    }
    , {
      "from":128
      , "to":122
    }
    , {
      "from":122
      , "to":123
    }
    , {
      "from":123
      , "to":66
    }
    , {
      "from":48
      , "to":204
    }
    , {
      "from":201
      , "to":198
    }
    , {
      "from":201
      , "to":199
    }
    , {
      "from":197
      , "to":199
    }
    , {
      "from":202
      , "to":200
    }
    , {
      "from":199
      , "to":200
    }
    , {
      "from":202
      , "to":201
    }
    , {
      "from":207
      , "to":202
    }
    , {
      "from":207
      , "to":206
    }
    , {
      "from":200
      , "to":206
    }
    , {
      "from":204
      , "to":207
    }
    , {
      "from":205
      , "to":207
    }
    , {
      "from":206
      , "to":204
    }
    , {
      "from":204
      , "to":205
    }
    , {
      "from":205
      , "to":66
    }
  ]
}
