
*** Running vivado
    with args -log design_1_Conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Conv_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_Conv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/D_File/FPGAprj/dla-master/stupkt/lab1_student/cnn_hls/pool_core_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/F_Software/vivado/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Conv:1.0'. The one found in IP location 'c:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/ip' will take precedence over the same IP in location c:/D_File/FPGAprj/shousiACC/HLS_2022.1/conv_core/solution1/impl/ip/xilinx_com_hls_Conv_1_0
Command: synth_design -top design_1_Conv_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1666.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Conv_0_0' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ip/design_1_Conv_0_0/synth/design_1_Conv_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Conv' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_Conv_Pipeline_Input_Channel' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_Conv_Pipeline_Input_Channel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/ip/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/F_Software/vivado/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/F_Software/vivado/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/ip/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Conv_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_flow_control_loop_pipe_sequential_init' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_flow_control_loop_pipe_sequential_init' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Conv_Pipeline_Input_Channel' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_Conv_Pipeline_Input_Channel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_control_s_axi' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_control_s_axi.v:313]
INFO: [Synth 8-6155] done synthesizing module 'Conv_control_s_axi' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_store' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_srl' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_srl' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_mem' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_mem' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized0' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_srl__parameterized0' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_srl__parameterized0' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_srl__parameterized1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_srl__parameterized1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized2' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_store' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_load' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_mem__parameterized0' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_mem__parameterized0' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized3' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_load' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_write' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_reg_slice' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_reg_slice' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_srl__parameterized2' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_srl__parameterized2' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized4' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_throttle' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_reg_slice__parameterized0' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized5' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_srl__parameterized3' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_srl__parameterized3' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized5' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_fifo__parameterized6' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_srl__parameterized4' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_srl__parameterized4' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_fifo__parameterized6' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_throttle' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_reg_slice__parameterized1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_write' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_read' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Conv_gmem_m_axi_reg_slice__parameterized2' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi_read' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Conv_gmem_m_axi' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/ip/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/ip/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Conv_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/ip/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/ip/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Conv_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_sdiv_18ns_9ns_16_22_seq_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_sdiv_18ns_9ns_16_22_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'Conv_sdiv_18ns_9ns_16_22_seq_1_divseq' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_sdiv_18ns_9ns_16_22_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_sdiv_18ns_9ns_16_22_seq_1_divseq' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_sdiv_18ns_9ns_16_22_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_sdiv_18ns_9ns_16_22_seq_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_sdiv_18ns_9ns_16_22_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_16ns_32ns_48_2_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_16ns_32ns_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_16ns_32ns_48_2_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_16ns_32ns_48_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_8ns_8ns_16_1_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_8ns_8ns_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_8ns_8ns_16_1_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_8ns_8ns_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_32ns_16ns_48_2_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_32ns_16ns_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_32ns_16ns_48_2_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_32ns_16ns_48_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_32s_16ns_48_2_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_32s_16ns_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_32s_16ns_48_2_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_32s_16ns_48_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_16ns_16ns_32_4_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_16ns_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_16ns_16ns_32_4_1_DSP48_0' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_16ns_16ns_32_4_1_DSP48_0' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_16ns_16ns_32_4_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_16ns_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1_DSP48_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1_DSP48_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_16ns_8ns_16_4_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_8ns_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_16ns_8ns_16_4_1_DSP48_2' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_8ns_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_16ns_8ns_16_4_1_DSP48_2' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_8ns_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_16ns_8ns_16_4_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16ns_8ns_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_16s_16ns_32_4_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16s_16ns_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_16s_16ns_32_4_1_DSP48_3' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16s_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_16s_16ns_32_4_1_DSP48_3' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16s_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_16s_16ns_32_4_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_16s_16ns_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Conv_mac_muladd_16ns_16ns_48ns_48_4_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16ns_16ns_48ns_48_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'Conv_mac_muladd_16ns_16ns_48ns_48_4_1_DSP48_4' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16ns_16ns_48ns_48_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mac_muladd_16ns_16ns_48ns_48_4_1_DSP48_4' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16ns_16ns_48ns_48_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mac_muladd_16ns_16ns_48ns_48_4_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16ns_16ns_48ns_48_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'Conv_mac_muladd_16s_16ns_48s_48_4_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16s_16ns_48s_48_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'Conv_mac_muladd_16s_16ns_48s_48_4_1_DSP48_5' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16s_16ns_48s_48_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mac_muladd_16s_16ns_48s_48_4_1_DSP48_5' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16s_16ns_48s_48_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mac_muladd_16s_16ns_48s_48_4_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_muladd_16s_16ns_48s_48_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_8ns_16ns_24_4_1' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_8ns_16ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Conv_mul_mul_8ns_16ns_24_4_1_DSP48_6' [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_8ns_16ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_8ns_16ns_24_4_1_DSP48_6' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_8ns_16ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Conv_mul_mul_8ns_16ns_24_4_1' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mul_mul_8ns_16ns_24_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Conv' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Conv_0_0' (0#1) [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ip/design_1_Conv_0_0/synth/design_1_Conv_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_control_s_axi.v:438]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_sdiv_18ns_9ns_16_22_seq_1.v:172]
WARNING: [Synth 8-7129] Port rst in module Conv_mul_mul_8ns_16ns_24_4_1_DSP48_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Conv_mac_muladd_16s_16ns_48s_48_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Conv_mul_mul_16ns_16ns_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Conv_mac_muladd_16ns_16ns_48ns_48_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Conv_mul_mul_16s_16ns_32_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Conv_mul_mul_16ns_8ns_16_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv_mul_32ns_16ns_48_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv_mul_32s_16ns_48_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv_mul_16ns_32ns_48_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_14_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Conv_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1802.949 ; gain = 136.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1802.949 ; gain = 136.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1802.949 ; gain = 136.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1802.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ip/design_1_Conv_0_0/constraints/Conv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ip/design_1_Conv_0_0/constraints/Conv_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.runs/design_1_Conv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.runs/design_1_Conv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1836.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1839.223 ; gain = 2.250
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1839.223 ; gain = 172.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1839.223 ; gain = 172.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.runs/design_1_Conv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1839.223 ; gain = 172.285
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Conv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Conv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Conv_gmem_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '18' to '17' bits. [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_sdiv_18ns_9ns_16_22_seq_1.v:43]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Conv_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Conv_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Conv_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1839.223 ; gain = 172.285
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_Conv_Pipeline_Input_Channel_fu_387/fmul_32ns_32ns_32_4_max_dsp_1_U2/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_Conv_Pipeline_Input_Channel_fu_387/fmul_32ns_32ns_32_4_max_dsp_1_U2/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_Conv_Pipeline_Input_Channel_fu_387/fmul_32ns_32ns_32_4_max_dsp_1_U2/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_Conv_Pipeline_Input_Channel_fu_387/fmul_32ns_32ns_32_4_max_dsp_1_U2/Conv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/Conv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U14/Conv_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_16ns_8ns_8ns_16_4_1_U26/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_16ns_8ns_8ns_16_4_1_U26/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_16ns_8ns_8ns_16_4_1_U26/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mul_sub_16ns_8ns_8ns_16_4_1_U26/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [c:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.gen/sources_1/bd/design_1/ipshared/68e5/hdl/verilog/Conv_mac_mul_sub_16ns_8ns_8ns_16_4_1.v:31]
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Conv_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Conv_control_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[47]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[46]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[45]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[44]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[43]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[42]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[41]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[40]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[39]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[38]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[37]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[36]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[35]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[34]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[33]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[32]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[31]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[30]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[29]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[28]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[27]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[26]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[25]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[24]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[23]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[22]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[21]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[20]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[19]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[18]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_16ns_32ns_48_2_1_U17/dout_reg[17]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mac_muladd_16ns_16ns_48ns_48_4_1_U31/Conv_mac_muladd_16ns_16ns_48ns_48_4_1_DSP48_4_U/p_reg_reg) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[47]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[46]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[45]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[44]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[43]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[42]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[41]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[40]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[39]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[38]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[37]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[36]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[35]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[34]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[33]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[32]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[31]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[30]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[29]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[28]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[27]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[26]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[25]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[24]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[23]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[22]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[21]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[20]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[19]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[18]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32s_16ns_48_2_1_U22/dout_reg[17]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[47]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[46]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[45]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[44]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[43]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[42]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[41]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[40]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[39]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[38]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[37]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[36]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[35]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[34]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[33]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[32]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[31]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[30]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[29]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[28]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[27]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[26]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[25]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[24]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[23]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[22]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[21]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[20]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[19]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[18]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U23/dout_reg[17]) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_mul_16ns_16ns_32_4_1_U25/Conv_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module Conv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_16ns_48_2_1_U19/dout_reg[47]) is unused and will be removed from module Conv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1839.223 ; gain = 172.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1839.223 ; gain = 172.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1862.531 ; gain = 195.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1863.090 ; gain = 196.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1875.141 ; gain = 208.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1875.141 ; gain = 208.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1875.141 ; gain = 208.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1875.141 ; gain = 208.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1875.160 ; gain = 208.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1875.160 ; gain = 208.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Conv                                 | (A'*B')'            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2      | Dynamic             | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3      | C+A'*B'             | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | (A*B)'              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0      | PCIN>>17+(A*B)'     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1      | PCIN+A:B+C          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Conv                                 | (C'-((A'*B'')'+1))' | 30     | 8      | 7      | -      | 16     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|Conv                                 | (C+(A'*B'')')'      | 16     | 16     | 48     | -      | 48     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|Conv                                 | (C'+(A''*B'')')'    | 16     | 18     | 48     | -      | 48     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Conv                                 | A'*B'               | 17     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Conv                                 | (PCIN>>17+A'*B')'   | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Conv                                 | A'*B''              | 17     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv                                 | (PCIN>>17+A''*B')'  | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Conv                                 | A'*B''              | 17     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv                                 | (PCIN>>17+A''*B')'  | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Conv                                 | A'*B''              | 17     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv                                 | (PCIN>>17+A''*B')'  | 16     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Conv                                 | A'*B''              | 17     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Conv                                 | (PCIN>>17+A''*B')'  | 16     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Conv                                 | ((A'*B'')')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                                 | ((A'*B'')')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                                 | ((A'*B'')')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                                 | ((A'*B'')')'        | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                                 | ((A*B'')')'         | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                                 | ((A'*B'')')'        | 30     | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv                                 | ((A'*B'')')'        | 30     | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_mul_mul_16s_16ns_32_4_1_DSP48_3 | ((A''*B')')'        | 16     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Conv                                 | ((A''*B'')')'       | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   405|
|2     |DSP48E1  |    28|
|17    |LUT1     |    97|
|18    |LUT2     |   646|
|19    |LUT3     |  1164|
|20    |LUT4     |   606|
|21    |LUT5     |   392|
|22    |LUT6     |   638|
|23    |MUXCY    |   116|
|24    |MUXF7    |    12|
|25    |MUXF8    |     4|
|26    |RAMB18E1 |     2|
|28    |SRL16E   |   236|
|29    |XORCY    |    25|
|30    |FDE      |     3|
|31    |FDRE     |  4901|
|32    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1875.160 ; gain = 208.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1875.160 ; gain = 171.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1875.160 ; gain = 208.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1875.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 595 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1901.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDE => FDRE: 3 instances

Synth Design complete, checksum: ff131dc9
INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1901.805 ; gain = 234.867
INFO: [Common 17-1381] The checkpoint 'C:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.runs/design_1_Conv_0_0_synth_1/design_1_Conv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Conv_0_0, cache-ID = 0419ebb4e8963a45
INFO: [Coretcl 2-1174] Renamed 189 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/D_File/FPGAprj/shousiACC/cnn_vivado_2022/cnn_vivado.runs/design_1_Conv_0_0_synth_1/design_1_Conv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Conv_0_0_utilization_synth.rpt -pb design_1_Conv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 21:56:05 2023...
