# uart_verilog
FSM-based UART Transmitter and Receiver implemented in Verilog HDL
