INFO: [VRFC 10-2263] Analyzing Verilog file "/neuromorphic/home_dirs/andres/workspace/RECOG_KEN/kd_tree/kd_tree.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/neuromorphic/home_dirs/andres/workspace/RECOG_KEN/kd_tree/kd_tree.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/neuromorphic/home_dirs/andres/workspace/RECOG_KEN/kd_tree/kd_tree.ip_user_files/bd/design_1/ipshared/6490/sources_1/new/kd_tree.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kd_tree
INFO: [VRFC 10-163] Analyzing VHDL file "/neuromorphic/home_dirs/andres/workspace/RECOG_KEN/kd_tree/kd_tree.ip_user_files/bd/design_1/ip/design_1_kd_tree_0_0/sim/design_1_kd_tree_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_kd_tree_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/neuromorphic/home_dirs/andres/workspace/RECOG_KEN/kd_tree/kd_tree.ip_user_files/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "/neuromorphic/home_dirs/andres/workspace/RECOG_KEN/kd_tree/kd_tree.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/neuromorphic/home_dirs/andres/workspace/RECOG_KEN/kd_tree/kd_tree.srcs/sim_1/new/design_1_wrapper_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper_sim
