Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/bianca/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/fetch_stg.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/fetch_stg.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'y' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/fetch_stg.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RegSrcD' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:88]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 24 for port 'Instr' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode_stg.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode_stg.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'WriteDataE' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALUResultE' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_stg.v:39]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_stg.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Result' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_stg.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/memory_stg.v:28]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wd' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/memory_stg.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALUOutW' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ReadDataW' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WA3M' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WA3W' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ResultW' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/write_stg.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/write_stg.v:21]
WARNING: [VRFC 10-3129] assignment to input 'ALUFlags' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_stg.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.fetch_stg
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.decode_stg
Compiling module xil_defaultlib.decode_execute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_stg
Compiling module xil_defaultlib.execute_memory
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.memory_stg
Compiling module xil_defaultlib.memory_write
Compiling module xil_defaultlib.write_stg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
