<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triton::arch::x86::x86Cpu Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libTriton
   &#160;<span id="projectnumber">version 1.0 build 1555</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetriton.html">triton</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch.html">arch</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html">x86Cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classtriton_1_1arch_1_1x86_1_1x86Cpu-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">triton::arch::x86::x86Cpu Class Reference<div class="ingroups"><a class="el" href="group__triton.html">Triton</a> &raquo; <a class="el" href="group__arch.html">Arch</a> &raquo; <a class="el" href="group__x86.html">X86</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>This class is used to describe the <a class="el" href="namespacetriton_1_1arch_1_1x86.html" title="The x86 namespace.">x86</a> (32-bits) spec.  
 <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for triton::arch::x86::x86Cpu:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classtriton_1_1arch_1_1x86_1_1x86Cpu__inherit__graph.svg" width="355" height="142"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a396fff83c76d24c664f8f10446a6e6c3"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a396fff83c76d24c664f8f10446a6e6c3">x86Cpu</a> (<a class="el" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a> *callbacks=nullptr)</td></tr>
<tr class="memdesc:a396fff83c76d24c664f8f10446a6e6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a396fff83c76d24c664f8f10446a6e6c3">More...</a><br /></td></tr>
<tr class="separator:a396fff83c76d24c664f8f10446a6e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4ff5a67c72c85021195b1919fb2da7"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abe4ff5a67c72c85021195b1919fb2da7">x86Cpu</a> (const <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html">x86Cpu</a> &amp;other)</td></tr>
<tr class="memdesc:abe4ff5a67c72c85021195b1919fb2da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy constructor.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abe4ff5a67c72c85021195b1919fb2da7">More...</a><br /></td></tr>
<tr class="separator:abe4ff5a67c72c85021195b1919fb2da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b4dc06274a530a381bbab441cb24cf"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a29b4dc06274a530a381bbab441cb24cf">~x86Cpu</a> ()</td></tr>
<tr class="memdesc:a29b4dc06274a530a381bbab441cb24cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a29b4dc06274a530a381bbab441cb24cf">More...</a><br /></td></tr>
<tr class="separator:a29b4dc06274a530a381bbab441cb24cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794ef1dae6aef133cb32d68c4fd37d54"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html">x86Cpu</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a794ef1dae6aef133cb32d68c4fd37d54">operator=</a> (const <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html">x86Cpu</a> &amp;other)</td></tr>
<tr class="memdesc:a794ef1dae6aef133cb32d68c4fd37d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copies a <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html" title="This class is used to describe the x86 (32-bits) spec.">x86Cpu</a> class.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a794ef1dae6aef133cb32d68c4fd37d54">More...</a><br /></td></tr>
<tr class="separator:a794ef1dae6aef133cb32d68c4fd37d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740e34cb9feab2af943c519ae62ebb7b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a740e34cb9feab2af943c519ae62ebb7b">isGPR</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a740e34cb9feab2af943c519ae62ebb7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a GRP.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a740e34cb9feab2af943c519ae62ebb7b">More...</a><br /></td></tr>
<tr class="separator:a740e34cb9feab2af943c519ae62ebb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83ecb14fd367536c3d7b60d87df1d8a"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae83ecb14fd367536c3d7b60d87df1d8a">isMMX</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:ae83ecb14fd367536c3d7b60d87df1d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a MMX register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae83ecb14fd367536c3d7b60d87df1d8a">More...</a><br /></td></tr>
<tr class="separator:ae83ecb14fd367536c3d7b60d87df1d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ddf6792cc3e52e5146bf8bf444cc893"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1ddf6792cc3e52e5146bf8bf444cc893">isSTX</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a1ddf6792cc3e52e5146bf8bf444cc893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a STX register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1ddf6792cc3e52e5146bf8bf444cc893">More...</a><br /></td></tr>
<tr class="separator:a1ddf6792cc3e52e5146bf8bf444cc893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8109325c9fffdbae85ed92bace2cab"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a6b8109325c9fffdbae85ed92bace2cab">isSSE</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a6b8109325c9fffdbae85ed92bace2cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a SSE register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a6b8109325c9fffdbae85ed92bace2cab">More...</a><br /></td></tr>
<tr class="separator:a6b8109325c9fffdbae85ed92bace2cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b4755e55b68fb4962ed0eb645b6025"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ad0b4755e55b68fb4962ed0eb645b6025">isFPU</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:ad0b4755e55b68fb4962ed0eb645b6025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a FPU register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ad0b4755e55b68fb4962ed0eb645b6025">More...</a><br /></td></tr>
<tr class="separator:ad0b4755e55b68fb4962ed0eb645b6025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2b8659bba92625b8f3c21a47adfc25"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a3d2b8659bba92625b8f3c21a47adfc25">isEFER</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a3d2b8659bba92625b8f3c21a47adfc25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is an EFER register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a3d2b8659bba92625b8f3c21a47adfc25">More...</a><br /></td></tr>
<tr class="separator:a3d2b8659bba92625b8f3c21a47adfc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cf8a536f358573368f5790cd43bf85"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a85cf8a536f358573368f5790cd43bf85">isTSC</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a85cf8a536f358573368f5790cd43bf85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is an TSC register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a85cf8a536f358573368f5790cd43bf85">More...</a><br /></td></tr>
<tr class="separator:a85cf8a536f358573368f5790cd43bf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571e79a7aaec687f68575a57307b23d3"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a571e79a7aaec687f68575a57307b23d3">isAVX256</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a571e79a7aaec687f68575a57307b23d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a AVX-256 (YMM) register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a571e79a7aaec687f68575a57307b23d3">More...</a><br /></td></tr>
<tr class="separator:a571e79a7aaec687f68575a57307b23d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63db5417090c509641ec804a3e8c9d08"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a63db5417090c509641ec804a3e8c9d08">isControl</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a63db5417090c509641ec804a3e8c9d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a control (cr) register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a63db5417090c509641ec804a3e8c9d08">More...</a><br /></td></tr>
<tr class="separator:a63db5417090c509641ec804a3e8c9d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c0992b98a7d70efd4a499246387e15"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ad7c0992b98a7d70efd4a499246387e15">isDebug</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:ad7c0992b98a7d70efd4a499246387e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a debug (dr) register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ad7c0992b98a7d70efd4a499246387e15">More...</a><br /></td></tr>
<tr class="separator:ad7c0992b98a7d70efd4a499246387e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388e93ed91a38c6c455ab5d39bb17c98"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a388e93ed91a38c6c455ab5d39bb17c98">isSegment</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a388e93ed91a38c6c455ab5d39bb17c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a Segment.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a388e93ed91a38c6c455ab5d39bb17c98">More...</a><br /></td></tr>
<tr class="separator:a388e93ed91a38c6c455ab5d39bb17c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af398152628c83d8daa545a01ed729252"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af398152628c83d8daa545a01ed729252">isFlag</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:af398152628c83d8daa545a01ed729252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a flag.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af398152628c83d8daa545a01ed729252">More...</a><br /></td></tr>
<tr class="separator:af398152628c83d8daa545a01ed729252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154339974ec01c13788e498f81abea60"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a154339974ec01c13788e498f81abea60">isRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a154339974ec01c13788e498f81abea60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a154339974ec01c13788e498f81abea60">More...</a><br /></td></tr>
<tr class="separator:a154339974ec01c13788e498f81abea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f6e2e08a82169d018b7406fb089eb3"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af2f6e2e08a82169d018b7406fb089eb3">isRegisterValid</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:af2f6e2e08a82169d018b7406fb089eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is valid.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af2f6e2e08a82169d018b7406fb089eb3">More...</a><br /></td></tr>
<tr class="separator:af2f6e2e08a82169d018b7406fb089eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8e43f42df0c2c2323f0bb5eea0cc1e"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aad8e43f42df0c2c2323f0bb5eea0cc1e">isThumb</a> (void) const</td></tr>
<tr class="memdesc:aad8e43f42df0c2c2323f0bb5eea0cc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the execution mode is Thumb. Only useful for Arm32.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aad8e43f42df0c2c2323f0bb5eea0cc1e">More...</a><br /></td></tr>
<tr class="separator:aad8e43f42df0c2c2323f0bb5eea0cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3886fd10518d4b3788b856c502971a2"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae3886fd10518d4b3788b856c502971a2">isMemoryExclusiveAccess</a> (void) const</td></tr>
<tr class="memdesc:ae3886fd10518d4b3788b856c502971a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the exclusive memory access flag is set. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae3886fd10518d4b3788b856c502971a2">More...</a><br /></td></tr>
<tr class="separator:ae3886fd10518d4b3788b856c502971a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbf805c5f9444eded9f033144cb11e6"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#accbf805c5f9444eded9f033144cb11e6">getAllRegisters</a> (void) const</td></tr>
<tr class="memdesc:accbf805c5f9444eded9f033144cb11e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all registers.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#accbf805c5f9444eded9f033144cb11e6">More...</a><br /></td></tr>
<tr class="separator:accbf805c5f9444eded9f033144cb11e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ae987a41a8f453d066d6db71c588a8"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a97ae987a41a8f453d066d6db71c588a8">getParentRegister</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg) const</td></tr>
<tr class="memdesc:a97ae987a41a8f453d066d6db71c588a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a97ae987a41a8f453d066d6db71c588a8">More...</a><br /></td></tr>
<tr class="separator:a97ae987a41a8f453d066d6db71c588a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de769c29f57ac3c9d446534237de83d"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1de769c29f57ac3c9d446534237de83d">getParentRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const</td></tr>
<tr class="memdesc:a1de769c29f57ac3c9d446534237de83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1de769c29f57ac3c9d446534237de83d">More...</a><br /></td></tr>
<tr class="separator:a1de769c29f57ac3c9d446534237de83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61144b1dea00470c0b19475742160259"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a61144b1dea00470c0b19475742160259">getProgramCounter</a> (void) const</td></tr>
<tr class="memdesc:a61144b1dea00470c0b19475742160259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the program counter register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a61144b1dea00470c0b19475742160259">More...</a><br /></td></tr>
<tr class="separator:a61144b1dea00470c0b19475742160259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa930a0b4cfab35304218e8c3b54002d7"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa930a0b4cfab35304218e8c3b54002d7">getRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const</td></tr>
<tr class="memdesc:aa930a0b4cfab35304218e8c3b54002d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from id.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa930a0b4cfab35304218e8c3b54002d7">More...</a><br /></td></tr>
<tr class="separator:aa930a0b4cfab35304218e8c3b54002d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca442057b173fc7a1c6484638bcaab5"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aeca442057b173fc7a1c6484638bcaab5">getRegister</a> (const std::string &amp;name) const</td></tr>
<tr class="memdesc:aeca442057b173fc7a1c6484638bcaab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from name.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aeca442057b173fc7a1c6484638bcaab5">More...</a><br /></td></tr>
<tr class="separator:aeca442057b173fc7a1c6484638bcaab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafb773137651d4fd49b97e279538ad2"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#adafb773137651d4fd49b97e279538ad2">getStackPointer</a> (void) const</td></tr>
<tr class="memdesc:adafb773137651d4fd49b97e279538ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#adafb773137651d4fd49b97e279538ad2">More...</a><br /></td></tr>
<tr class="separator:adafb773137651d4fd49b97e279538ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fb237c3885f7b76d8190ac14387a34"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a86fb237c3885f7b76d8190ac14387a34">getParentRegisters</a> (void) const</td></tr>
<tr class="memdesc:a86fb237c3885f7b76d8190ac14387a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all parent registers.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a86fb237c3885f7b76d8190ac14387a34">More...</a><br /></td></tr>
<tr class="separator:a86fb237c3885f7b76d8190ac14387a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271c74e9bc94fcc658ea811aca5127d4"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a271c74e9bc94fcc658ea811aca5127d4">getConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:a271c74e9bc94fcc658ea811aca5127d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a271c74e9bc94fcc658ea811aca5127d4">More...</a><br /></td></tr>
<tr class="separator:a271c74e9bc94fcc658ea811aca5127d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2e07ade2fd2d76a6138852e2dd35bb"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a4c2e07ade2fd2d76a6138852e2dd35bb">getEndianness</a> (void) const</td></tr>
<tr class="memdesc:a4c2e07ade2fd2d76a6138852e2dd35bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a4c2e07ade2fd2d76a6138852e2dd35bb">More...</a><br /></td></tr>
<tr class="separator:a4c2e07ade2fd2d76a6138852e2dd35bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64225b441678421977badd0e92f5760d"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a64225b441678421977badd0e92f5760d">numberOfRegisters</a> (void) const</td></tr>
<tr class="memdesc:a64225b441678421977badd0e92f5760d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of registers according to the CPU architecture.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a64225b441678421977badd0e92f5760d">More...</a><br /></td></tr>
<tr class="separator:a64225b441678421977badd0e92f5760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a498004d682f4bf63957c7d46826f38c6"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a498004d682f4bf63957c7d46826f38c6">gprBitSize</a> (void) const</td></tr>
<tr class="memdesc:a498004d682f4bf63957c7d46826f38c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in bit of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a498004d682f4bf63957c7d46826f38c6">More...</a><br /></td></tr>
<tr class="separator:a498004d682f4bf63957c7d46826f38c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103c15498dede0e91da5ac5f38e984f9"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a103c15498dede0e91da5ac5f38e984f9">gprSize</a> (void) const</td></tr>
<tr class="memdesc:a103c15498dede0e91da5ac5f38e984f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in byte of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a103c15498dede0e91da5ac5f38e984f9">More...</a><br /></td></tr>
<tr class="separator:a103c15498dede0e91da5ac5f38e984f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935a177d8afb555e23cabcabd62af9e4"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a935a177d8afb555e23cabcabd62af9e4">getConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:a935a177d8afb555e23cabcabd62af9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a935a177d8afb555e23cabcabd62af9e4">More...</a><br /></td></tr>
<tr class="separator:a935a177d8afb555e23cabcabd62af9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f8f162b36aeceb466c859b1b58cdba"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa2f8f162b36aeceb466c859b1b58cdba">getConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:aa2f8f162b36aeceb466c859b1b58cdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa2f8f162b36aeceb466c859b1b58cdba">More...</a><br /></td></tr>
<tr class="separator:aa2f8f162b36aeceb466c859b1b58cdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981e7d218251f0c4ff2f6e3e1e7638bf"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a981e7d218251f0c4ff2f6e3e1e7638bf">getConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:a981e7d218251f0c4ff2f6e3e1e7638bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a981e7d218251f0c4ff2f6e3e1e7638bf">More...</a><br /></td></tr>
<tr class="separator:a981e7d218251f0c4ff2f6e3e1e7638bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab499fef7ca6474bd169ab3c9dda2085c"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab499fef7ca6474bd169ab3c9dda2085c">clear</a> (void)</td></tr>
<tr class="memdesc:ab499fef7ca6474bd169ab3c9dda2085c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the architecture states (registers and memory).  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab499fef7ca6474bd169ab3c9dda2085c">More...</a><br /></td></tr>
<tr class="separator:ab499fef7ca6474bd169ab3c9dda2085c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27eb1d8252031b611deb774f24e2b641"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a27eb1d8252031b611deb774f24e2b641">disassembly</a> (<a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;inst)</td></tr>
<tr class="memdesc:a27eb1d8252031b611deb774f24e2b641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disassembles the instruction according to the architecture.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a27eb1d8252031b611deb774f24e2b641">More...</a><br /></td></tr>
<tr class="separator:a27eb1d8252031b611deb774f24e2b641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96c4aee5e138f29a8889e6eae8f9abe"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab96c4aee5e138f29a8889e6eae8f9abe">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;values, bool execCallbacks=true)</td></tr>
<tr class="memdesc:ab96c4aee5e138f29a8889e6eae8f9abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab96c4aee5e138f29a8889e6eae8f9abe">More...</a><br /></td></tr>
<tr class="separator:ab96c4aee5e138f29a8889e6eae8f9abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f2cc1822b2097758e5ab52ef0a5c5f"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a07f2cc1822b2097758e5ab52ef0a5c5f">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const void *area, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true)</td></tr>
<tr class="memdesc:a07f2cc1822b2097758e5ab52ef0a5c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a07f2cc1822b2097758e5ab52ef0a5c5f">More...</a><br /></td></tr>
<tr class="separator:a07f2cc1822b2097758e5ab52ef0a5c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861d93e832b6e2dd0114a87548b2d124"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a861d93e832b6e2dd0114a87548b2d124">setConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value, bool execCallbacks=true)</td></tr>
<tr class="memdesc:a861d93e832b6e2dd0114a87548b2d124"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a861d93e832b6e2dd0114a87548b2d124">More...</a><br /></td></tr>
<tr class="separator:a861d93e832b6e2dd0114a87548b2d124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6d621a4ab5d39ab545fe3d24027170"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#adf6d621a4ab5d39ab545fe3d24027170">setConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> value, bool execCallbacks=true)</td></tr>
<tr class="memdesc:adf6d621a4ab5d39ab545fe3d24027170"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#adf6d621a4ab5d39ab545fe3d24027170">More...</a><br /></td></tr>
<tr class="separator:adf6d621a4ab5d39ab545fe3d24027170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c745917c0a36508444049f105af1adb"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1c745917c0a36508444049f105af1adb">setConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value, bool execCallbacks=true)</td></tr>
<tr class="memdesc:a1c745917c0a36508444049f105af1adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a register.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1c745917c0a36508444049f105af1adb">More...</a><br /></td></tr>
<tr class="separator:a1c745917c0a36508444049f105af1adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911ee96ec03d466327673da3239cc9ae"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a911ee96ec03d466327673da3239cc9ae">setThumb</a> (bool state)</td></tr>
<tr class="memdesc:a911ee96ec03d466327673da3239cc9ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets CPU state to Thumb mode.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a911ee96ec03d466327673da3239cc9ae">More...</a><br /></td></tr>
<tr class="separator:a911ee96ec03d466327673da3239cc9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ae71053e777b7e99232a01894cb082"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a91ae71053e777b7e99232a01894cb082">setMemoryExclusiveAccess</a> (bool state)</td></tr>
<tr class="memdesc:a91ae71053e777b7e99232a01894cb082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets exclusive memory access flag. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a91ae71053e777b7e99232a01894cb082">More...</a><br /></td></tr>
<tr class="separator:a91ae71053e777b7e99232a01894cb082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91dfd32420cab73db18a5c769068b04"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab91dfd32420cab73db18a5c769068b04">isConcreteMemoryValueDefined</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem) const</td></tr>
<tr class="memdesc:ab91dfd32420cab73db18a5c769068b04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab91dfd32420cab73db18a5c769068b04">More...</a><br /></td></tr>
<tr class="separator:ab91dfd32420cab73db18a5c769068b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a838246a5c9512bfef363baea1340b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae4a838246a5c9512bfef363baea1340b">isConcreteMemoryValueDefined</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1) const</td></tr>
<tr class="memdesc:ae4a838246a5c9512bfef363baea1340b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae4a838246a5c9512bfef363baea1340b">More...</a><br /></td></tr>
<tr class="separator:ae4a838246a5c9512bfef363baea1340b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e6ea7974ef25dc5501282d31b00103"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a89e6ea7974ef25dc5501282d31b00103">clearConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem)</td></tr>
<tr class="memdesc:a89e6ea7974ef25dc5501282d31b00103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a89e6ea7974ef25dc5501282d31b00103">More...</a><br /></td></tr>
<tr class="separator:a89e6ea7974ef25dc5501282d31b00103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ce11eb1674f87c5dece6e121e60b1d"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a75ce11eb1674f87c5dece6e121e60b1d">clearConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1)</td></tr>
<tr class="memdesc:a75ce11eb1674f87c5dece6e121e60b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a75ce11eb1674f87c5dece6e121e60b1d">More...</a><br /></td></tr>
<tr class="separator:a75ce11eb1674f87c5dece6e121e60b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtriton_1_1arch_1_1CpuInterface"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtriton_1_1arch_1_1CpuInterface')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html">triton::arch::CpuInterface</a></td></tr>
<tr class="memitem:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">~CpuInterface</a> ()</td></tr>
<tr class="memdesc:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor.  <a href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">More...</a><br /></td></tr>
<tr class="separator:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821c158cbb04dbe836cf8ac90ea110fa inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a821c158cbb04dbe836cf8ac90ea110fa">clear</a> (void)=0</td></tr>
<tr class="memdesc:a821c158cbb04dbe836cf8ac90ea110fa inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the architecture states (registers and memory).  <a href="classtriton_1_1arch_1_1CpuInterface.html#a821c158cbb04dbe836cf8ac90ea110fa">More...</a><br /></td></tr>
<tr class="separator:a821c158cbb04dbe836cf8ac90ea110fa inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2095be6c5de989ca21d73b0897ffc1 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8f2095be6c5de989ca21d73b0897ffc1">getEndianness</a> (void) const =0</td></tr>
<tr class="memdesc:a8f2095be6c5de989ca21d73b0897ffc1 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a8f2095be6c5de989ca21d73b0897ffc1">More...</a><br /></td></tr>
<tr class="separator:a8f2095be6c5de989ca21d73b0897ffc1 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c77c6c4461b0b74a1c7379c20d56f4c inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a7c77c6c4461b0b74a1c7379c20d56f4c">isFlag</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const =0</td></tr>
<tr class="memdesc:a7c77c6c4461b0b74a1c7379c20d56f4c inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a flag.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a7c77c6c4461b0b74a1c7379c20d56f4c">More...</a><br /></td></tr>
<tr class="separator:a7c77c6c4461b0b74a1c7379c20d56f4c inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a2e06c69421580e575a3d4965d9eb8 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab3a2e06c69421580e575a3d4965d9eb8">isRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const =0</td></tr>
<tr class="memdesc:ab3a2e06c69421580e575a3d4965d9eb8 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab3a2e06c69421580e575a3d4965d9eb8">More...</a><br /></td></tr>
<tr class="separator:ab3a2e06c69421580e575a3d4965d9eb8 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513052408afd395d7572a52baa93e3f4 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a513052408afd395d7572a52baa93e3f4">isRegisterValid</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const =0</td></tr>
<tr class="memdesc:a513052408afd395d7572a52baa93e3f4 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is valid.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a513052408afd395d7572a52baa93e3f4">More...</a><br /></td></tr>
<tr class="separator:a513052408afd395d7572a52baa93e3f4 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34864c9c42c870ea3b4cabf14fe2258 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab34864c9c42c870ea3b4cabf14fe2258">isThumb</a> (void) const =0</td></tr>
<tr class="memdesc:ab34864c9c42c870ea3b4cabf14fe2258 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the execution mode is Thumb. Only useful for Arm32.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab34864c9c42c870ea3b4cabf14fe2258">More...</a><br /></td></tr>
<tr class="separator:ab34864c9c42c870ea3b4cabf14fe2258 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324371b24a21a1438d4268e9ebbe9297 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a324371b24a21a1438d4268e9ebbe9297">setThumb</a> (bool state)=0</td></tr>
<tr class="memdesc:a324371b24a21a1438d4268e9ebbe9297 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets CPU state to Thumb mode.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a324371b24a21a1438d4268e9ebbe9297">More...</a><br /></td></tr>
<tr class="separator:a324371b24a21a1438d4268e9ebbe9297 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0812d3f5608f4a70711293159ed699da inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a0812d3f5608f4a70711293159ed699da">isMemoryExclusiveAccess</a> (void) const =0</td></tr>
<tr class="memdesc:a0812d3f5608f4a70711293159ed699da inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the exclusive memory access flag is set. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a0812d3f5608f4a70711293159ed699da">More...</a><br /></td></tr>
<tr class="separator:a0812d3f5608f4a70711293159ed699da inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583e60863a9bce0c902d07fe4b0af29a inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a583e60863a9bce0c902d07fe4b0af29a">setMemoryExclusiveAccess</a> (bool state)=0</td></tr>
<tr class="memdesc:a583e60863a9bce0c902d07fe4b0af29a inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets exclusive memory access flag. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a583e60863a9bce0c902d07fe4b0af29a">More...</a><br /></td></tr>
<tr class="separator:a583e60863a9bce0c902d07fe4b0af29a inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e29389c5d2302065d175669cf2e4195 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8e29389c5d2302065d175669cf2e4195">gprSize</a> (void) const =0</td></tr>
<tr class="memdesc:a8e29389c5d2302065d175669cf2e4195 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in byte of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a8e29389c5d2302065d175669cf2e4195">More...</a><br /></td></tr>
<tr class="separator:a8e29389c5d2302065d175669cf2e4195 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028f9616a2ab44f3218cd36e5341935b inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a028f9616a2ab44f3218cd36e5341935b">gprBitSize</a> (void) const =0</td></tr>
<tr class="memdesc:a028f9616a2ab44f3218cd36e5341935b inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in bit of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a028f9616a2ab44f3218cd36e5341935b">More...</a><br /></td></tr>
<tr class="separator:a028f9616a2ab44f3218cd36e5341935b inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0219fa0b7ca00f0c312c2ed8d42cc31 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af0219fa0b7ca00f0c312c2ed8d42cc31">numberOfRegisters</a> (void) const =0</td></tr>
<tr class="memdesc:af0219fa0b7ca00f0c312c2ed8d42cc31 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of registers according to the CPU architecture.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af0219fa0b7ca00f0c312c2ed8d42cc31">More...</a><br /></td></tr>
<tr class="separator:af0219fa0b7ca00f0c312c2ed8d42cc31 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de41d3bdeb2a590417c7f261ae42f3e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6de41d3bdeb2a590417c7f261ae42f3e">getParentRegisters</a> (void) const =0</td></tr>
<tr class="memdesc:a6de41d3bdeb2a590417c7f261ae42f3e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all parent registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a6de41d3bdeb2a590417c7f261ae42f3e">More...</a><br /></td></tr>
<tr class="separator:a6de41d3bdeb2a590417c7f261ae42f3e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7193d093aa8638bb401cc40cdf126a7 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af7193d093aa8638bb401cc40cdf126a7">getAllRegisters</a> (void) const =0</td></tr>
<tr class="memdesc:af7193d093aa8638bb401cc40cdf126a7 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all registers.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af7193d093aa8638bb401cc40cdf126a7">More...</a><br /></td></tr>
<tr class="separator:af7193d093aa8638bb401cc40cdf126a7 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cca4979b2141eb6f2ed13f70bda6389 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a4cca4979b2141eb6f2ed13f70bda6389">getParentRegister</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg) const =0</td></tr>
<tr class="memdesc:a4cca4979b2141eb6f2ed13f70bda6389 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a4cca4979b2141eb6f2ed13f70bda6389">More...</a><br /></td></tr>
<tr class="separator:a4cca4979b2141eb6f2ed13f70bda6389 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4318dc7fdd36992a994d13c11212b31 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab4318dc7fdd36992a994d13c11212b31">getParentRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const =0</td></tr>
<tr class="memdesc:ab4318dc7fdd36992a994d13c11212b31 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab4318dc7fdd36992a994d13c11212b31">More...</a><br /></td></tr>
<tr class="separator:ab4318dc7fdd36992a994d13c11212b31 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68265bb44ac85eba5671a56df5d76303 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a68265bb44ac85eba5671a56df5d76303">getRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const =0</td></tr>
<tr class="memdesc:a68265bb44ac85eba5671a56df5d76303 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from id.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a68265bb44ac85eba5671a56df5d76303">More...</a><br /></td></tr>
<tr class="separator:a68265bb44ac85eba5671a56df5d76303 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27c0c557f728b922b5ff304a152974e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af27c0c557f728b922b5ff304a152974e">getRegister</a> (const std::string &amp;name) const =0</td></tr>
<tr class="memdesc:af27c0c557f728b922b5ff304a152974e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from name.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af27c0c557f728b922b5ff304a152974e">More...</a><br /></td></tr>
<tr class="separator:af27c0c557f728b922b5ff304a152974e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0fe3b0b96c14f43cc5dc32cdae6aa0 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5a0fe3b0b96c14f43cc5dc32cdae6aa0">getProgramCounter</a> (void) const =0</td></tr>
<tr class="memdesc:a5a0fe3b0b96c14f43cc5dc32cdae6aa0 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the program counter register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a5a0fe3b0b96c14f43cc5dc32cdae6aa0">More...</a><br /></td></tr>
<tr class="separator:a5a0fe3b0b96c14f43cc5dc32cdae6aa0 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75a59d368917735292247ac70288f9e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad75a59d368917735292247ac70288f9e">getStackPointer</a> (void) const =0</td></tr>
<tr class="memdesc:ad75a59d368917735292247ac70288f9e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ad75a59d368917735292247ac70288f9e">More...</a><br /></td></tr>
<tr class="separator:ad75a59d368917735292247ac70288f9e inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1247326d32d49d1bdecfd389ff02069 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab1247326d32d49d1bdecfd389ff02069">disassembly</a> (<a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;inst)=0</td></tr>
<tr class="memdesc:ab1247326d32d49d1bdecfd389ff02069 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disassembles the instruction according to the architecture.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ab1247326d32d49d1bdecfd389ff02069">More...</a><br /></td></tr>
<tr class="separator:ab1247326d32d49d1bdecfd389ff02069 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e06d969e1eeee1b0741bf857123dae inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad7e06d969e1eeee1b0741bf857123dae">getConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:ad7e06d969e1eeee1b0741bf857123dae inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ad7e06d969e1eeee1b0741bf857123dae">More...</a><br /></td></tr>
<tr class="separator:ad7e06d969e1eeee1b0741bf857123dae inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bd38c6a9092d9b03b9d23036ed5db1 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a33bd38c6a9092d9b03b9d23036ed5db1">getConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:a33bd38c6a9092d9b03b9d23036ed5db1 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a33bd38c6a9092d9b03b9d23036ed5db1">More...</a><br /></td></tr>
<tr class="separator:a33bd38c6a9092d9b03b9d23036ed5db1 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac211da8bab4f3d086018bfa5ead0d528 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ac211da8bab4f3d086018bfa5ead0d528">getConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:ac211da8bab4f3d086018bfa5ead0d528 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1CpuInterface.html#ac211da8bab4f3d086018bfa5ead0d528">More...</a><br /></td></tr>
<tr class="separator:ac211da8bab4f3d086018bfa5ead0d528 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af546439c3915bc2269a582eabd08462a inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af546439c3915bc2269a582eabd08462a">getConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, bool execCallbacks=true) const =0</td></tr>
<tr class="memdesc:af546439c3915bc2269a582eabd08462a inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#af546439c3915bc2269a582eabd08462a">More...</a><br /></td></tr>
<tr class="separator:af546439c3915bc2269a582eabd08462a inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d5c7bef925a3363047b1369ce1c6c4 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a30d5c7bef925a3363047b1369ce1c6c4">setConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> value, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a30d5c7bef925a3363047b1369ce1c6c4 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a30d5c7bef925a3363047b1369ce1c6c4">More...</a><br /></td></tr>
<tr class="separator:a30d5c7bef925a3363047b1369ce1c6c4 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9fc2f4efe2093024d597402e2ffe57 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5b9fc2f4efe2093024d597402e2ffe57">setConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a5b9fc2f4efe2093024d597402e2ffe57 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a5b9fc2f4efe2093024d597402e2ffe57">More...</a><br /></td></tr>
<tr class="separator:a5b9fc2f4efe2093024d597402e2ffe57 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21df3a0e870f159363b7970296a6a90c inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a21df3a0e870f159363b7970296a6a90c">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;values, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a21df3a0e870f159363b7970296a6a90c inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a21df3a0e870f159363b7970296a6a90c">More...</a><br /></td></tr>
<tr class="separator:a21df3a0e870f159363b7970296a6a90c inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a525608e3e3d0f2ba208810bf303f5 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a02a525608e3e3d0f2ba208810bf303f5">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const void *area, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a02a525608e3e3d0f2ba208810bf303f5 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a02a525608e3e3d0f2ba208810bf303f5">More...</a><br /></td></tr>
<tr class="separator:a02a525608e3e3d0f2ba208810bf303f5 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce7844572d39d742bf7aee2e6b4ceef inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5ce7844572d39d742bf7aee2e6b4ceef">setConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value, bool execCallbacks=true)=0</td></tr>
<tr class="memdesc:a5ce7844572d39d742bf7aee2e6b4ceef inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a register.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a5ce7844572d39d742bf7aee2e6b4ceef">More...</a><br /></td></tr>
<tr class="separator:a5ce7844572d39d742bf7aee2e6b4ceef inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7730f098fa7c587016f0ea1b3dead9 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8c7730f098fa7c587016f0ea1b3dead9">isConcreteMemoryValueDefined</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem) const =0</td></tr>
<tr class="memdesc:a8c7730f098fa7c587016f0ea1b3dead9 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a8c7730f098fa7c587016f0ea1b3dead9">More...</a><br /></td></tr>
<tr class="separator:a8c7730f098fa7c587016f0ea1b3dead9 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa27e79992ede45d7c3162fb3c2a881 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6aa27e79992ede45d7c3162fb3c2a881">isConcreteMemoryValueDefined</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1) const =0</td></tr>
<tr class="memdesc:a6aa27e79992ede45d7c3162fb3c2a881 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a6aa27e79992ede45d7c3162fb3c2a881">More...</a><br /></td></tr>
<tr class="separator:a6aa27e79992ede45d7c3162fb3c2a881 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2acc27d27e053185e9accf5aaf0eef inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a1d2acc27d27e053185e9accf5aaf0eef">clearConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem)=0</td></tr>
<tr class="memdesc:a1d2acc27d27e053185e9accf5aaf0eef inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a1d2acc27d27e053185e9accf5aaf0eef">More...</a><br /></td></tr>
<tr class="separator:a1d2acc27d27e053185e9accf5aaf0eef inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927d8ae4a3b405e5f387b86482e302e5 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a927d8ae4a3b405e5f387b86482e302e5">clearConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1)=0</td></tr>
<tr class="memdesc:a927d8ae4a3b405e5f387b86482e302e5 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1CpuInterface.html#a927d8ae4a3b405e5f387b86482e302e5">More...</a><br /></td></tr>
<tr class="separator:a927d8ae4a3b405e5f387b86482e302e5 inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html">triton::arch::x86::x86Specifications</a></td></tr>
<tr class="memitem:ad404f59861643104c32d71522eb0a08b inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#ad404f59861643104c32d71522eb0a08b">x86Specifications</a> (<a class="el" href="group__arch.html#ga72199f3206aa1c9b09b2688cb8d3e7ab">triton::arch::architecture_e</a>)</td></tr>
<tr class="memdesc:ad404f59861643104c32d71522eb0a08b inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#ad404f59861643104c32d71522eb0a08b">More...</a><br /></td></tr>
<tr class="separator:ad404f59861643104c32d71522eb0a08b inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75db3d7dd16f5cf5060906ce0545100c inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#a75db3d7dd16f5cf5060906ce0545100c">capstoneRegisterToTritonRegister</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a75db3d7dd16f5cf5060906ce0545100c inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's register id to a triton's register id.  <a href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#a75db3d7dd16f5cf5060906ce0545100c">More...</a><br /></td></tr>
<tr class="separator:a75db3d7dd16f5cf5060906ce0545100c inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98612fda25a20579177b450ca5ccb4c inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#ac98612fda25a20579177b450ca5ccb4c">capstoneInstructionToTritonInstruction</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:ac98612fda25a20579177b450ca5ccb4c inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's instruction id to a triton's instruction id.  <a href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#ac98612fda25a20579177b450ca5ccb4c">More...</a><br /></td></tr>
<tr class="separator:ac98612fda25a20579177b450ca5ccb4c inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d99e1222a0ff49c7c625558d0010cbe inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__x86.html#gafa851d15a15869c13430328a8a2f653b">triton::arch::x86::prefix_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#a7d99e1222a0ff49c7c625558d0010cbe">capstonePrefixToTritonPrefix</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a7d99e1222a0ff49c7c625558d0010cbe inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's prefix id to a triton's prefix id.  <a href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#a7d99e1222a0ff49c7c625558d0010cbe">More...</a><br /></td></tr>
<tr class="separator:a7d99e1222a0ff49c7c625558d0010cbe inherit pub_methods_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a9b5dfbd813e0857031acd7f1e47892b2"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; <a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>, <a class="el" href="classtriton_1_1IdentityHash.html">IdentityHash</a>&lt; <a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a9b5dfbd813e0857031acd7f1e47892b2">memory</a></td></tr>
<tr class="memdesc:a9b5dfbd813e0857031acd7f1e47892b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">map of address -&gt; concrete value  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a9b5dfbd813e0857031acd7f1e47892b2">More...</a><br /></td></tr>
<tr class="separator:a9b5dfbd813e0857031acd7f1e47892b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a21c6b03e28f2a2a3a90c1adbc08ae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a9a21c6b03e28f2a2a3a90c1adbc08ae6">eax</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a9a21c6b03e28f2a2a3a90c1adbc08ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of eax.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a9a21c6b03e28f2a2a3a90c1adbc08ae6">More...</a><br /></td></tr>
<tr class="separator:a9a21c6b03e28f2a2a3a90c1adbc08ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3278ae5d95b8ba5f11ca74c8702aebff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a3278ae5d95b8ba5f11ca74c8702aebff">ebx</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a3278ae5d95b8ba5f11ca74c8702aebff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ebx.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a3278ae5d95b8ba5f11ca74c8702aebff">More...</a><br /></td></tr>
<tr class="separator:a3278ae5d95b8ba5f11ca74c8702aebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7db8179a8a35d9659c9c5aff9dc983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abe7db8179a8a35d9659c9c5aff9dc983">ecx</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:abe7db8179a8a35d9659c9c5aff9dc983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ecx.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abe7db8179a8a35d9659c9c5aff9dc983">More...</a><br /></td></tr>
<tr class="separator:abe7db8179a8a35d9659c9c5aff9dc983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd7fa620537e449a0ca7d8b1cb00826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#afdd7fa620537e449a0ca7d8b1cb00826">edx</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:afdd7fa620537e449a0ca7d8b1cb00826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of edx.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#afdd7fa620537e449a0ca7d8b1cb00826">More...</a><br /></td></tr>
<tr class="separator:afdd7fa620537e449a0ca7d8b1cb00826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e95f8681129151d416da65c3a9fa305"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a8e95f8681129151d416da65c3a9fa305">edi</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a8e95f8681129151d416da65c3a9fa305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of edi.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a8e95f8681129151d416da65c3a9fa305">More...</a><br /></td></tr>
<tr class="separator:a8e95f8681129151d416da65c3a9fa305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d45e3ec65f063bad18ad779c52c95ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a7d45e3ec65f063bad18ad779c52c95ce">esi</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a7d45e3ec65f063bad18ad779c52c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of esi.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a7d45e3ec65f063bad18ad779c52c95ce">More...</a><br /></td></tr>
<tr class="separator:a7d45e3ec65f063bad18ad779c52c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a1cae7c40d93782418b87e4b947e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a56a1cae7c40d93782418b87e4b947e29">ebp</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a56a1cae7c40d93782418b87e4b947e29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ebp.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a56a1cae7c40d93782418b87e4b947e29">More...</a><br /></td></tr>
<tr class="separator:a56a1cae7c40d93782418b87e4b947e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbda0199b0fe9bb618866db97b50156"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aadbda0199b0fe9bb618866db97b50156">esp</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aadbda0199b0fe9bb618866db97b50156"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of esp.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aadbda0199b0fe9bb618866db97b50156">More...</a><br /></td></tr>
<tr class="separator:aadbda0199b0fe9bb618866db97b50156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc89baa689cd0bebdb61d3d584153fe9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abc89baa689cd0bebdb61d3d584153fe9">eip</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:abc89baa689cd0bebdb61d3d584153fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of eip.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abc89baa689cd0bebdb61d3d584153fe9">More...</a><br /></td></tr>
<tr class="separator:abc89baa689cd0bebdb61d3d584153fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd86e3849e54fb60dedaeb1a771e0d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#afd86e3849e54fb60dedaeb1a771e0d88">eflags</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:afd86e3849e54fb60dedaeb1a771e0d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of eflags.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#afd86e3849e54fb60dedaeb1a771e0d88">More...</a><br /></td></tr>
<tr class="separator:afd86e3849e54fb60dedaeb1a771e0d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa7e8a7a1b999975f7d908038893400"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aafa7e8a7a1b999975f7d908038893400">st0</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:aafa7e8a7a1b999975f7d908038893400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st0.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aafa7e8a7a1b999975f7d908038893400">More...</a><br /></td></tr>
<tr class="separator:aafa7e8a7a1b999975f7d908038893400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2e2dd1407fa34e67bd367e36801f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a0a2e2dd1407fa34e67bd367e36801f27">st1</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:a0a2e2dd1407fa34e67bd367e36801f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st1.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a0a2e2dd1407fa34e67bd367e36801f27">More...</a><br /></td></tr>
<tr class="separator:a0a2e2dd1407fa34e67bd367e36801f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ff84bcec9615cdd56a1ab491a50830"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a97ff84bcec9615cdd56a1ab491a50830">st2</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:a97ff84bcec9615cdd56a1ab491a50830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st2.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a97ff84bcec9615cdd56a1ab491a50830">More...</a><br /></td></tr>
<tr class="separator:a97ff84bcec9615cdd56a1ab491a50830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8c8b099d28c3026af41c57a1062b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aaf8c8b099d28c3026af41c57a1062b9f">st3</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:aaf8c8b099d28c3026af41c57a1062b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st3.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aaf8c8b099d28c3026af41c57a1062b9f">More...</a><br /></td></tr>
<tr class="separator:aaf8c8b099d28c3026af41c57a1062b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fe4055edf50c38d834bad3f07ae5bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a48fe4055edf50c38d834bad3f07ae5bf">st4</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:a48fe4055edf50c38d834bad3f07ae5bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st4.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a48fe4055edf50c38d834bad3f07ae5bf">More...</a><br /></td></tr>
<tr class="separator:a48fe4055edf50c38d834bad3f07ae5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715725b338c8eb39375c83da169fcad7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a715725b338c8eb39375c83da169fcad7">st5</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:a715725b338c8eb39375c83da169fcad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st5.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a715725b338c8eb39375c83da169fcad7">More...</a><br /></td></tr>
<tr class="separator:a715725b338c8eb39375c83da169fcad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b4751fc59776b0637771f02f624071"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a33b4751fc59776b0637771f02f624071">st6</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:a33b4751fc59776b0637771f02f624071"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st6.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a33b4751fc59776b0637771f02f624071">More...</a><br /></td></tr>
<tr class="separator:a33b4751fc59776b0637771f02f624071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30da5f318cf78b9fccdb5d3279c1c1a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a30da5f318cf78b9fccdb5d3279c1c1a2">st7</a> [<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td></tr>
<tr class="memdesc:a30da5f318cf78b9fccdb5d3279c1c1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of st7.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a30da5f318cf78b9fccdb5d3279c1c1a2">More...</a><br /></td></tr>
<tr class="separator:a30da5f318cf78b9fccdb5d3279c1c1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6df5a9aa9aa22f35c153436c35010d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a8e6df5a9aa9aa22f35c153436c35010d">ymm0</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:a8e6df5a9aa9aa22f35c153436c35010d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm0.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a8e6df5a9aa9aa22f35c153436c35010d">More...</a><br /></td></tr>
<tr class="separator:a8e6df5a9aa9aa22f35c153436c35010d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b7148379049b9386bd291e19f02799"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac9b7148379049b9386bd291e19f02799">ymm1</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:ac9b7148379049b9386bd291e19f02799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm1.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac9b7148379049b9386bd291e19f02799">More...</a><br /></td></tr>
<tr class="separator:ac9b7148379049b9386bd291e19f02799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04054558cbd0267011590dec0ae2682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af04054558cbd0267011590dec0ae2682">ymm2</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:af04054558cbd0267011590dec0ae2682"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm2.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af04054558cbd0267011590dec0ae2682">More...</a><br /></td></tr>
<tr class="separator:af04054558cbd0267011590dec0ae2682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8b80bc98f5c313e6a3d847b8590c10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a5a8b80bc98f5c313e6a3d847b8590c10">ymm3</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:a5a8b80bc98f5c313e6a3d847b8590c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm3.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a5a8b80bc98f5c313e6a3d847b8590c10">More...</a><br /></td></tr>
<tr class="separator:a5a8b80bc98f5c313e6a3d847b8590c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7735f44a03f2a509f7698a1a3e894c58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a7735f44a03f2a509f7698a1a3e894c58">ymm4</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:a7735f44a03f2a509f7698a1a3e894c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm4.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a7735f44a03f2a509f7698a1a3e894c58">More...</a><br /></td></tr>
<tr class="separator:a7735f44a03f2a509f7698a1a3e894c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71b437ac115d883cc548ff90f824327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab71b437ac115d883cc548ff90f824327">ymm5</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:ab71b437ac115d883cc548ff90f824327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm5.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab71b437ac115d883cc548ff90f824327">More...</a><br /></td></tr>
<tr class="separator:ab71b437ac115d883cc548ff90f824327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa33d311df4617b4d5d452bbcc9d3c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abaa33d311df4617b4d5d452bbcc9d3c4">ymm6</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:abaa33d311df4617b4d5d452bbcc9d3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm6.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#abaa33d311df4617b4d5d452bbcc9d3c4">More...</a><br /></td></tr>
<tr class="separator:abaa33d311df4617b4d5d452bbcc9d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b7b3dd22259ac10131b6648ae4e92a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a77b7b3dd22259ac10131b6648ae4e92a">ymm7</a> [<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td></tr>
<tr class="memdesc:a77b7b3dd22259ac10131b6648ae4e92a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ymm7.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a77b7b3dd22259ac10131b6648ae4e92a">More...</a><br /></td></tr>
<tr class="separator:a77b7b3dd22259ac10131b6648ae4e92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64f2f7fff144851eeb91f1bdc91fea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af64f2f7fff144851eeb91f1bdc91fea6">cr0</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af64f2f7fff144851eeb91f1bdc91fea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr0.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af64f2f7fff144851eeb91f1bdc91fea6">More...</a><br /></td></tr>
<tr class="separator:af64f2f7fff144851eeb91f1bdc91fea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f13a7489db72d8e4bbe7e86ba58c76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab8f13a7489db72d8e4bbe7e86ba58c76">cr1</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ab8f13a7489db72d8e4bbe7e86ba58c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr1.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ab8f13a7489db72d8e4bbe7e86ba58c76">More...</a><br /></td></tr>
<tr class="separator:ab8f13a7489db72d8e4bbe7e86ba58c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd7c81885046c15323d5c8b60b4edaa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#acd7c81885046c15323d5c8b60b4edaa5">cr2</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:acd7c81885046c15323d5c8b60b4edaa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr2.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#acd7c81885046c15323d5c8b60b4edaa5">More...</a><br /></td></tr>
<tr class="separator:acd7c81885046c15323d5c8b60b4edaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6b8a6f2ba758d14cbee97244dce3f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#afd6b8a6f2ba758d14cbee97244dce3f1">cr3</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:afd6b8a6f2ba758d14cbee97244dce3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr3.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#afd6b8a6f2ba758d14cbee97244dce3f1">More...</a><br /></td></tr>
<tr class="separator:afd6b8a6f2ba758d14cbee97244dce3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eda238c68a723cd98a1dde4599a8e2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a8eda238c68a723cd98a1dde4599a8e2a">cr4</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a8eda238c68a723cd98a1dde4599a8e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr4.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a8eda238c68a723cd98a1dde4599a8e2a">More...</a><br /></td></tr>
<tr class="separator:a8eda238c68a723cd98a1dde4599a8e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d36e7bba652dc94decb5959295b013"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a01d36e7bba652dc94decb5959295b013">cr5</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a01d36e7bba652dc94decb5959295b013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr5.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a01d36e7bba652dc94decb5959295b013">More...</a><br /></td></tr>
<tr class="separator:a01d36e7bba652dc94decb5959295b013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72399a7d358dbbd438b43b5ea39c7c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af72399a7d358dbbd438b43b5ea39c7c6">cr6</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af72399a7d358dbbd438b43b5ea39c7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr6.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af72399a7d358dbbd438b43b5ea39c7c6">More...</a><br /></td></tr>
<tr class="separator:af72399a7d358dbbd438b43b5ea39c7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1b402fb565fdddc0d094b49401d121"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a4e1b402fb565fdddc0d094b49401d121">cr7</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a4e1b402fb565fdddc0d094b49401d121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr7.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a4e1b402fb565fdddc0d094b49401d121">More...</a><br /></td></tr>
<tr class="separator:a4e1b402fb565fdddc0d094b49401d121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad763dbb4cc1b051845992440a04af57f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ad763dbb4cc1b051845992440a04af57f">cr8</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ad763dbb4cc1b051845992440a04af57f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr8.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ad763dbb4cc1b051845992440a04af57f">More...</a><br /></td></tr>
<tr class="separator:ad763dbb4cc1b051845992440a04af57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab22dcb9c1e21623c1765d7678cc56d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a2ab22dcb9c1e21623c1765d7678cc56d">cr9</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a2ab22dcb9c1e21623c1765d7678cc56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr9.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a2ab22dcb9c1e21623c1765d7678cc56d">More...</a><br /></td></tr>
<tr class="separator:a2ab22dcb9c1e21623c1765d7678cc56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86bd9f49dffc3c6a0771eb75565a840"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae86bd9f49dffc3c6a0771eb75565a840">cr10</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ae86bd9f49dffc3c6a0771eb75565a840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr10.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae86bd9f49dffc3c6a0771eb75565a840">More...</a><br /></td></tr>
<tr class="separator:ae86bd9f49dffc3c6a0771eb75565a840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac923c45c0f0d70b48f281559833340a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac923c45c0f0d70b48f281559833340a7">cr11</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ac923c45c0f0d70b48f281559833340a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr11.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac923c45c0f0d70b48f281559833340a7">More...</a><br /></td></tr>
<tr class="separator:ac923c45c0f0d70b48f281559833340a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fde709f3eb59b534f9f69a154e2282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af4fde709f3eb59b534f9f69a154e2282">cr12</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af4fde709f3eb59b534f9f69a154e2282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr12.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af4fde709f3eb59b534f9f69a154e2282">More...</a><br /></td></tr>
<tr class="separator:af4fde709f3eb59b534f9f69a154e2282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e68a114fbaebc80a05a9709a853c203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a5e68a114fbaebc80a05a9709a853c203">cr13</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a5e68a114fbaebc80a05a9709a853c203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr13.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a5e68a114fbaebc80a05a9709a853c203">More...</a><br /></td></tr>
<tr class="separator:a5e68a114fbaebc80a05a9709a853c203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c066711f615e52e2b90dfdf02815a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af4c066711f615e52e2b90dfdf02815a0">cr14</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af4c066711f615e52e2b90dfdf02815a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr14.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#af4c066711f615e52e2b90dfdf02815a0">More...</a><br /></td></tr>
<tr class="separator:af4c066711f615e52e2b90dfdf02815a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7892e2bee340b54e093c64860193ce1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac7892e2bee340b54e093c64860193ce1">cr15</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ac7892e2bee340b54e093c64860193ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of cr15.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac7892e2bee340b54e093c64860193ce1">More...</a><br /></td></tr>
<tr class="separator:ac7892e2bee340b54e093c64860193ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784794835dbe009ec476964334bcf70b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a784794835dbe009ec476964334bcf70b">cs</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a784794835dbe009ec476964334bcf70b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of CS.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a784794835dbe009ec476964334bcf70b">More...</a><br /></td></tr>
<tr class="separator:a784794835dbe009ec476964334bcf70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837d1cc732d3504c65c0906c8b9a9854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a837d1cc732d3504c65c0906c8b9a9854">ds</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a837d1cc732d3504c65c0906c8b9a9854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of DS.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a837d1cc732d3504c65c0906c8b9a9854">More...</a><br /></td></tr>
<tr class="separator:a837d1cc732d3504c65c0906c8b9a9854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d4f10253dafbd2224e9c74049afc33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a97d4f10253dafbd2224e9c74049afc33">es</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a97d4f10253dafbd2224e9c74049afc33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of ES.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a97d4f10253dafbd2224e9c74049afc33">More...</a><br /></td></tr>
<tr class="separator:a97d4f10253dafbd2224e9c74049afc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9277612af25f36708275e3615650e03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac9277612af25f36708275e3615650e03">fs</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ac9277612af25f36708275e3615650e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of FS.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac9277612af25f36708275e3615650e03">More...</a><br /></td></tr>
<tr class="separator:ac9277612af25f36708275e3615650e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1327fdd2821b482372b8b28eada4ee5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1327fdd2821b482372b8b28eada4ee5d">gs</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a1327fdd2821b482372b8b28eada4ee5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of GS.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a1327fdd2821b482372b8b28eada4ee5d">More...</a><br /></td></tr>
<tr class="separator:a1327fdd2821b482372b8b28eada4ee5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9563e1a9cd781493adea64cb926f6bbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a9563e1a9cd781493adea64cb926f6bbb">ss</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a9563e1a9cd781493adea64cb926f6bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of SS.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a9563e1a9cd781493adea64cb926f6bbb">More...</a><br /></td></tr>
<tr class="separator:a9563e1a9cd781493adea64cb926f6bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e4b3e550e4bb1b0985bbbff3e255b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa2e4b3e550e4bb1b0985bbbff3e255b3">dr0</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aa2e4b3e550e4bb1b0985bbbff3e255b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of dr0.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#aa2e4b3e550e4bb1b0985bbbff3e255b3">More...</a><br /></td></tr>
<tr class="separator:aa2e4b3e550e4bb1b0985bbbff3e255b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a065122388ba4e106d46e8383a472ebc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a065122388ba4e106d46e8383a472ebc7">dr1</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a065122388ba4e106d46e8383a472ebc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Condete value of dr1.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a065122388ba4e106d46e8383a472ebc7">More...</a><br /></td></tr>
<tr class="separator:a065122388ba4e106d46e8383a472ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c78fb07cf1307a8af8dfa2c981be77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a05c78fb07cf1307a8af8dfa2c981be77">dr2</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a05c78fb07cf1307a8af8dfa2c981be77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Condete value of dr2.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a05c78fb07cf1307a8af8dfa2c981be77">More...</a><br /></td></tr>
<tr class="separator:a05c78fb07cf1307a8af8dfa2c981be77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b59d1a906c211bc5f1e1bca350676d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a26b59d1a906c211bc5f1e1bca350676d">dr3</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a26b59d1a906c211bc5f1e1bca350676d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Condete value of dr3.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a26b59d1a906c211bc5f1e1bca350676d">More...</a><br /></td></tr>
<tr class="separator:a26b59d1a906c211bc5f1e1bca350676d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e9e703d61ed319ddc98771768eb072"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac5e9e703d61ed319ddc98771768eb072">dr6</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ac5e9e703d61ed319ddc98771768eb072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Condete value of dr6.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ac5e9e703d61ed319ddc98771768eb072">More...</a><br /></td></tr>
<tr class="separator:ac5e9e703d61ed319ddc98771768eb072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9c7691b56b71d0c039eded6d49abc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a0d9c7691b56b71d0c039eded6d49abc7">dr7</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a0d9c7691b56b71d0c039eded6d49abc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Condete value of dr7.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a0d9c7691b56b71d0c039eded6d49abc7">More...</a><br /></td></tr>
<tr class="separator:a0d9c7691b56b71d0c039eded6d49abc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a8dfca26605b69c001499cf76e85b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a69a8dfca26605b69c001499cf76e85b0">fcw</a> [<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td></tr>
<tr class="memdesc:a69a8dfca26605b69c001499cf76e85b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU Control Word.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a69a8dfca26605b69c001499cf76e85b0">More...</a><br /></td></tr>
<tr class="separator:a69a8dfca26605b69c001499cf76e85b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726dcbef62c8b6db164910878838654d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a726dcbef62c8b6db164910878838654d">fsw</a> [<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td></tr>
<tr class="memdesc:a726dcbef62c8b6db164910878838654d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU Status Word.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a726dcbef62c8b6db164910878838654d">More...</a><br /></td></tr>
<tr class="separator:a726dcbef62c8b6db164910878838654d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684dc596fe87b803d78a98e463538555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a684dc596fe87b803d78a98e463538555">ftw</a> [<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td></tr>
<tr class="memdesc:a684dc596fe87b803d78a98e463538555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU Tag Word.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a684dc596fe87b803d78a98e463538555">More...</a><br /></td></tr>
<tr class="separator:a684dc596fe87b803d78a98e463538555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e15cb1a4cc76dbd520288d9e42f1f79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a4e15cb1a4cc76dbd520288d9e42f1f79">fop</a> [<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td></tr>
<tr class="memdesc:a4e15cb1a4cc76dbd520288d9e42f1f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU Opcode.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a4e15cb1a4cc76dbd520288d9e42f1f79">More...</a><br /></td></tr>
<tr class="separator:a4e15cb1a4cc76dbd520288d9e42f1f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae410e61cfeb4490934a46baac45c3ece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae410e61cfeb4490934a46baac45c3ece">fip</a> [<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td></tr>
<tr class="memdesc:ae410e61cfeb4490934a46baac45c3ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Pointer Offset.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#ae410e61cfeb4490934a46baac45c3ece">More...</a><br /></td></tr>
<tr class="separator:ae410e61cfeb4490934a46baac45c3ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92621ecc1966f157f885905592789906"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a92621ecc1966f157f885905592789906">fcs</a> [<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td></tr>
<tr class="memdesc:a92621ecc1966f157f885905592789906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Pointer Selector.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a92621ecc1966f157f885905592789906">More...</a><br /></td></tr>
<tr class="separator:a92621ecc1966f157f885905592789906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330f5ab65522e6509a045f49f50c2de2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a330f5ab65522e6509a045f49f50c2de2">fdp</a> [<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td></tr>
<tr class="memdesc:a330f5ab65522e6509a045f49f50c2de2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Operand Pointer Offset.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a330f5ab65522e6509a045f49f50c2de2">More...</a><br /></td></tr>
<tr class="separator:a330f5ab65522e6509a045f49f50c2de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3235cbd7d5621e6feaebe94186d64169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a3235cbd7d5621e6feaebe94186d64169">fds</a> [<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td></tr>
<tr class="memdesc:a3235cbd7d5621e6feaebe94186d64169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Operand Pointer Selector.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a3235cbd7d5621e6feaebe94186d64169">More...</a><br /></td></tr>
<tr class="separator:a3235cbd7d5621e6feaebe94186d64169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098578f46fe22b87a553e7db09f7d32e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a098578f46fe22b87a553e7db09f7d32e">efer</a> [<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td></tr>
<tr class="memdesc:a098578f46fe22b87a553e7db09f7d32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the EFER MSR <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a>.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a098578f46fe22b87a553e7db09f7d32e">More...</a><br /></td></tr>
<tr class="separator:a098578f46fe22b87a553e7db09f7d32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b22a776f8d2bd773a9748e751f61509"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a2b22a776f8d2bd773a9748e751f61509">mxcsr</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a2b22a776f8d2bd773a9748e751f61509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the SSE <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a> State.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a2b22a776f8d2bd773a9748e751f61509">More...</a><br /></td></tr>
<tr class="separator:a2b22a776f8d2bd773a9748e751f61509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860afd71ebff039c27a21aa1c3be7e76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a860afd71ebff039c27a21aa1c3be7e76">mxcsr_mask</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a860afd71ebff039c27a21aa1c3be7e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the SSE <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a> State Mask.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a860afd71ebff039c27a21aa1c3be7e76">More...</a><br /></td></tr>
<tr class="separator:a860afd71ebff039c27a21aa1c3be7e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e461944f65ebec592c18eddd2c3d5fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a0e461944f65ebec592c18eddd2c3d5fa">tsc</a> [<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td></tr>
<tr class="memdesc:a0e461944f65ebec592c18eddd2c3d5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of the TSC <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a>.  <a href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html#a0e461944f65ebec592c18eddd2c3d5fa">More...</a><br /></td></tr>
<tr class="separator:a0e461944f65ebec592c18eddd2c3d5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classtriton_1_1arch_1_1x86_1_1x86Specifications')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html">triton::arch::x86::x86Specifications</a></td></tr>
<tr class="memitem:a7c26e6b3a0faf09d22104503287265d2 inherit pro_attribs_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#a7c26e6b3a0faf09d22104503287265d2">id2reg</a></td></tr>
<tr class="memdesc:a7c26e6b3a0faf09d22104503287265d2 inherit pro_attribs_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of registers specification available for this architecture.  <a href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#a7c26e6b3a0faf09d22104503287265d2">More...</a><br /></td></tr>
<tr class="separator:a7c26e6b3a0faf09d22104503287265d2 inherit pro_attribs_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885cb3306bbc9bb94078852538a1985d inherit pro_attribs_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Specifications.html#a885cb3306bbc9bb94078852538a1985d">name2id</a></td></tr>
<tr class="separator:a885cb3306bbc9bb94078852538a1985d inherit pro_attribs_classtriton_1_1arch_1_1x86_1_1x86Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This class is used to describe the <a class="el" href="namespacetriton_1_1arch_1_1x86.html" title="The x86 namespace.">x86</a> (32-bits) spec. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00053">53</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a396fff83c76d24c664f8f10446a6e6c3" name="a396fff83c76d24c664f8f10446a6e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396fff83c76d24c664f8f10446a6e6c3">&#9670;&nbsp;</a></span>x86Cpu() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">triton::arch::x86::x86Cpu::x86Cpu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a> *&#160;</td>
          <td class="paramname"><em>callbacks</em> = <code>nullptr</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00026">26</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="abe4ff5a67c72c85021195b1919fb2da7" name="abe4ff5a67c72c85021195b1919fb2da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe4ff5a67c72c85021195b1919fb2da7">&#9670;&nbsp;</a></span>x86Cpu() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">triton::arch::x86::x86Cpu::x86Cpu </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html">x86Cpu</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copy constructor. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00035">35</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a29b4dc06274a530a381bbab441cb24cf" name="a29b4dc06274a530a381bbab441cb24cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b4dc06274a530a381bbab441cb24cf">&#9670;&nbsp;</a></span>~x86Cpu()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">triton::arch::x86::x86Cpu::~x86Cpu </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Destructor. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00040">40</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ab499fef7ca6474bd169ab3c9dda2085c" name="ab499fef7ca6474bd169ab3c9dda2085c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab499fef7ca6474bd169ab3c9dda2085c">&#9670;&nbsp;</a></span>clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears the architecture states (registers and memory). </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a821c158cbb04dbe836cf8ac90ea110fa">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00134">134</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a89e6ea7974ef25dc5501282d31b00103" name="a89e6ea7974ef25dc5501282d31b00103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89e6ea7974ef25dc5501282d31b00103">&#9670;&nbsp;</a></span>clearConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::clearConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears concrete values assigned to the memory cells. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a1d2acc27d27e053185e9accf5aaf0eef">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01498">1498</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a75ce11eb1674f87c5dece6e121e60b1d" name="a75ce11eb1674f87c5dece6e121e60b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ce11eb1674f87c5dece6e121e60b1d">&#9670;&nbsp;</a></span>clearConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::clearConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears concrete values assigned to the memory cells. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a927d8ae4a3b405e5f387b86482e302e5">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01503">1503</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a27eb1d8252031b611deb774f24e2b641" name="a27eb1d8252031b611deb774f24e2b641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27eb1d8252031b611deb774f24e2b641">&#9670;&nbsp;</a></span>disassembly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::disassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disassembles the instruction according to the architecture. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab1247326d32d49d1bdecfd389ff02069">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00423">423</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="accbf805c5f9444eded9f033144cb11e6" name="accbf805c5f9444eded9f033144cb11e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbf805c5f9444eded9f033144cb11e6">&#9670;&nbsp;</a></span>getAllRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp; triton::arch::x86::x86Cpu::getAllRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns all registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af7193d093aa8638bb401cc40cdf126a7">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00322">322</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a271c74e9bc94fcc658ea811aca5127d4" name="a271c74e9bc94fcc658ea811aca5127d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a271c74e9bc94fcc658ea811aca5127d4">&#9670;&nbsp;</a></span>getConcreteMemoryAreaValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; triton::arch::x86::x86Cpu::getConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a memory area. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ac211da8bab4f3d086018bfa5ead0d528">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00570">570</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a935a177d8afb555e23cabcabd62af9e4" name="a935a177d8afb555e23cabcabd62af9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935a177d8afb555e23cabcabd62af9e4">&#9670;&nbsp;</a></span>getConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> triton::arch::x86::x86Cpu::getConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of memory cells. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a33bd38c6a9092d9b03b9d23036ed5db1">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00549">549</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a981e7d218251f0c4ff2f6e3e1e7638bf" name="a981e7d218251f0c4ff2f6e3e1e7638bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981e7d218251f0c4ff2f6e3e1e7638bf">&#9670;&nbsp;</a></span>getConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::getConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a memory cell. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad7e06d969e1eeee1b0741bf857123dae">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00536">536</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="aa2f8f162b36aeceb466c859b1b58cdba" name="aa2f8f162b36aeceb466c859b1b58cdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f8f162b36aeceb466c859b1b58cdba">&#9670;&nbsp;</a></span>getConcreteRegisterValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> triton::arch::x86::x86Cpu::getConcreteRegisterValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af546439c3915bc2269a582eabd08462a">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00580">580</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a4c2e07ade2fd2d76a6138852e2dd35bb" name="a4c2e07ade2fd2d76a6138852e2dd35bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2e07ade2fd2d76a6138852e2dd35bb">&#9670;&nbsp;</a></span>getEndianness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a> triton::arch::x86::x86Cpu::getEndianness </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8f2095be6c5de989ca21d73b0897ffc1">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00214">214</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a97ae987a41a8f453d066d6db71c588a8" name="a97ae987a41a8f453d066d6db71c588a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ae987a41a8f453d066d6db71c588a8">&#9670;&nbsp;</a></span>getParentRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::x86::x86Cpu::getParentRegister </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns parent register from a given one. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a4cca4979b2141eb6f2ed13f70bda6389">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00403">403</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a1de769c29f57ac3c9d446534237de83d" name="a1de769c29f57ac3c9d446534237de83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de769c29f57ac3c9d446534237de83d">&#9670;&nbsp;</a></span>getParentRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::x86::x86Cpu::getParentRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns parent register from a given one. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab4318dc7fdd36992a994d13c11212b31">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00408">408</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a86fb237c3885f7b76d8190ac14387a34" name="a86fb237c3885f7b76d8190ac14387a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86fb237c3885f7b76d8190ac14387a34">&#9670;&nbsp;</a></span>getParentRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt; triton::arch::x86::x86Cpu::getParentRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns all parent registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6de41d3bdeb2a590417c7f261ae42f3e">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00327">327</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a61144b1dea00470c0b19475742160259" name="a61144b1dea00470c0b19475742160259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61144b1dea00470c0b19475742160259">&#9670;&nbsp;</a></span>getProgramCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::x86::x86Cpu::getProgramCounter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the program counter register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5a0fe3b0b96c14f43cc5dc32cdae6aa0">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00413">413</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="aeca442057b173fc7a1c6484638bcaab5" name="aeca442057b173fc7a1c6484638bcaab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca442057b173fc7a1c6484638bcaab5">&#9670;&nbsp;</a></span>getRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::x86::x86Cpu::getRegister </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns register from name. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af27c0c557f728b922b5ff304a152974e">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00392">392</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="aa930a0b4cfab35304218e8c3b54002d7" name="aa930a0b4cfab35304218e8c3b54002d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa930a0b4cfab35304218e8c3b54002d7">&#9670;&nbsp;</a></span>getRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::x86::x86Cpu::getRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns register from id. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a68265bb44ac85eba5671a56df5d76303">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00383">383</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="adafb773137651d4fd49b97e279538ad2" name="adafb773137651d4fd49b97e279538ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafb773137651d4fd49b97e279538ad2">&#9670;&nbsp;</a></span>getStackPointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::x86::x86Cpu::getStackPointer </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack pointer register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad75a59d368917735292247ac70288f9e">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00418">418</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a498004d682f4bf63957c7d46826f38c6" name="a498004d682f4bf63957c7d46826f38c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a498004d682f4bf63957c7d46826f38c6">&#9670;&nbsp;</a></span>gprBitSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::x86::x86Cpu::gprBitSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the bit in bit of the General Purpose Registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a028f9616a2ab44f3218cd36e5341935b">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00316">316</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a103c15498dede0e91da5ac5f38e984f9" name="a103c15498dede0e91da5ac5f38e984f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103c15498dede0e91da5ac5f38e984f9">&#9670;&nbsp;</a></span>gprSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::x86::x86Cpu::gprSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the bit in byte of the General Purpose Registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8e29389c5d2302065d175669cf2e4195">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00311">311</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a571e79a7aaec687f68575a57307b23d3" name="a571e79a7aaec687f68575a57307b23d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571e79a7aaec687f68575a57307b23d3">&#9670;&nbsp;</a></span>isAVX256()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isAVX256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a AVX-256 (YMM) register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00286">286</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="ab91dfd32420cab73db18a5c769068b04" name="ab91dfd32420cab73db18a5c769068b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab91dfd32420cab73db18a5c769068b04">&#9670;&nbsp;</a></span>isConcreteMemoryValueDefined() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isConcreteMemoryValueDefined </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if memory cells have a defined concrete value. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8c7730f098fa7c587016f0ea1b3dead9">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01483">1483</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="ae4a838246a5c9512bfef363baea1340b" name="ae4a838246a5c9512bfef363baea1340b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a838246a5c9512bfef363baea1340b">&#9670;&nbsp;</a></span>isConcreteMemoryValueDefined() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isConcreteMemoryValueDefined </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if memory cells have a defined concrete value. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6aa27e79992ede45d7c3162fb3c2a881">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01488">1488</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a63db5417090c509641ec804a3e8c9d08" name="a63db5417090c509641ec804a3e8c9d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63db5417090c509641ec804a3e8c9d08">&#9670;&nbsp;</a></span>isControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a control (cr) register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00291">291</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="ad7c0992b98a7d70efd4a499246387e15" name="ad7c0992b98a7d70efd4a499246387e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c0992b98a7d70efd4a499246387e15">&#9670;&nbsp;</a></span>isDebug()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a debug (dr) register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00296">296</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a3d2b8659bba92625b8f3c21a47adfc25" name="a3d2b8659bba92625b8f3c21a47adfc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2b8659bba92625b8f3c21a47adfc25">&#9670;&nbsp;</a></span>isEFER()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isEFER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is an EFER register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00276">276</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="af398152628c83d8daa545a01ed729252" name="af398152628c83d8daa545a01ed729252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af398152628c83d8daa545a01ed729252">&#9670;&nbsp;</a></span>isFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is a flag. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a7c77c6c4461b0b74a1c7379c20d56f4c">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00219">219</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="ad0b4755e55b68fb4962ed0eb645b6025" name="ad0b4755e55b68fb4962ed0eb645b6025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b4755e55b68fb4962ed0eb645b6025">&#9670;&nbsp;</a></span>isFPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isFPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a FPU register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00271">271</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a740e34cb9feab2af943c519ae62ebb7b" name="a740e34cb9feab2af943c519ae62ebb7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740e34cb9feab2af943c519ae62ebb7b">&#9670;&nbsp;</a></span>isGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a GRP. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00251">251</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="ae3886fd10518d4b3788b856c502971a2" name="ae3886fd10518d4b3788b856c502971a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3886fd10518d4b3788b856c502971a2">&#9670;&nbsp;</a></span>isMemoryExclusiveAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isMemoryExclusiveAccess </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the exclusive memory access flag is set. Only valid for Arm32. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a0812d3f5608f4a70711293159ed699da">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01472">1472</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="ae83ecb14fd367536c3d7b60d87df1d8a" name="ae83ecb14fd367536c3d7b60d87df1d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83ecb14fd367536c3d7b60d87df1d8a">&#9670;&nbsp;</a></span>isMMX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isMMX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a MMX register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00256">256</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a154339974ec01c13788e498f81abea60" name="a154339974ec01c13788e498f81abea60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154339974ec01c13788e498f81abea60">&#9670;&nbsp;</a></span>isRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is a register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab3a2e06c69421580e575a3d4965d9eb8">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00229">229</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="af2f6e2e08a82169d018b7406fb089eb3" name="af2f6e2e08a82169d018b7406fb089eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f6e2e08a82169d018b7406fb089eb3">&#9670;&nbsp;</a></span>isRegisterValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isRegisterValid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is valid. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a513052408afd395d7572a52baa93e3f4">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00246">246</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a388e93ed91a38c6c455ab5d39bb17c98" name="a388e93ed91a38c6c455ab5d39bb17c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388e93ed91a38c6c455ab5d39bb17c98">&#9670;&nbsp;</a></span>isSegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a Segment. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00301">301</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a6b8109325c9fffdbae85ed92bace2cab" name="a6b8109325c9fffdbae85ed92bace2cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8109325c9fffdbae85ed92bace2cab">&#9670;&nbsp;</a></span>isSSE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isSSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a SSE register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00266">266</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a1ddf6792cc3e52e5146bf8bf444cc893" name="a1ddf6792cc3e52e5146bf8bf444cc893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ddf6792cc3e52e5146bf8bf444cc893">&#9670;&nbsp;</a></span>isSTX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isSTX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a STX register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00261">261</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="aad8e43f42df0c2c2323f0bb5eea0cc1e" name="aad8e43f42df0c2c2323f0bb5eea0cc1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad8e43f42df0c2c2323f0bb5eea0cc1e">&#9670;&nbsp;</a></span>isThumb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isThumb </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the execution mode is Thumb. Only useful for Arm32. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab34864c9c42c870ea3b4cabf14fe2258">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01461">1461</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a85cf8a536f358573368f5790cd43bf85" name="a85cf8a536f358573368f5790cd43bf85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cf8a536f358573368f5790cd43bf85">&#9670;&nbsp;</a></span>isTSC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::x86::x86Cpu::isTSC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is an TSC register. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00281">281</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a64225b441678421977badd0e92f5760d" name="a64225b441678421977badd0e92f5760d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64225b441678421977badd0e92f5760d">&#9670;&nbsp;</a></span>numberOfRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::x86::x86Cpu::numberOfRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the number of registers according to the CPU architecture. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af0219fa0b7ca00f0c312c2ed8d42cc31">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00306">306</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a794ef1dae6aef133cb32d68c4fd37d54" name="a794ef1dae6aef133cb32d68c4fd37d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794ef1dae6aef133cb32d68c4fd37d54">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html">x86Cpu</a> &amp; triton::arch::x86::x86Cpu::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html">x86Cpu</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copies a <a class="el" href="classtriton_1_1arch_1_1x86_1_1x86Cpu.html" title="This class is used to describe the x86 (32-bits) spec.">x86Cpu</a> class. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00208">208</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="ab96c4aee5e138f29a8889e6eae8f9abe" name="ab96c4aee5e138f29a8889e6eae8f9abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab96c4aee5e138f29a8889e6eae8f9abe">&#9670;&nbsp;</a></span>setConcreteMemoryAreaValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>values</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a21df3a0e870f159363b7970296a6a90c">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00815">815</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a07f2cc1822b2097758e5ab52ef0a5c5f" name="a07f2cc1822b2097758e5ab52ef0a5c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f2cc1822b2097758e5ab52ef0a5c5f">&#9670;&nbsp;</a></span>setConcreteMemoryAreaValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>area</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a02a525608e3e3d0f2ba208810bf303f5">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00823">823</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a861d93e832b6e2dd0114a87548b2d124" name="a861d93e832b6e2dd0114a87548b2d124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861d93e832b6e2dd0114a87548b2d124">&#9670;&nbsp;</a></span>setConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of memory cells. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5b9fc2f4efe2093024d597402e2ffe57">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00794">794</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="adf6d621a4ab5d39ab545fe3d24027170" name="adf6d621a4ab5d39ab545fe3d24027170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6d621a4ab5d39ab545fe3d24027170">&#9670;&nbsp;</a></span>setConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory cell. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a30d5c7bef925a3363047b1369ce1c6c4">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00787">787</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a1c745917c0a36508444049f105af1adb" name="a1c745917c0a36508444049f105af1adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c745917c0a36508444049f105af1adb">&#9670;&nbsp;</a></span>setConcreteRegisterValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::setConcreteRegisterValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a register. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5ce7844572d39d742bf7aee2e6b4ceef">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l00831">831</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a91ae71053e777b7e99232a01894cb082" name="a91ae71053e777b7e99232a01894cb082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ae71053e777b7e99232a01894cb082">&#9670;&nbsp;</a></span>setMemoryExclusiveAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::setMemoryExclusiveAccess </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets exclusive memory access flag. Only valid for Arm32. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a583e60863a9bce0c902d07fe4b0af29a">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01478">1478</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<a id="a911ee96ec03d466327673da3239cc9ae" name="a911ee96ec03d466327673da3239cc9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911ee96ec03d466327673da3239cc9ae">&#9670;&nbsp;</a></span>setThumb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::x86::x86Cpu::setThumb </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets CPU state to Thumb mode. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a324371b24a21a1438d4268e9ebbe9297">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8cpp_source.html#l01467">1467</a> of file <a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="af64f2f7fff144851eeb91f1bdc91fea6" name="af64f2f7fff144851eeb91f1bdc91fea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64f2f7fff144851eeb91f1bdc91fea6">&#9670;&nbsp;</a></span>cr0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr0[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr0. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00134">134</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ab8f13a7489db72d8e4bbe7e86ba58c76" name="ab8f13a7489db72d8e4bbe7e86ba58c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f13a7489db72d8e4bbe7e86ba58c76">&#9670;&nbsp;</a></span>cr1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr1[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr1. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00136">136</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ae86bd9f49dffc3c6a0771eb75565a840" name="ae86bd9f49dffc3c6a0771eb75565a840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86bd9f49dffc3c6a0771eb75565a840">&#9670;&nbsp;</a></span>cr10</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr10[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr10. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00154">154</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ac923c45c0f0d70b48f281559833340a7" name="ac923c45c0f0d70b48f281559833340a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac923c45c0f0d70b48f281559833340a7">&#9670;&nbsp;</a></span>cr11</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr11[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr11. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00156">156</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="af4fde709f3eb59b534f9f69a154e2282" name="af4fde709f3eb59b534f9f69a154e2282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fde709f3eb59b534f9f69a154e2282">&#9670;&nbsp;</a></span>cr12</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr12[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr12. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00158">158</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a5e68a114fbaebc80a05a9709a853c203" name="a5e68a114fbaebc80a05a9709a853c203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e68a114fbaebc80a05a9709a853c203">&#9670;&nbsp;</a></span>cr13</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr13[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr13. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00160">160</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="af4c066711f615e52e2b90dfdf02815a0" name="af4c066711f615e52e2b90dfdf02815a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c066711f615e52e2b90dfdf02815a0">&#9670;&nbsp;</a></span>cr14</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr14[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr14. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00162">162</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ac7892e2bee340b54e093c64860193ce1" name="ac7892e2bee340b54e093c64860193ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7892e2bee340b54e093c64860193ce1">&#9670;&nbsp;</a></span>cr15</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr15[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr15. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00164">164</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="acd7c81885046c15323d5c8b60b4edaa5" name="acd7c81885046c15323d5c8b60b4edaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd7c81885046c15323d5c8b60b4edaa5">&#9670;&nbsp;</a></span>cr2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr2[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr2. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00138">138</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="afd6b8a6f2ba758d14cbee97244dce3f1" name="afd6b8a6f2ba758d14cbee97244dce3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6b8a6f2ba758d14cbee97244dce3f1">&#9670;&nbsp;</a></span>cr3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr3[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr3. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00140">140</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a8eda238c68a723cd98a1dde4599a8e2a" name="a8eda238c68a723cd98a1dde4599a8e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eda238c68a723cd98a1dde4599a8e2a">&#9670;&nbsp;</a></span>cr4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr4[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr4. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00142">142</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a01d36e7bba652dc94decb5959295b013" name="a01d36e7bba652dc94decb5959295b013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d36e7bba652dc94decb5959295b013">&#9670;&nbsp;</a></span>cr5</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr5[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr5. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00144">144</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="af72399a7d358dbbd438b43b5ea39c7c6" name="af72399a7d358dbbd438b43b5ea39c7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72399a7d358dbbd438b43b5ea39c7c6">&#9670;&nbsp;</a></span>cr6</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr6[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr6. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00146">146</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a4e1b402fb565fdddc0d094b49401d121" name="a4e1b402fb565fdddc0d094b49401d121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1b402fb565fdddc0d094b49401d121">&#9670;&nbsp;</a></span>cr7</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr7[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr7. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00148">148</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ad763dbb4cc1b051845992440a04af57f" name="ad763dbb4cc1b051845992440a04af57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad763dbb4cc1b051845992440a04af57f">&#9670;&nbsp;</a></span>cr8</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr8[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr8. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00150">150</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a2ab22dcb9c1e21623c1765d7678cc56d" name="a2ab22dcb9c1e21623c1765d7678cc56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab22dcb9c1e21623c1765d7678cc56d">&#9670;&nbsp;</a></span>cr9</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cr9[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of cr9. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00152">152</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a784794835dbe009ec476964334bcf70b" name="a784794835dbe009ec476964334bcf70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784794835dbe009ec476964334bcf70b">&#9670;&nbsp;</a></span>cs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::cs[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of CS. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00166">166</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="aa2e4b3e550e4bb1b0985bbbff3e255b3" name="aa2e4b3e550e4bb1b0985bbbff3e255b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e4b3e550e4bb1b0985bbbff3e255b3">&#9670;&nbsp;</a></span>dr0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::dr0[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of dr0. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00178">178</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a065122388ba4e106d46e8383a472ebc7" name="a065122388ba4e106d46e8383a472ebc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a065122388ba4e106d46e8383a472ebc7">&#9670;&nbsp;</a></span>dr1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::dr1[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Condete value of dr1. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00180">180</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a05c78fb07cf1307a8af8dfa2c981be77" name="a05c78fb07cf1307a8af8dfa2c981be77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c78fb07cf1307a8af8dfa2c981be77">&#9670;&nbsp;</a></span>dr2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::dr2[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Condete value of dr2. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00182">182</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a26b59d1a906c211bc5f1e1bca350676d" name="a26b59d1a906c211bc5f1e1bca350676d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b59d1a906c211bc5f1e1bca350676d">&#9670;&nbsp;</a></span>dr3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::dr3[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Condete value of dr3. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00184">184</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ac5e9e703d61ed319ddc98771768eb072" name="ac5e9e703d61ed319ddc98771768eb072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e9e703d61ed319ddc98771768eb072">&#9670;&nbsp;</a></span>dr6</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::dr6[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Condete value of dr6. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00186">186</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a0d9c7691b56b71d0c039eded6d49abc7" name="a0d9c7691b56b71d0c039eded6d49abc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9c7691b56b71d0c039eded6d49abc7">&#9670;&nbsp;</a></span>dr7</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::dr7[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Condete value of dr7. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00188">188</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a837d1cc732d3504c65c0906c8b9a9854" name="a837d1cc732d3504c65c0906c8b9a9854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a837d1cc732d3504c65c0906c8b9a9854">&#9670;&nbsp;</a></span>ds</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ds[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of DS. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00168">168</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a9a21c6b03e28f2a2a3a90c1adbc08ae6" name="a9a21c6b03e28f2a2a3a90c1adbc08ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a21c6b03e28f2a2a3a90c1adbc08ae6">&#9670;&nbsp;</a></span>eax</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::eax[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of eax. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00082">82</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a56a1cae7c40d93782418b87e4b947e29" name="a56a1cae7c40d93782418b87e4b947e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a1cae7c40d93782418b87e4b947e29">&#9670;&nbsp;</a></span>ebp</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ebp[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ebp. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00094">94</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a3278ae5d95b8ba5f11ca74c8702aebff" name="a3278ae5d95b8ba5f11ca74c8702aebff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3278ae5d95b8ba5f11ca74c8702aebff">&#9670;&nbsp;</a></span>ebx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ebx[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ebx. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00084">84</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="abe7db8179a8a35d9659c9c5aff9dc983" name="abe7db8179a8a35d9659c9c5aff9dc983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe7db8179a8a35d9659c9c5aff9dc983">&#9670;&nbsp;</a></span>ecx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ecx[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ecx. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00086">86</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a8e95f8681129151d416da65c3a9fa305" name="a8e95f8681129151d416da65c3a9fa305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e95f8681129151d416da65c3a9fa305">&#9670;&nbsp;</a></span>edi</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::edi[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of edi. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00090">90</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="afdd7fa620537e449a0ca7d8b1cb00826" name="afdd7fa620537e449a0ca7d8b1cb00826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd7fa620537e449a0ca7d8b1cb00826">&#9670;&nbsp;</a></span>edx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::edx[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of edx. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00088">88</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a098578f46fe22b87a553e7db09f7d32e" name="a098578f46fe22b87a553e7db09f7d32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098578f46fe22b87a553e7db09f7d32e">&#9670;&nbsp;</a></span>efer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::efer[<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the EFER MSR <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a>. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00206">206</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="afd86e3849e54fb60dedaeb1a771e0d88" name="afd86e3849e54fb60dedaeb1a771e0d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd86e3849e54fb60dedaeb1a771e0d88">&#9670;&nbsp;</a></span>eflags</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::eflags[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of eflags. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00100">100</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="abc89baa689cd0bebdb61d3d584153fe9" name="abc89baa689cd0bebdb61d3d584153fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc89baa689cd0bebdb61d3d584153fe9">&#9670;&nbsp;</a></span>eip</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::eip[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of eip. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00098">98</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a97d4f10253dafbd2224e9c74049afc33" name="a97d4f10253dafbd2224e9c74049afc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d4f10253dafbd2224e9c74049afc33">&#9670;&nbsp;</a></span>es</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::es[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ES. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00170">170</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a7d45e3ec65f063bad18ad779c52c95ce" name="a7d45e3ec65f063bad18ad779c52c95ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d45e3ec65f063bad18ad779c52c95ce">&#9670;&nbsp;</a></span>esi</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::esi[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of esi. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00092">92</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="aadbda0199b0fe9bb618866db97b50156" name="aadbda0199b0fe9bb618866db97b50156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadbda0199b0fe9bb618866db97b50156">&#9670;&nbsp;</a></span>esp</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::esp[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of esp. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00096">96</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a92621ecc1966f157f885905592789906" name="a92621ecc1966f157f885905592789906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92621ecc1966f157f885905592789906">&#9670;&nbsp;</a></span>fcs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fcs[<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Pointer Selector. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00200">200</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a69a8dfca26605b69c001499cf76e85b0" name="a69a8dfca26605b69c001499cf76e85b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a8dfca26605b69c001499cf76e85b0">&#9670;&nbsp;</a></span>fcw</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fcw[<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU Control Word. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00190">190</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a330f5ab65522e6509a045f49f50c2de2" name="a330f5ab65522e6509a045f49f50c2de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330f5ab65522e6509a045f49f50c2de2">&#9670;&nbsp;</a></span>fdp</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fdp[<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Operand Pointer Offset. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00202">202</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a3235cbd7d5621e6feaebe94186d64169" name="a3235cbd7d5621e6feaebe94186d64169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3235cbd7d5621e6feaebe94186d64169">&#9670;&nbsp;</a></span>fds</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fds[<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Operand Pointer Selector. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00204">204</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ae410e61cfeb4490934a46baac45c3ece" name="ae410e61cfeb4490934a46baac45c3ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae410e61cfeb4490934a46baac45c3ece">&#9670;&nbsp;</a></span>fip</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fip[<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU <a class="el" href="classtriton_1_1arch_1_1Instruction.html" title="This class is used to represent an instruction.">Instruction</a> Pointer Offset. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00198">198</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a4e15cb1a4cc76dbd520288d9e42f1f79" name="a4e15cb1a4cc76dbd520288d9e42f1f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e15cb1a4cc76dbd520288d9e42f1f79">&#9670;&nbsp;</a></span>fop</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fop[<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU Opcode. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00196">196</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ac9277612af25f36708275e3615650e03" name="ac9277612af25f36708275e3615650e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9277612af25f36708275e3615650e03">&#9670;&nbsp;</a></span>fs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fs[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of FS. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00172">172</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a726dcbef62c8b6db164910878838654d" name="a726dcbef62c8b6db164910878838654d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726dcbef62c8b6db164910878838654d">&#9670;&nbsp;</a></span>fsw</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::fsw[<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU Status Word. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00192">192</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a684dc596fe87b803d78a98e463538555" name="a684dc596fe87b803d78a98e463538555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684dc596fe87b803d78a98e463538555">&#9670;&nbsp;</a></span>ftw</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ftw[<a class="el" href="group__size.html#ga662b099dc69eb803f859f457a922615a">triton::size::word</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the x87 FPU Tag Word. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00194">194</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a1327fdd2821b482372b8b28eada4ee5d" name="a1327fdd2821b482372b8b28eada4ee5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1327fdd2821b482372b8b28eada4ee5d">&#9670;&nbsp;</a></span>gs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::gs[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of GS. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00174">174</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a9b5dfbd813e0857031acd7f1e47892b2" name="a9b5dfbd813e0857031acd7f1e47892b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5dfbd813e0857031acd7f1e47892b2">&#9670;&nbsp;</a></span>memory</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>, <a class="el" href="classtriton_1_1IdentityHash.html">IdentityHash</a>&lt;<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&gt; &gt; triton::arch::x86::x86Cpu::memory</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>map of address -&gt; concrete value </p>
<p ><b>item1</b>: memory address<br  />
 <b>item2</b>: concrete value </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00079">79</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a2b22a776f8d2bd773a9748e751f61509" name="a2b22a776f8d2bd773a9748e751f61509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b22a776f8d2bd773a9748e751f61509">&#9670;&nbsp;</a></span>mxcsr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::mxcsr[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the SSE <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a> State. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00208">208</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a860afd71ebff039c27a21aa1c3be7e76" name="a860afd71ebff039c27a21aa1c3be7e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860afd71ebff039c27a21aa1c3be7e76">&#9670;&nbsp;</a></span>mxcsr_mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::mxcsr_mask[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the SSE <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a> State Mask. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00210">210</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a9563e1a9cd781493adea64cb926f6bbb" name="a9563e1a9cd781493adea64cb926f6bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9563e1a9cd781493adea64cb926f6bbb">&#9670;&nbsp;</a></span>ss</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ss[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of SS. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00176">176</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="aafa7e8a7a1b999975f7d908038893400" name="aafa7e8a7a1b999975f7d908038893400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa7e8a7a1b999975f7d908038893400">&#9670;&nbsp;</a></span>st0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st0[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st0. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00102">102</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a0a2e2dd1407fa34e67bd367e36801f27" name="a0a2e2dd1407fa34e67bd367e36801f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2e2dd1407fa34e67bd367e36801f27">&#9670;&nbsp;</a></span>st1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st1[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st1. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00104">104</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a97ff84bcec9615cdd56a1ab491a50830" name="a97ff84bcec9615cdd56a1ab491a50830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ff84bcec9615cdd56a1ab491a50830">&#9670;&nbsp;</a></span>st2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st2[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st2. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00106">106</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="aaf8c8b099d28c3026af41c57a1062b9f" name="aaf8c8b099d28c3026af41c57a1062b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8c8b099d28c3026af41c57a1062b9f">&#9670;&nbsp;</a></span>st3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st3[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st3. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00108">108</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a48fe4055edf50c38d834bad3f07ae5bf" name="a48fe4055edf50c38d834bad3f07ae5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48fe4055edf50c38d834bad3f07ae5bf">&#9670;&nbsp;</a></span>st4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st4[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st4. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00110">110</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a715725b338c8eb39375c83da169fcad7" name="a715725b338c8eb39375c83da169fcad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715725b338c8eb39375c83da169fcad7">&#9670;&nbsp;</a></span>st5</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st5[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st5. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00112">112</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a33b4751fc59776b0637771f02f624071" name="a33b4751fc59776b0637771f02f624071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b4751fc59776b0637771f02f624071">&#9670;&nbsp;</a></span>st6</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st6[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st6. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00114">114</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a30da5f318cf78b9fccdb5d3279c1c1a2" name="a30da5f318cf78b9fccdb5d3279c1c1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30da5f318cf78b9fccdb5d3279c1c1a2">&#9670;&nbsp;</a></span>st7</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::st7[<a class="el" href="group__size.html#ga2537cbbe77b9f4e76a3e77877e6bb985">triton::size::fword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of st7. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00116">116</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a0e461944f65ebec592c18eddd2c3d5fa" name="a0e461944f65ebec592c18eddd2c3d5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e461944f65ebec592c18eddd2c3d5fa">&#9670;&nbsp;</a></span>tsc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::tsc[<a class="el" href="group__size.html#gadc8253452741a1145b00b468764e418c">triton::size::qword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of the TSC <a class="el" href="classtriton_1_1arch_1_1Register.html" title="This class is used when an instruction has a register operand.">Register</a>. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00212">212</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a8e6df5a9aa9aa22f35c153436c35010d" name="a8e6df5a9aa9aa22f35c153436c35010d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6df5a9aa9aa22f35c153436c35010d">&#9670;&nbsp;</a></span>ymm0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm0[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm0. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00118">118</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ac9b7148379049b9386bd291e19f02799" name="ac9b7148379049b9386bd291e19f02799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b7148379049b9386bd291e19f02799">&#9670;&nbsp;</a></span>ymm1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm1[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm1. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00120">120</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="af04054558cbd0267011590dec0ae2682" name="af04054558cbd0267011590dec0ae2682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04054558cbd0267011590dec0ae2682">&#9670;&nbsp;</a></span>ymm2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm2[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm2. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00122">122</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a5a8b80bc98f5c313e6a3d847b8590c10" name="a5a8b80bc98f5c313e6a3d847b8590c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a8b80bc98f5c313e6a3d847b8590c10">&#9670;&nbsp;</a></span>ymm3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm3[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm3. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00124">124</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a7735f44a03f2a509f7698a1a3e894c58" name="a7735f44a03f2a509f7698a1a3e894c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7735f44a03f2a509f7698a1a3e894c58">&#9670;&nbsp;</a></span>ymm4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm4[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm4. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00126">126</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="ab71b437ac115d883cc548ff90f824327" name="ab71b437ac115d883cc548ff90f824327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71b437ac115d883cc548ff90f824327">&#9670;&nbsp;</a></span>ymm5</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm5[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm5. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00128">128</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="abaa33d311df4617b4d5d452bbcc9d3c4" name="abaa33d311df4617b4d5d452bbcc9d3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa33d311df4617b4d5d452bbcc9d3c4">&#9670;&nbsp;</a></span>ymm6</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm6[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm6. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00130">130</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<a id="a77b7b3dd22259ac10131b6648ae4e92a" name="a77b7b3dd22259ac10131b6648ae4e92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b7b3dd22259ac10131b6648ae4e92a">&#9670;&nbsp;</a></span>ymm7</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::x86::x86Cpu::ymm7[<a class="el" href="group__size.html#gafb9ef9cbb5dbd3a8a5d470d3ef932ad5">triton::size::qqword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of ymm7. </p>

<p class="definition">Definition at line <a class="el" href="x86Cpu_8hpp_source.html#l00132">132</a> of file <a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/jonathan/Works/Tools/Triton/src/libtriton/includes/triton/<a class="el" href="x86Cpu_8hpp_source.html">x86Cpu.hpp</a></li>
<li>/home/jonathan/Works/Tools/Triton/src/libtriton/arch/x86/<a class="el" href="x86Cpu_8cpp_source.html">x86Cpu.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.14-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.9.4
</small></address>
</body>
</html>
