$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Mon Oct 12 17:12:22 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module part2_vlg_vec_tst $end
$var reg 4 ! SW [3:0] $end
$var wire 1 " HEX0 [0] $end
$var wire 1 # HEX0 [1] $end
$var wire 1 $ HEX0 [2] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [4] $end
$var wire 1 ' HEX0 [5] $end
$var wire 1 ( HEX0 [6] $end
$var wire 1 ) HEX1 [0] $end
$var wire 1 * HEX1 [1] $end
$var wire 1 + HEX1 [2] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [4] $end
$var wire 1 . HEX1 [5] $end
$var wire 1 / HEX1 [6] $end
$var wire 1 0 sampler $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 8 SW[0]~input_o $end
$var wire 1 9 SW[2]~input_o $end
$var wire 1 : SW[3]~input_o $end
$var wire 1 ; SW[1]~input_o $end
$var wire 1 < D0|M[5]~0_combout $end
$var wire 1 = D0|M[4]~1_combout $end
$var wire 1 > D0|M[2]~2_combout $end
$var wire 1 ? D0|M[1]~3_combout $end
$var wire 1 @ D0|M[0]~4_combout $end
$var wire 1 A comb_7|M~0_combout $end
$var wire 1 B D0|M [0] $end
$var wire 1 C D0|M [1] $end
$var wire 1 D D0|M [2] $end
$var wire 1 E D0|M [3] $end
$var wire 1 F D0|M [4] $end
$var wire 1 G D0|M [5] $end
$var wire 1 H D0|M [6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
0(
0'
1&
0%
0$
1#
0"
1/
0.
0-
0,
0+
0*
0)
x0
01
12
x3
14
15
16
07
18
19
0:
0;
0<
1=
0>
1?
0@
0A
0H
zG
zF
0E
zD
zC
zB
$end
#1000000
