if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_6/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 800000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     21634
Number of terminals:      132
Number of snets:          2
Number of nets:           12110

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 612.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 386933.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 52350.
[INFO DRT-0033] via shape region query size = 22960.
[INFO DRT-0033] met2 shape region query size = 13841.
[INFO DRT-0033] via2 shape region query size = 18368.
[INFO DRT-0033] met3 shape region query size = 13841.
[INFO DRT-0033] via3 shape region query size = 18368.
[INFO DRT-0033] met4 shape region query size = 5168.
[INFO DRT-0033] via4 shape region query size = 512.
[INFO DRT-0033] met5 shape region query size = 576.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2537 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 606 unique inst patterns.
[INFO DRT-0084]   Complete 6215 groups.
#scanned instances     = 21634
#unique  instances     = 612
#stdCellGenAp          = 18962
#stdCellValidPlanarAp  = 66
#stdCellValidViaAp     = 14423
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 46047
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:33, elapsed time = 00:00:11, memory = 238.92 (MB), peak = 237.39 (MB)

[INFO DRT-0157] Number of guides:     97185

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34628.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 26580.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13807.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1254.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 416.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48851 vertical wires in 3 frboxes and 27838 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 5962 vertical wires in 3 frboxes and 9580 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 424.49 (MB), peak = 423.16 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 424.55 (MB), peak = 423.33 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 662.39 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 917.61 (MB).
    Completing 30% with 1721 violations.
    elapsed time = 00:00:11, memory = 930.62 (MB).
    Completing 40% with 1721 violations.
    elapsed time = 00:00:11, memory = 1097.74 (MB).
    Completing 50% with 1721 violations.
    elapsed time = 00:00:19, memory = 1248.94 (MB).
    Completing 60% with 3307 violations.
    elapsed time = 00:00:24, memory = 1102.64 (MB).
    Completing 70% with 3307 violations.
    elapsed time = 00:00:25, memory = 1327.63 (MB).
    Completing 80% with 5149 violations.
    elapsed time = 00:00:38, memory = 1217.47 (MB).
    Completing 90% with 5149 violations.
    elapsed time = 00:00:39, memory = 1525.80 (MB).
    Completing 100% with 6831 violations.
    elapsed time = 00:00:54, memory = 1150.82 (MB).
[INFO DRT-0199]   Number of violations = 7900.
Viol/Layer         li1   mcon   met1   met2   met3   met4   met5
Cut Spacing          0      9      0      0      0      0      0
Metal Spacing       57      0   1313    299     32      1      6
Min Hole             0      0      5      0      0      0      0
NS Metal             3      0      0      0      0      0      0
Recheck             13      0    749    282     13      6      6
Short                0      0   4618    480      8      0      0
[INFO DRT-0267] cpu time = 00:08:39, elapsed time = 00:00:54, memory = 1446.16 (MB), peak = 1643.97 (MB)
Total wire length = 387517 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 171915 um.
Total wire length on LAYER met2 = 165114 um.
Total wire length on LAYER met3 = 29889 um.
Total wire length on LAYER met4 = 20187 um.
Total wire length on LAYER met5 = 410 um.
Total number of vias = 99063.
Up-via summary (total 99063):

------------------------
 FR_MASTERSLICE        0
            li1    46258
           met1    49581
           met2     2410
           met3      807
           met4        7
------------------------
                   99063


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7900 violations.
    elapsed time = 00:00:00, memory = 1550.18 (MB).
    Completing 20% with 7900 violations.
    elapsed time = 00:00:00, memory = 1742.70 (MB).
    Completing 30% with 7240 violations.
    elapsed time = 00:00:13, memory = 1547.34 (MB).
    Completing 40% with 7240 violations.
    elapsed time = 00:00:13, memory = 1669.77 (MB).
    Completing 50% with 7240 violations.
    elapsed time = 00:00:19, memory = 1804.62 (MB).
    Completing 60% with 6412 violations.
    elapsed time = 00:00:24, memory = 1609.94 (MB).
    Completing 70% with 6412 violations.
    elapsed time = 00:00:25, memory = 1792.35 (MB).
    Completing 80% with 5690 violations.
    elapsed time = 00:00:37, memory = 1606.78 (MB).
    Completing 90% with 5690 violations.
    elapsed time = 00:00:37, memory = 1918.12 (MB).
    Completing 100% with 4759 violations.
    elapsed time = 00:00:54, memory = 1589.23 (MB).
[INFO DRT-0199]   Number of violations = 4759.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          7      0      0      0
Metal Spacing        0    742    156      7
Short                0   3639    199      9
[INFO DRT-0267] cpu time = 00:08:20, elapsed time = 00:00:55, memory = 1585.17 (MB), peak = 2018.51 (MB)
Total wire length = 384228 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 169971 um.
Total wire length on LAYER met2 = 163578 um.
Total wire length on LAYER met3 = 30126 um.
Total wire length on LAYER met4 = 20141 um.
Total wire length on LAYER met5 = 411 um.
Total number of vias = 98367.
Up-via summary (total 98367):

------------------------
 FR_MASTERSLICE        0
            li1    46217
           met1    48942
           met2     2417
           met3      784
           met4        7
------------------------
                   98367


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4759 violations.
    elapsed time = 00:00:00, memory = 1585.17 (MB).
    Completing 20% with 4759 violations.
    elapsed time = 00:00:01, memory = 1976.08 (MB).
    Completing 30% with 4758 violations.
    elapsed time = 00:00:16, memory = 1585.23 (MB).
    Completing 40% with 4758 violations.
    elapsed time = 00:00:16, memory = 1585.23 (MB).
    Completing 50% with 4758 violations.
    elapsed time = 00:00:27, memory = 1586.58 (MB).
    Completing 60% with 4593 violations.
    elapsed time = 00:00:27, memory = 1586.58 (MB).
    Completing 70% with 4593 violations.
    elapsed time = 00:00:28, memory = 1932.33 (MB).
    Completing 80% with 4410 violations.
    elapsed time = 00:00:39, memory = 1608.43 (MB).
    Completing 90% with 4410 violations.
    elapsed time = 00:00:39, memory = 1609.63 (MB).
    Completing 100% with 4235 violations.
    elapsed time = 00:00:53, memory = 1650.41 (MB).
[INFO DRT-0199]   Number of violations = 4235.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    688    148      1      1
Short                0   3232    157      2      1
[INFO DRT-0267] cpu time = 00:07:46, elapsed time = 00:00:53, memory = 1650.41 (MB), peak = 2020.85 (MB)
Total wire length = 383379 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 169940 um.
Total wire length on LAYER met2 = 163210 um.
Total wire length on LAYER met3 = 29801 um.
Total wire length on LAYER met4 = 20006 um.
Total wire length on LAYER met5 = 419 um.
Total number of vias = 97953.
Up-via summary (total 97953):

------------------------
 FR_MASTERSLICE        0
            li1    46216
           met1    48604
           met2     2351
           met3      775
           met4        7
------------------------
                   97953


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4235 violations.
    elapsed time = 00:00:00, memory = 1650.41 (MB).
    Completing 20% with 4235 violations.
    elapsed time = 00:00:00, memory = 1871.80 (MB).
    Completing 30% with 3452 violations.
    elapsed time = 00:00:08, memory = 1650.41 (MB).
    Completing 40% with 3452 violations.
    elapsed time = 00:00:08, memory = 1650.41 (MB).
    Completing 50% with 3452 violations.
    elapsed time = 00:00:12, memory = 1964.64 (MB).
    Completing 60% with 2739 violations.
    elapsed time = 00:00:26, memory = 1655.72 (MB).
    Completing 70% with 2739 violations.
    elapsed time = 00:00:26, memory = 1655.72 (MB).
    Completing 80% with 1910 violations.
    elapsed time = 00:00:36, memory = 1663.07 (MB).
    Completing 90% with 1910 violations.
    elapsed time = 00:00:36, memory = 1741.75 (MB).
    Completing 100% with 1051 violations.
    elapsed time = 00:00:48, memory = 1671.54 (MB).
[INFO DRT-0199]   Number of violations = 1051.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      1      0      0
Metal Spacing        0    277      0     40      1
Min Hole             0      1      0      0      0
Short                0    673      0     57      0
[INFO DRT-0267] cpu time = 00:05:45, elapsed time = 00:00:48, memory = 1671.54 (MB), peak = 2083.50 (MB)
Total wire length = 382638 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 160454 um.
Total wire length on LAYER met2 = 162780 um.
Total wire length on LAYER met3 = 38291 um.
Total wire length on LAYER met4 = 20696 um.
Total wire length on LAYER met5 = 414 um.
Total number of vias = 100012.
Up-via summary (total 100012):

-------------------------
 FR_MASTERSLICE         0
            li1     46216
           met1     48830
           met2      4107
           met3       852
           met4         7
-------------------------
                   100012


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1051 violations.
    elapsed time = 00:00:00, memory = 1671.54 (MB).
    Completing 20% with 1051 violations.
    elapsed time = 00:00:00, memory = 1698.58 (MB).
    Completing 30% with 810 violations.
    elapsed time = 00:00:04, memory = 1671.54 (MB).
    Completing 40% with 810 violations.
    elapsed time = 00:00:04, memory = 1671.54 (MB).
    Completing 50% with 810 violations.
    elapsed time = 00:00:04, memory = 1902.29 (MB).
    Completing 60% with 634 violations.
    elapsed time = 00:00:07, memory = 1671.78 (MB).
    Completing 70% with 634 violations.
    elapsed time = 00:00:07, memory = 1671.78 (MB).
    Completing 80% with 365 violations.
    elapsed time = 00:00:13, memory = 1675.42 (MB).
    Completing 90% with 365 violations.
    elapsed time = 00:00:13, memory = 1675.42 (MB).
    Completing 100% with 77 violations.
    elapsed time = 00:00:20, memory = 1676.13 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer        met1   met2
Metal Spacing       25      7
Short               41      4
[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:20, memory = 1676.13 (MB), peak = 2140.14 (MB)
Total wire length = 382528 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 159592 um.
Total wire length on LAYER met2 = 162696 um.
Total wire length on LAYER met3 = 39031 um.
Total wire length on LAYER met4 = 20792 um.
Total wire length on LAYER met5 = 414 um.
Total number of vias = 100153.
Up-via summary (total 100153):

-------------------------
 FR_MASTERSLICE         0
            li1     46216
           met1     48848
           met2      4224
           met3       858
           met4         7
-------------------------
                   100153


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:00, memory = 1676.13 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:00, memory = 1676.13 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:03, memory = 1676.13 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:03, memory = 1676.13 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:03, memory = 1676.13 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:03, memory = 1676.13 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:03, memory = 1676.13 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:03, memory = 1678.39 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:03, memory = 1678.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1678.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:05, memory = 1678.39 (MB), peak = 2140.14 (MB)
Total wire length = 382522 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 159563 um.
Total wire length on LAYER met2 = 162684 um.
Total wire length on LAYER met3 = 39067 um.
Total wire length on LAYER met4 = 20792 um.
Total wire length on LAYER met5 = 414 um.
Total number of vias = 100157.
Up-via summary (total 100157):

-------------------------
 FR_MASTERSLICE         0
            li1     46216
           met1     48843
           met2      4233
           met3       858
           met4         7
-------------------------
                   100157


[INFO DRT-0198] Complete detail routing.
Total wire length = 382522 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 159563 um.
Total wire length on LAYER met2 = 162684 um.
Total wire length on LAYER met3 = 39067 um.
Total wire length on LAYER met4 = 20792 um.
Total wire length on LAYER met5 = 414 um.
Total number of vias = 100157.
Up-via summary (total 100157):

-------------------------
 FR_MASTERSLICE         0
            li1     46216
           met1     48843
           met2      4233
           met3       858
           met4         7
-------------------------
                   100157


[INFO DRT-0267] cpu time = 00:32:21, elapsed time = 00:03:57, memory = 1678.39 (MB), peak = 2140.14 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               572    2147.06
  Tap cell                               8784   10990.54
  Antenna cell                            181     452.93
  Clock buffer                             78    1041.00
  Timing Repair Buffer                   1348   14431.34
  Inverter                                178    1158.61
  Clock inverter                           38     546.77
  Sequential cell                         450    9263.88
  Multi-Input combinational cell        10005   88168.31
  Total                                 21634  128200.45
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_6/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_6/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_6/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_6/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_6/43-openroad-detailedrouting/pipelined_mult.sdc'…
