

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:53:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.820 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      4|        -|        -|    -|
|Expression           |        -|      2|        0|      204|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      274|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      6|      274|      240|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------------------+-----------------------------------------------+----------------------------+
    |                     Instance                     |                     Module                    |         Expression         |
    +--------------------------------------------------+-----------------------------------------------+----------------------------+
    |myproject_ama_addmuladd_15s_11s_8s_17s_22_1_1_U3  |myproject_ama_addmuladd_15s_11s_8s_17s_22_1_1  |     (i0 + i1) * i2 + i3    |
    |myproject_ama_addmulsub_10s_5s_12ns_20_1_1_U1     |myproject_ama_addmulsub_10s_5s_12ns_20_1_1     | i0 - (i1 + i2) * (i1 + i2) |
    |myproject_ama_addmulsub_10s_5s_13s_21s_22_1_1_U2  |myproject_ama_addmulsub_10s_5s_13s_21s_22_1_1  |     i0 - i1 * (i2 + i3)    |
    |myproject_mul_mul_20s_9ns_29_1_1_U4               |myproject_mul_mul_20s_9ns_29_1_1               |           i0 * i1          |
    +--------------------------------------------------+-----------------------------------------------+----------------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_1_fu_327_p2             |     *    |      2|  0|  35|          11|          29|
    |add_ln1192_3_fu_251_p2            |     +    |      0|  0|  22|          22|          22|
    |add_ln1192_fu_315_p2              |     +    |      0|  0|  22|          11|           6|
    |ret_V_10_fu_333_p2                |     +    |      0|  0|  37|          30|          24|
    |ret_V_11_fu_256_p2                |     +    |      0|  0|  22|          22|          18|
    |ret_V_12_fu_276_p2                |     +    |      0|  0|  18|          11|          11|
    |r_V_fu_209_p2                     |     -    |      0|  0|  20|           1|          13|
    |ret_V_9_fu_309_p2                 |     -    |      0|  0|  22|           5|          11|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0| 204|         116|         138|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  160|        320|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  163|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_411                   |   11|   0|   11|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |mul_ln700_reg_406                    |   29|   0|   29|          0|
    |p_Val2_2_reg_391                     |   10|   0|   10|          0|
    |ret_V_1_reg_386                      |   20|   0|   20|          0|
    |trunc_ln708_9_reg_396                |   10|   0|   10|          0|
    |trunc_ln708_9_reg_396_pp0_iter1_reg  |   10|   0|   10|          0|
    |trunc_ln708_s_reg_401                |   10|   0|   10|          0|
    |trunc_ln708_s_reg_401_pp0_iter1_reg  |   10|   0|   10|          0|
    |x_V_ap_vld_preg                      |    1|   0|    1|          0|
    |x_V_preg                             |  160|   0|  160|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  274|   0|  274|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  160|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   10|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   10|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   10|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   10|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   10|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

