#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021b5ab56480 .scope module, "RISCV_Core_Testbench" "RISCV_Core_Testbench" 2 14;
 .timescale -9 -9;
P_0000021b5ab4fa60 .param/l "CLK_PERIOD" 0 2 20, +C4<00000000000000000000000000000100>;
L_0000021b5ab3fd00 .functor BUFZ 32, v0000021b5abb2920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_0 .array/port v0000021b5ab40d60, 0;
L_0000021b5ab3fde0 .functor BUFZ 32, v0000021b5ab40d60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_1 .array/port v0000021b5ab40d60, 1;
L_0000021b5ab40860 .functor BUFZ 32, v0000021b5ab40d60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_2 .array/port v0000021b5ab40d60, 2;
L_0000021b5ab3fd70 .functor BUFZ 32, v0000021b5ab40d60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_3 .array/port v0000021b5ab40d60, 3;
L_0000021b5ab40390 .functor BUFZ 32, v0000021b5ab40d60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_4 .array/port v0000021b5ab40d60, 4;
L_0000021b5ab3fec0 .functor BUFZ 32, v0000021b5ab40d60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_5 .array/port v0000021b5ab40d60, 5;
L_0000021b5ab3fad0 .functor BUFZ 32, v0000021b5ab40d60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_6 .array/port v0000021b5ab40d60, 6;
L_0000021b5ab3ff30 .functor BUFZ 32, v0000021b5ab40d60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_7 .array/port v0000021b5ab40d60, 7;
L_0000021b5ab3ffa0 .functor BUFZ 32, v0000021b5ab40d60_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_8 .array/port v0000021b5ab40d60, 8;
L_0000021b5ab40080 .functor BUFZ 32, v0000021b5ab40d60_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_9 .array/port v0000021b5ab40d60, 9;
L_0000021b5ab3fb40 .functor BUFZ 32, v0000021b5ab40d60_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_10 .array/port v0000021b5ab40d60, 10;
L_0000021b5ab40400 .functor BUFZ 32, v0000021b5ab40d60_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_11 .array/port v0000021b5ab40d60, 11;
L_0000021b5ab40940 .functor BUFZ 32, v0000021b5ab40d60_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_12 .array/port v0000021b5ab40d60, 12;
L_0000021b5ab400f0 .functor BUFZ 32, v0000021b5ab40d60_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_13 .array/port v0000021b5ab40d60, 13;
L_0000021b5ab40160 .functor BUFZ 32, v0000021b5ab40d60_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_14 .array/port v0000021b5ab40d60, 14;
L_0000021b5ab3fbb0 .functor BUFZ 32, v0000021b5ab40d60_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_15 .array/port v0000021b5ab40d60, 15;
L_0000021b5ab408d0 .functor BUFZ 32, v0000021b5ab40d60_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_16 .array/port v0000021b5ab40d60, 16;
L_0000021b5ab40470 .functor BUFZ 32, v0000021b5ab40d60_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_17 .array/port v0000021b5ab40d60, 17;
L_0000021b5ab401d0 .functor BUFZ 32, v0000021b5ab40d60_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_18 .array/port v0000021b5ab40d60, 18;
L_0000021b5ab404e0 .functor BUFZ 32, v0000021b5ab40d60_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_19 .array/port v0000021b5ab40d60, 19;
L_0000021b5ab40550 .functor BUFZ 32, v0000021b5ab40d60_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_20 .array/port v0000021b5ab40d60, 20;
L_0000021b5ab405c0 .functor BUFZ 32, v0000021b5ab40d60_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_21 .array/port v0000021b5ab40d60, 21;
L_0000021b5ab40630 .functor BUFZ 32, v0000021b5ab40d60_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_22 .array/port v0000021b5ab40d60, 22;
L_0000021b5ab40710 .functor BUFZ 32, v0000021b5ab40d60_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_23 .array/port v0000021b5ab40d60, 23;
L_0000021b5ab406a0 .functor BUFZ 32, v0000021b5ab40d60_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_24 .array/port v0000021b5ab40d60, 24;
L_0000021b5ab3fc20 .functor BUFZ 32, v0000021b5ab40d60_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_25 .array/port v0000021b5ab40d60, 25;
L_0000021b5ab40240 .functor BUFZ 32, v0000021b5ab40d60_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_26 .array/port v0000021b5ab40d60, 26;
L_0000021b5ab3fc90 .functor BUFZ 32, v0000021b5ab40d60_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_27 .array/port v0000021b5ab40d60, 27;
L_0000021b5ab402b0 .functor BUFZ 32, v0000021b5ab40d60_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_28 .array/port v0000021b5ab40d60, 28;
L_0000021b5ab29430 .functor BUFZ 32, v0000021b5ab40d60_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_29 .array/port v0000021b5ab40d60, 29;
L_0000021b5abfc940 .functor BUFZ 32, v0000021b5ab40d60_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_30 .array/port v0000021b5ab40d60, 30;
L_0000021b5abfc8d0 .functor BUFZ 32, v0000021b5ab40d60_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab40d60_31 .array/port v0000021b5ab40d60, 31;
L_0000021b5abfc5c0 .functor BUFZ 32, v0000021b5ab40d60_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021b5ab9e760 .array "Memory", 4095 0, 31 0;
v0000021b5ab9e8a0_0 .var "clk", 0 0;
v0000021b5ab9cb40_0 .net "memoryAddress", 31 0, v0000021b5ab9e300_0;  1 drivers
v0000021b5ab9cbe0_0 .net "memoryData", 31 0, L_0000021b5ab3fd00;  1 drivers
v0000021b5abb2920_0 .var "memoryData_reg", 31 0;
v0000021b5abb3960_0 .net "memoryEnable", 0 0, v0000021b5ab9ce60_0;  1 drivers
v0000021b5abb2f60_0 .net "memoryReadWrite", 0 0, v0000021b5ab9d400_0;  1 drivers
v0000021b5abb2ec0_0 .var "memoryReady", 0 0;
v0000021b5abb2b00_0 .var "reset", 0 0;
v0000021b5abb3f00_0 .net "trap", 0 0, v0000021b5ab9d860_0;  1 drivers
v0000021b5abb2240_0 .net "x0_zero", 31 0, L_0000021b5ab3fde0;  1 drivers
v0000021b5abb3d20_0 .net "x10_a0", 31 0, L_0000021b5ab40400;  1 drivers
v0000021b5abb2100_0 .net "x11_a1", 31 0, L_0000021b5ab40940;  1 drivers
v0000021b5abb2420_0 .net "x12_a2", 31 0, L_0000021b5ab400f0;  1 drivers
v0000021b5abb3000_0 .net "x13_a3", 31 0, L_0000021b5ab40160;  1 drivers
v0000021b5abb21a0_0 .net "x14_a4", 31 0, L_0000021b5ab3fbb0;  1 drivers
v0000021b5abb3e60_0 .net "x15_a5", 31 0, L_0000021b5ab408d0;  1 drivers
v0000021b5abb3dc0_0 .net "x16_a6", 31 0, L_0000021b5ab40470;  1 drivers
v0000021b5abb22e0_0 .net "x17_a7", 31 0, L_0000021b5ab401d0;  1 drivers
v0000021b5abb30a0_0 .net "x18_s2", 31 0, L_0000021b5ab404e0;  1 drivers
v0000021b5abb2380_0 .net "x19_s3", 31 0, L_0000021b5ab40550;  1 drivers
v0000021b5abb3140_0 .net "x1_ra", 31 0, L_0000021b5ab40860;  1 drivers
v0000021b5abb2ba0_0 .net "x20_s4", 31 0, L_0000021b5ab405c0;  1 drivers
v0000021b5abb2d80_0 .net "x21_s5", 31 0, L_0000021b5ab40630;  1 drivers
v0000021b5abb2600_0 .net "x22_s6", 31 0, L_0000021b5ab40710;  1 drivers
v0000021b5abb2e20_0 .net "x23_s7", 31 0, L_0000021b5ab406a0;  1 drivers
v0000021b5abb3be0_0 .net "x24_s8", 31 0, L_0000021b5ab3fc20;  1 drivers
v0000021b5abb3500_0 .net "x25_s9", 31 0, L_0000021b5ab40240;  1 drivers
v0000021b5abb31e0_0 .net "x26_s10", 31 0, L_0000021b5ab3fc90;  1 drivers
v0000021b5abb2060_0 .net "x27_s11", 31 0, L_0000021b5ab402b0;  1 drivers
v0000021b5abb2a60_0 .net "x28_t3", 31 0, L_0000021b5ab29430;  1 drivers
v0000021b5abb3280_0 .net "x29_t4", 31 0, L_0000021b5abfc940;  1 drivers
v0000021b5abb35a0_0 .net "x2_sp", 31 0, L_0000021b5ab3fd70;  1 drivers
v0000021b5abb3640_0 .net "x30_t5", 31 0, L_0000021b5abfc8d0;  1 drivers
v0000021b5abb2c40_0 .net "x31_t6", 31 0, L_0000021b5abfc5c0;  1 drivers
v0000021b5abb29c0_0 .net "x3_gp", 31 0, L_0000021b5ab40390;  1 drivers
v0000021b5abb24c0_0 .net "x4_tp", 31 0, L_0000021b5ab3fec0;  1 drivers
v0000021b5abb2560_0 .net "x5_t0", 31 0, L_0000021b5ab3fad0;  1 drivers
v0000021b5abb2740_0 .net "x6_t1", 31 0, L_0000021b5ab3ff30;  1 drivers
v0000021b5abb26a0_0 .net "x7_t2", 31 0, L_0000021b5ab3ffa0;  1 drivers
v0000021b5abb33c0_0 .net "x8_s0", 31 0, L_0000021b5ab40080;  1 drivers
v0000021b5abb27e0_0 .net "x9_s1", 31 0, L_0000021b5ab3fb40;  1 drivers
E_0000021b5ab50460 .event anyedge, v0000021b5ab9ce60_0;
E_0000021b5ab50620 .event anyedge, v0000021b5ab9d860_0;
S_0000021b5aa56880 .scope module, "uut" "RISCV_Core" 2 44, 3 7 0, S_0000021b5ab56480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "trap";
    .port_info 3 /INOUT 32 "memoryData";
    .port_info 4 /INPUT 1 "memoryReady";
    .port_info 5 /OUTPUT 1 "memoryEnable";
    .port_info 6 /OUTPUT 1 "memoryReadWrite";
    .port_info 7 /OUTPUT 32 "memoryAddress";
P_0000021b5ab4fbe0 .param/l "RESET_ADDRESS" 0 3 9, C4<00000000000000000000000000000000>;
v0000021b5ab9e260_0 .var "A", 31 0;
v0000021b5ab9d040_0 .var "B", 31 0;
v0000021b5ab9d9a0_0 .var "aluOperand1", 31 0;
v0000021b5ab9cfa0_0 .var "aluOperand2", 31 0;
v0000021b5ab9cd20_0 .var "aluOperation", 2 0;
v0000021b5ab9d360_0 .net "aluResult", 31 0, v0000021b5ab41260_0;  1 drivers
v0000021b5ab9e3a0_0 .var "aluResultRegister", 31 0;
v0000021b5ab9d900_0 .var "aluSrcA", 1 0;
v0000021b5ab9da40_0 .var "aluSrcB", 1 0;
v0000021b5ab9de00_0 .net "aluZero", 0 0, v0000021b5ab41440_0;  1 drivers
v0000021b5ab9cc80_0 .var "aluZeroRegister", 0 0;
v0000021b5ab9e1c0_0 .net "clk", 0 0, v0000021b5ab9e8a0_0;  1 drivers
v0000021b5ab9e080_0 .var "funct3", 2 0;
v0000021b5ab9dae0_0 .var "funct7", 6 0;
v0000021b5ab9e4e0_0 .net "immediate", 31 0, v0000021b5ab413a0_0;  1 drivers
v0000021b5ab9d0e0_0 .var "instructionOrData", 0 0;
v0000021b5ab9dea0_0 .var "instructionType", 2 0;
v0000021b5ab9e800_0 .var "ir", 31 0;
v0000021b5ab9d220_0 .var "irWrite", 0 0;
v0000021b5ab9e300_0 .var "memoryAddress", 31 0;
v0000021b5ab9d180_0 .net "memoryData", 31 0, L_0000021b5ab3fd00;  alias, 1 drivers
v0000021b5ab9dc20_0 .var "memoryDataRegister", 31 0;
v0000021b5ab9cdc0_0 .var "memoryDataRegisterWrite", 0 0;
v0000021b5ab9ce60_0 .var "memoryEnable", 0 0;
v0000021b5ab9d400_0 .var "memoryReadWrite", 0 0;
v0000021b5ab9dcc0_0 .net "memoryReady", 0 0, v0000021b5abb2ec0_0;  1 drivers
v0000021b5ab9d4a0_0 .var "multiplierEnable", 0 0;
v0000021b5ab9d720_0 .net "multiplierResult", 31 0, v0000021b5ab40fe0_0;  1 drivers
v0000021b5ab9dfe0_0 .var "multiplierResultRegister", 31 0;
v0000021b5ab9d680_0 .var "nextState", 4 0;
v0000021b5ab9d7c0_0 .var "opcode", 6 0;
v0000021b5ab9e120_0 .var "pc", 31 0;
v0000021b5ab9cf00_0 .var "pcWrite", 0 0;
v0000021b5ab9e440_0 .net "readData1", 31 0, v0000021b5ab41580_0;  1 drivers
v0000021b5ab9e580_0 .net "readData2", 31 0, v0000021b5ab416c0_0;  1 drivers
v0000021b5ab9e940_0 .var "registerWriteEnable", 0 0;
v0000021b5ab9e620_0 .var "registerWriteSource", 1 0;
v0000021b5ab9db80_0 .net "reset", 0 0, v0000021b5abb2b00_0;  1 drivers
v0000021b5ab9e6c0_0 .var "state", 4 0;
v0000021b5ab9d860_0 .var "trap", 0 0;
v0000021b5ab9dd60_0 .var "writeData", 31 0;
E_0000021b5ab4f9e0 .event anyedge, v0000021b5ab9d0e0_0, v0000021b5ab9e120_0, v0000021b5ab41260_0;
E_0000021b5ab50160/0 .event anyedge, v0000021b5ab9d900_0, v0000021b5ab9e120_0, v0000021b5ab40f40_0, v0000021b5ab9e3a0_0;
E_0000021b5ab50160/1 .event anyedge, v0000021b5ab9da40_0, v0000021b5ab41620_0, v0000021b5ab413a0_0;
E_0000021b5ab50160 .event/or E_0000021b5ab50160/0, E_0000021b5ab50160/1;
E_0000021b5ab50360 .event anyedge, v0000021b5ab9e620_0, v0000021b5ab9dc20_0, v0000021b5ab41260_0, v0000021b5ab40fe0_0;
E_0000021b5ab4fd20/0 .event anyedge, v0000021b5ab9e6c0_0, v0000021b5ab9dcc0_0, v0000021b5ab9d7c0_0, v0000021b5ab9dae0_0;
E_0000021b5ab4fd20/1 .event anyedge, v0000021b5ab9e080_0, v0000021b5ab9cc80_0;
E_0000021b5ab4fd20 .event/or E_0000021b5ab4fd20/0, E_0000021b5ab4fd20/1;
E_0000021b5ab4fa20 .event anyedge, v0000021b5ab414e0_0;
L_0000021b5abb2880 .part v0000021b5ab9e800_0, 15, 5;
L_0000021b5abb2ce0 .part v0000021b5ab9e800_0, 20, 5;
L_0000021b5abb3320 .part v0000021b5ab9e800_0, 7, 5;
S_0000021b5aa56a10 .scope module, "arithmetic_logic_unit" "Arithmetic_Logic_Unit" 3 350, 4 3 0, S_0000021b5aa56880;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "operation";
    .port_info 1 /INPUT 32 "operand_1";
    .port_info 2 /INPUT 32 "operand_2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000021b5ab40ea0_0 .net "operand_1", 31 0, v0000021b5ab9d9a0_0;  1 drivers
v0000021b5ab40e00_0 .net "operand_2", 31 0, v0000021b5ab9cfa0_0;  1 drivers
v0000021b5ab40b80_0 .net "operation", 2 0, v0000021b5ab9cd20_0;  1 drivers
v0000021b5ab41260_0 .var "result", 31 0;
v0000021b5ab41440_0 .var "zero", 0 0;
E_0000021b5ab4fce0 .event anyedge, v0000021b5ab41260_0;
E_0000021b5ab504e0 .event anyedge, v0000021b5ab40b80_0, v0000021b5ab40ea0_0, v0000021b5ab40e00_0;
S_0000021b5ab1a000 .scope module, "immediate_generator" "Immediate_Generator" 3 318, 5 3 0, S_0000021b5aa56880;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "instruction_type";
    .port_info 2 /OUTPUT 32 "immediate";
v0000021b5ab413a0_0 .var "immediate", 31 0;
v0000021b5ab414e0_0 .net "instruction", 31 0, v0000021b5ab9e800_0;  1 drivers
v0000021b5ab418a0_0 .net "instruction_type", 2 0, v0000021b5ab9dea0_0;  1 drivers
E_0000021b5ab502a0 .event anyedge, v0000021b5ab418a0_0, v0000021b5ab414e0_0;
S_0000021b5ab1a190 .scope module, "multiplier" "Multiplier" 3 392, 6 3 0, S_0000021b5aa56880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 32 "operand_1";
    .port_info 2 /INPUT 32 "operand_2";
    .port_info 3 /OUTPUT 32 "product";
v0000021b5ab419e0_0 .net "enable", 0 0, v0000021b5ab9d4a0_0;  1 drivers
v0000021b5ab40f40_0 .net "operand_1", 31 0, v0000021b5ab9e260_0;  1 drivers
v0000021b5ab41620_0 .net "operand_2", 31 0, v0000021b5ab9d040_0;  1 drivers
v0000021b5ab40fe0_0 .var "product", 31 0;
E_0000021b5ab503a0 .event anyedge, v0000021b5ab419e0_0, v0000021b5ab40f40_0, v0000021b5ab41620_0;
S_0000021b5aaf61a0 .scope module, "register_file" "Register_File" 3 284, 7 1 0, S_0000021b5aa56880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_enable_1";
    .port_info 3 /INPUT 1 "read_enable_2";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "read_index_1";
    .port_info 6 /INPUT 5 "read_index_2";
    .port_info 7 /INPUT 5 "write_index";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "read_data_1";
    .port_info 10 /OUTPUT 32 "read_data_2";
P_0000021b5ab187a0 .param/l "DEPTH" 0 7 4, +C4<00000000000000000000000000000101>;
P_0000021b5ab187d8 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0000021b5ab40d60 .array "Registers", 31 0, 31 0;
v0000021b5ab41800_0 .net "clk", 0 0, v0000021b5ab9e8a0_0;  alias, 1 drivers
v0000021b5ab41120_0 .var/i "i", 31 0;
v0000021b5ab41580_0 .var "read_data_1", 31 0;
v0000021b5ab416c0_0 .var "read_data_2", 31 0;
L_0000021b5abb4028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021b5ab41080_0 .net "read_enable_1", 0 0, L_0000021b5abb4028;  1 drivers
L_0000021b5abb4070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021b5ab41760_0 .net "read_enable_2", 0 0, L_0000021b5abb4070;  1 drivers
v0000021b5ab40c20_0 .net "read_index_1", 4 0, L_0000021b5abb2880;  1 drivers
v0000021b5ab9df40_0 .net "read_index_2", 4 0, L_0000021b5abb2ce0;  1 drivers
v0000021b5ab9caa0_0 .net "reset", 0 0, v0000021b5abb2b00_0;  alias, 1 drivers
v0000021b5ab9d540_0 .net "write_data", 31 0, v0000021b5ab9dd60_0;  1 drivers
v0000021b5ab9d5e0_0 .net "write_enable", 0 0, v0000021b5ab9e940_0;  1 drivers
v0000021b5ab9d2c0_0 .net "write_index", 4 0, L_0000021b5abb3320;  1 drivers
E_0000021b5ab4ff60/0 .event anyedge, v0000021b5ab41080_0, v0000021b5ab40c20_0, v0000021b5ab40d60_0, v0000021b5ab40d60_1;
E_0000021b5ab4ff60/1 .event anyedge, v0000021b5ab40d60_2, v0000021b5ab40d60_3, v0000021b5ab40d60_4, v0000021b5ab40d60_5;
E_0000021b5ab4ff60/2 .event anyedge, v0000021b5ab40d60_6, v0000021b5ab40d60_7, v0000021b5ab40d60_8, v0000021b5ab40d60_9;
E_0000021b5ab4ff60/3 .event anyedge, v0000021b5ab40d60_10, v0000021b5ab40d60_11, v0000021b5ab40d60_12, v0000021b5ab40d60_13;
E_0000021b5ab4ff60/4 .event anyedge, v0000021b5ab40d60_14, v0000021b5ab40d60_15, v0000021b5ab40d60_16, v0000021b5ab40d60_17;
E_0000021b5ab4ff60/5 .event anyedge, v0000021b5ab40d60_18, v0000021b5ab40d60_19, v0000021b5ab40d60_20, v0000021b5ab40d60_21;
E_0000021b5ab4ff60/6 .event anyedge, v0000021b5ab40d60_22, v0000021b5ab40d60_23, v0000021b5ab40d60_24, v0000021b5ab40d60_25;
E_0000021b5ab4ff60/7 .event anyedge, v0000021b5ab40d60_26, v0000021b5ab40d60_27, v0000021b5ab40d60_28, v0000021b5ab40d60_29;
E_0000021b5ab4ff60/8 .event anyedge, v0000021b5ab40d60_30, v0000021b5ab40d60_31, v0000021b5ab41760_0, v0000021b5ab9df40_0;
E_0000021b5ab4ff60 .event/or E_0000021b5ab4ff60/0, E_0000021b5ab4ff60/1, E_0000021b5ab4ff60/2, E_0000021b5ab4ff60/3, E_0000021b5ab4ff60/4, E_0000021b5ab4ff60/5, E_0000021b5ab4ff60/6, E_0000021b5ab4ff60/7, E_0000021b5ab4ff60/8;
E_0000021b5ab50520 .event posedge, v0000021b5ab41800_0;
E_0000021b5ab4fea0 .event posedge, v0000021b5ab9caa0_0;
    .scope S_0000021b5aaf61a0;
T_0 ;
    %wait E_0000021b5ab4fea0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b5ab41120_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000021b5ab41120_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4071; load=32.0000
    %cmp/wr;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021b5ab41120_0;
    %store/vec4a v0000021b5ab40d60, 4, 0;
    %load/vec4 v0000021b5ab41120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b5ab41120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021b5aaf61a0;
T_1 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9d5e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0000021b5ab9d2c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021b5ab9d540_0;
    %load/vec4 v0000021b5ab9d2c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b5ab40d60, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021b5aaf61a0;
T_2 ;
    %wait E_0000021b5ab4ff60;
    %load/vec4 v0000021b5ab41080_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0000021b5ab40c20_0;
    %pushi/vec4 0, 31, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000021b5ab40c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021b5ab40d60, 4;
    %assign/vec4 v0000021b5ab41580_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab41580_0, 0;
T_2.1 ;
    %load/vec4 v0000021b5ab41760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.5, 4;
    %load/vec4 v0000021b5ab9df40_0;
    %pushi/vec4 0, 31, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0000021b5ab9df40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021b5ab40d60, 4;
    %assign/vec4 v0000021b5ab416c0_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab416c0_0, 0;
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021b5ab1a000;
T_3 ;
    %wait E_0000021b5ab502a0;
    %load/vec4 v0000021b5ab418a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0000021b5ab413a0_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021b5ab413a0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021b5ab413a0_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021b5ab413a0_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000021b5ab413a0_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021b5ab414e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021b5ab413a0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021b5aa56a10;
T_4 ;
    %wait E_0000021b5ab504e0;
    %load/vec4 v0000021b5ab40b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0000021b5ab41260_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000021b5ab40ea0_0;
    %load/vec4 v0000021b5ab40e00_0;
    %add;
    %store/vec4 v0000021b5ab41260_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000021b5ab40ea0_0;
    %load/vec4 v0000021b5ab40e00_0;
    %sub;
    %store/vec4 v0000021b5ab41260_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000021b5ab40ea0_0;
    %load/vec4 v0000021b5ab40e00_0;
    %and;
    %store/vec4 v0000021b5ab41260_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000021b5ab40ea0_0;
    %load/vec4 v0000021b5ab40e00_0;
    %or;
    %store/vec4 v0000021b5ab41260_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000021b5ab40ea0_0;
    %load/vec4 v0000021b5ab40e00_0;
    %xor;
    %store/vec4 v0000021b5ab41260_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021b5aa56a10;
T_5 ;
    %wait E_0000021b5ab4fce0;
    %load/vec4 v0000021b5ab41260_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab41440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5ab41440_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021b5ab1a190;
T_6 ;
    %wait E_0000021b5ab503a0;
    %load/vec4 v0000021b5ab419e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000021b5ab40f40_0;
    %load/vec4 v0000021b5ab41620_0;
    %mul;
    %assign/vec4 v0000021b5ab40fe0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab40fe0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021b5aa56880;
T_7 ;
    %wait E_0000021b5ab4fa20;
    %load/vec4 v0000021b5ab9e800_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000021b5ab9d7c0_0, 0, 7;
    %load/vec4 v0000021b5ab9e800_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000021b5ab9e080_0, 0, 3;
    %load/vec4 v0000021b5ab9e800_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0000021b5ab9dae0_0, 0, 7;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021b5aa56880;
T_8 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021b5ab9e6c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021b5ab9d680_0;
    %assign/vec4 v0000021b5ab9e6c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021b5aa56880;
T_9 ;
    %wait E_0000021b5ab4fd20;
    %pushi/vec4 0, 31, 5;
    %store/vec4 v0000021b5ab9d680_0, 0, 5;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000021b5ab9d400_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000021b5ab9cf00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000021b5ab9d220_0, 0, 1;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0000021b5ab9cd20_0, 0, 3;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0000021b5ab9d900_0, 0, 2;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0000021b5ab9da40_0, 0, 2;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000021b5ab9d4a0_0, 0, 1;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0000021b5ab9e620_0, 0, 2;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000021b5ab9e940_0, 0, 1;
    %load/vec4 v0000021b5ab9e6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5ab9ce60_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9ce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5ab9d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5ab9d0e0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9ce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5ab9d400_0, 0;
    %load/vec4 v0000021b5ab9dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9d220_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
T_9.10 ;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5ab9ce60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b5ab9d900_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b5ab9da40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b5ab9cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9cf00_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0000021b5ab9d7c0_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9d860_0, 0;
T_9.11 ;
    %load/vec4 v0000021b5ab9d7c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.14 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.16 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.17 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.18 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.19 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.20 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021b5ab9dea0_0, 0;
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0000021b5ab9d7c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %jmp T_9.26;
T_9.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b5ab9d900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b5ab9da40_0, 0;
    %load/vec4 v0000021b5ab9dae0_0;
    %load/vec4 v0000021b5ab9e080_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %jmp T_9.29;
T_9.27 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b5ab9cd20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b5ab9e620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9e940_0, 0;
    %jmp T_9.29;
T_9.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9d4a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021b5ab9e620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9e940_0, 0;
    %jmp T_9.29;
T_9.29 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.26;
T_9.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b5ab9d900_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021b5ab9da40_0, 0;
    %load/vec4 v0000021b5ab9e080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %jmp T_9.31;
T_9.30 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b5ab9cd20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b5ab9e620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9e940_0, 0;
    %jmp T_9.31;
T_9.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b5ab9d900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b5ab9da40_0, 0;
    %load/vec4 v0000021b5ab9e080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %jmp T_9.33;
T_9.32 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b5ab9cd20_0, 0;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.26;
T_9.26 ;
    %pop/vec4 1;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0000021b5ab9e080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0000021b5ab9cc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b5ab9d900_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021b5ab9da40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b5ab9cd20_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
T_9.37 ;
    %jmp T_9.35;
T_9.35 ;
    %pop/vec4 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021b5ab9d900_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b5ab9da40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021b5ab9cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5ab9cf00_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000021b5ab9d680_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000021b5aa56880;
T_10 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b5ab9e120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021b5ab9cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000021b5ab9d360_0;
    %assign/vec4 v0000021b5ab9e120_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021b5aa56880;
T_11 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab9e800_0, 0;
T_11.0 ;
    %load/vec4 v0000021b5ab9d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021b5ab9d180_0;
    %assign/vec4 v0000021b5ab9e800_0, 0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021b5aa56880;
T_12 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000021b5ab9d180_0;
    %assign/vec4 v0000021b5ab9dc20_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021b5aa56880;
T_13 ;
    %wait E_0000021b5ab50360;
    %load/vec4 v0000021b5ab9e620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab9dd60_0, 0;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0000021b5ab9dc20_0;
    %assign/vec4 v0000021b5ab9dd60_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0000021b5ab9d360_0;
    %assign/vec4 v0000021b5ab9dd60_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0000021b5ab9d720_0;
    %assign/vec4 v0000021b5ab9dd60_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021b5aa56880;
T_14 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9e440_0;
    %assign/vec4 v0000021b5ab9e260_0, 0;
    %load/vec4 v0000021b5ab9e580_0;
    %assign/vec4 v0000021b5ab9d040_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0000021b5aa56880;
T_15 ;
    %wait E_0000021b5ab50160;
    %load/vec4 v0000021b5ab9d900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab9d9a0_0, 0;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0000021b5ab9e120_0;
    %assign/vec4 v0000021b5ab9d9a0_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0000021b5ab9e260_0;
    %assign/vec4 v0000021b5ab9d9a0_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0000021b5ab9e3a0_0;
    %assign/vec4 v0000021b5ab9d9a0_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %load/vec4 v0000021b5ab9da40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab9cfa0_0, 0;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0000021b5ab9d040_0;
    %assign/vec4 v0000021b5ab9cfa0_0, 0;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000021b5ab9cfa0_0, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0000021b5ab9e4e0_0;
    %assign/vec4 v0000021b5ab9cfa0_0, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000021b5aa56880;
T_16 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9d360_0;
    %assign/vec4 v0000021b5ab9e3a0_0, 0;
    %load/vec4 v0000021b5ab9de00_0;
    %assign/vec4 v0000021b5ab9cc80_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021b5aa56880;
T_17 ;
    %wait E_0000021b5ab4f9e0;
    %load/vec4 v0000021b5ab9d0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5ab9e300_0, 0;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v0000021b5ab9e120_0;
    %assign/vec4 v0000021b5ab9e300_0, 0;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v0000021b5ab9d360_0;
    %assign/vec4 v0000021b5ab9e300_0, 0;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000021b5aa56880;
T_18 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5ab9d720_0;
    %assign/vec4 v0000021b5ab9dfe0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000021b5ab56480;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b5ab9e8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b5abb2b00_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0000021b5ab56480;
T_20 ;
T_20.0 ;
    %delay 2, 0;
    %load/vec4 v0000021b5ab9e8a0_0;
    %inv;
    %store/vec4 v0000021b5ab9e8a0_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0000021b5ab56480;
T_21 ;
    %delay 4000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0000021b5ab56480;
T_22 ;
    %vpi_call 2 95 "$dumpfile", "RISCV_Core.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021b5ab56480 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021b5ab50520;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5abb2b00_0, 0;
    %end;
    .thread T_22;
    .scope S_0000021b5ab56480;
T_23 ;
    %wait E_0000021b5ab50620;
    %load/vec4 v0000021b5abb3f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5abb2b00_0, 0;
T_23.0 ;
    %vpi_call 2 106 "$finish" {0 0 0};
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000021b5ab56480;
T_24 ;
    %vpi_call 2 114 "$readmemh", "Firmware\134Firmware.hex", v0000021b5ab9e760 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0000021b5ab56480;
T_25 ;
    %wait E_0000021b5ab50460;
    %load/vec4 v0000021b5abb3960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5abb2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5abb2ec0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000021b5ab56480;
T_26 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5abb3960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000021b5abb2f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0000021b5ab9cbe0_0;
    %load/vec4 v0000021b5ab9cb40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b5ab9e760, 0, 4;
T_26.2 ;
    %load/vec4 v0000021b5abb2f60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021b5abb2ec0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %delay 14, 0;
    %load/vec4 v0000021b5ab9cb40_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000021b5ab9e760, 4;
    %assign/vec4 v0000021b5abb2920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b5abb2ec0_0, 0;
T_26.4 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000021b5ab56480;
T_27 ;
    %wait E_0000021b5ab50520;
    %load/vec4 v0000021b5abb2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000021b5abb2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b5abb2ec0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\RISCV_Core_Testbench.v";
    "./RISCV_Core.v";
    "./Arithmetic_Logic_Unit.v";
    "./Immediate_Generator.v";
    "./Multiplier.v";
    "./Register_File.v";
