// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Wed Jun 30 15:24:17 2021
// Host        : cream4 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus_0/cmac_usplus_0_sim_netlist.v
// Design      : cmac_usplus_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu250-figd2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "cmac_usplus_0,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module cmac_usplus_0
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_ptp_tstamp_out,
    rx_ptp_pcslane_out,
    ctl_rx_systemtimerin,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_uncorrected_cw_inc,
    ctl_tx_systemtimerin,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    tx_ptp_tstamp_valid_out,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_out,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [79:0]rx_ptp_tstamp_out;
  output [4:0]rx_ptp_pcslane_out;
  input [79:0]ctl_rx_systemtimerin;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output stat_rx_rsfec_uncorrected_cw_inc;
  input [79:0]ctl_tx_systemtimerin;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output tx_ptp_tstamp_valid_out;
  output [4:0]tx_ptp_pcslane_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output [79:0]tx_ptp_tstamp_out;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [4:0]rx_ptp_pcslane_out;
  wire [79:0]rx_ptp_tstamp_out;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y8" *) 
  (* C_ENABLE_PIPELINE_REG = "1" *) 
  (* C_GT_DRP_CLK = "125" *) 
  (* C_GT_REF_CLK_FREQ = "161.132812" *) 
  (* C_GT_RX_BUFFER_BYPASS = "2" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "12" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X1Y44" *) 
  (* C_LANE2_GT_LOC = "X1Y45" *) 
  (* C_LANE3_GT_LOC = "X1Y46" *) 
  (* C_LANE4_GT_LOC = "X1Y47" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL0" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "2" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) 
  cmac_usplus_0_cmac_usplus_0_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_axis2lbus_segmented_corelogic" *) 
module cmac_usplus_0_cmac_usplus_0_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_axis2lbus_segmented_top" *) 
module cmac_usplus_0_cmac_usplus_0_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  cmac_usplus_0_cmac_usplus_0_axis2lbus_segmented_corelogic i_cmac_usplus_0_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 (\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 (\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_cmac_usplus_0_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module cmac_usplus_0_cmac_usplus_0_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module cmac_usplus_0_cmac_usplus_0_fifo
   (D,
    rx_clk_0,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \wr_ptr_reg[2]_0 ,
    SR,
    \rot_reg[1] ,
    \rot_reg[0]_1 ,
    dout,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    E,
    p_0_in,
    ptp_rd_en_i_5_0,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    rx_clk_1,
    lbus_err,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep_reg[6] ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    Q,
    din,
    full,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[15] ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \rd_ptr_reg[2]_2 ,
    data_valid,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[0]_2 ,
    \axis_tdata_reg[504] ,
    \rot_reg[0]_147 ,
    \rd_ptr_reg[2]_3 ,
    ptp_rd_en_reg,
    ptp_rd_en_reg_0,
    ptp_rd_en_reg_1,
    \axis_tkeep_reg[31]_1 ,
    \axis_tkeep_reg[31]_2 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr[2]_i_4__0_0 ,
    \rd_ptr[2]_i_4__0_1 ,
    \axis_tdata_reg[390] ,
    \axis_tdata_reg[504]_0 ,
    \axis_tdata_reg[505] ,
    \axis_tdata_reg[509] ,
    \axis_tdata_reg[389] ,
    \axis_tdata_reg[509]_0 ,
    \axis_tdata_reg[510] ,
    \axis_tdata_reg[496] ,
    \axis_tdata_reg[497] ,
    \axis_tdata_reg[501] ,
    \axis_tdata_reg[502] ,
    \axis_tdata_reg[488] ,
    \axis_tdata_reg[489] ,
    \axis_tdata_reg[493] ,
    \axis_tdata_reg[494] ,
    \axis_tdata_reg[480] ,
    \axis_tdata_reg[481] ,
    \axis_tdata_reg[485] ,
    \axis_tdata_reg[486] ,
    \axis_tdata_reg[472] ,
    \axis_tdata_reg[473] ,
    \axis_tdata_reg[477] ,
    \axis_tdata_reg[478] ,
    \axis_tdata_reg[464] ,
    \axis_tdata_reg[465] ,
    \axis_tdata_reg[469] ,
    \axis_tdata_reg[470] ,
    \axis_tdata_reg[456] ,
    \axis_tdata_reg[457] ,
    \axis_tdata_reg[461] ,
    \axis_tdata_reg[462] ,
    \axis_tdata_reg[448] ,
    \axis_tdata_reg[449] ,
    \axis_tdata_reg[453] ,
    \axis_tdata_reg[454] ,
    \axis_tdata_reg[440] ,
    \axis_tdata_reg[441] ,
    \axis_tdata_reg[445] ,
    \axis_tdata_reg[446] ,
    \axis_tdata_reg[432] ,
    \axis_tdata_reg[433] ,
    \axis_tdata_reg[437] ,
    \axis_tdata_reg[438] ,
    \axis_tdata_reg[424] ,
    \axis_tdata_reg[425] ,
    \axis_tdata_reg[429] ,
    \axis_tdata_reg[430] ,
    \axis_tdata_reg[416] ,
    \axis_tdata_reg[417] ,
    \axis_tdata_reg[421] ,
    \axis_tdata_reg[422] ,
    \axis_tdata_reg[408] ,
    \axis_tdata_reg[409] ,
    \axis_tdata_reg[413] ,
    \axis_tdata_reg[414] ,
    \axis_tdata_reg[400] ,
    \axis_tdata_reg[401] ,
    \axis_tdata_reg[405] ,
    \axis_tdata_reg[406] ,
    \axis_tdata_reg[392] ,
    \axis_tdata_reg[393] ,
    \axis_tdata_reg[397] ,
    \axis_tdata_reg[398] ,
    \axis_tdata_reg[384] ,
    \axis_tdata_reg[385] ,
    \axis_tdata_reg[389]_0 ,
    \axis_tdata_reg[390]_0 ,
    \axis_tkeep_reg[53] ,
    \axis_tkeep_reg[54] ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[120] ,
    \axis_tdata_reg[120]_0 ,
    \axis_tdata_reg[120]_1 ,
    \axis_tdata_reg[121] ,
    \axis_tdata_reg[122] ,
    \axis_tdata_reg[124] ,
    \axis_tdata_reg[125] ,
    \axis_tdata_reg[127] ,
    \axis_tdata_reg[112] ,
    \axis_tdata_reg[113] ,
    \axis_tdata_reg[114] ,
    \axis_tdata_reg[116] ,
    \axis_tdata_reg[117] ,
    \axis_tdata_reg[119] ,
    \axis_tdata_reg[104] ,
    \axis_tdata_reg[105] ,
    \axis_tdata_reg[106] ,
    \axis_tdata_reg[108] ,
    \axis_tdata_reg[109] ,
    \axis_tdata_reg[111] ,
    \axis_tdata_reg[96] ,
    \axis_tdata_reg[97] ,
    \axis_tdata_reg[98] ,
    \axis_tdata_reg[100] ,
    \axis_tdata_reg[101] ,
    \axis_tdata_reg[103] ,
    \axis_tdata_reg[88] ,
    \axis_tdata_reg[89] ,
    \axis_tdata_reg[90] ,
    \axis_tdata_reg[92] ,
    \axis_tdata_reg[93] ,
    \axis_tdata_reg[95] ,
    \axis_tdata_reg[80] ,
    \axis_tdata_reg[81] ,
    \axis_tdata_reg[82] ,
    \axis_tdata_reg[84] ,
    \axis_tdata_reg[85] ,
    \axis_tdata_reg[87] ,
    \axis_tdata_reg[72] ,
    \axis_tdata_reg[73] ,
    \axis_tdata_reg[74] ,
    \axis_tdata_reg[76] ,
    \axis_tdata_reg[77] ,
    \axis_tdata_reg[79] ,
    \axis_tdata_reg[64] ,
    \axis_tdata_reg[65] ,
    \axis_tdata_reg[66] ,
    \axis_tdata_reg[68] ,
    \axis_tdata_reg[69] ,
    \axis_tdata_reg[71] ,
    \axis_tdata_reg[56] ,
    \axis_tdata_reg[57] ,
    \axis_tdata_reg[58] ,
    \axis_tdata_reg[60] ,
    \axis_tdata_reg[61] ,
    \axis_tdata_reg[63] ,
    \axis_tdata_reg[48] ,
    \axis_tdata_reg[49] ,
    \axis_tdata_reg[50] ,
    \axis_tdata_reg[52] ,
    \axis_tdata_reg[53] ,
    \axis_tdata_reg[55] ,
    \axis_tdata_reg[40] ,
    \axis_tdata_reg[41] ,
    \axis_tdata_reg[42] ,
    \axis_tdata_reg[44] ,
    \axis_tdata_reg[45] ,
    \axis_tdata_reg[47] ,
    \axis_tdata_reg[32] ,
    \axis_tdata_reg[33] ,
    \axis_tdata_reg[34] ,
    \axis_tdata_reg[36] ,
    \axis_tdata_reg[37] ,
    \axis_tdata_reg[39] ,
    \axis_tdata_reg[24] ,
    \axis_tdata_reg[25] ,
    \axis_tdata_reg[26] ,
    \axis_tdata_reg[28] ,
    \axis_tdata_reg[29] ,
    \axis_tdata_reg[31] ,
    \axis_tdata_reg[16] ,
    \axis_tdata_reg[17] ,
    \axis_tdata_reg[18] ,
    \axis_tdata_reg[20] ,
    \axis_tdata_reg[21] ,
    \axis_tdata_reg[23] ,
    \axis_tdata_reg[8] ,
    \axis_tdata_reg[9] ,
    \axis_tdata_reg[10] ,
    \axis_tdata_reg[12] ,
    \axis_tdata_reg[13] ,
    \axis_tdata_reg[15] ,
    \axis_tdata_reg[0] ,
    \axis_tdata_reg[1] ,
    \axis_tdata_reg[2] ,
    \axis_tdata_reg[4] ,
    \axis_tdata_reg[5] ,
    \axis_tdata_reg[7] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[15]_1 ,
    \axis_tkeep_reg[6]_0 ,
    ptp_rd_en_i_5_1,
    \rd_ptr[2]_i_4__0_2 ,
    \rd_ptr[2]_i_4__0_3 ,
    \wr_ptr_reg[0]_0 ,
    rx_clk);
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [3:0]SR;
  output \rot_reg[1] ;
  output \rot_reg[0]_1 ;
  output [118:0]dout;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]E;
  output p_0_in;
  output ptp_rd_en_i_5_0;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output [159:0]rx_clk_1;
  output [0:0]lbus_err;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [0:0]\axis_tkeep_reg[6] ;
  input \rot_reg[0]_144 ;
  input \rot_reg[0]_145 ;
  input \rot_reg[0]_146 ;
  input [1:0]Q;
  input [135:0]din;
  input [2:0]full;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[15] ;
  input [52:0]\rd_ptr_reg[0]_0 ;
  input [117:0]\rot_reg[1]_2 ;
  input [34:0]\rot_reg[1]_3 ;
  input \rd_ptr_reg[2]_2 ;
  input [2:0]data_valid;
  input \rd_ptr_reg[0]_1 ;
  input \rd_ptr_reg[0]_2 ;
  input \axis_tdata_reg[504] ;
  input \rot_reg[0]_147 ;
  input \rd_ptr_reg[2]_3 ;
  input ptp_rd_en_reg;
  input ptp_rd_en_reg_0;
  input ptp_rd_en_reg_1;
  input \axis_tkeep_reg[31]_1 ;
  input \axis_tkeep_reg[31]_2 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \rd_ptr[2]_i_4__0_0 ;
  input \rd_ptr[2]_i_4__0_1 ;
  input \axis_tdata_reg[390] ;
  input \axis_tdata_reg[504]_0 ;
  input \axis_tdata_reg[505] ;
  input \axis_tdata_reg[509] ;
  input \axis_tdata_reg[389] ;
  input \axis_tdata_reg[509]_0 ;
  input \axis_tdata_reg[510] ;
  input \axis_tdata_reg[496] ;
  input \axis_tdata_reg[497] ;
  input \axis_tdata_reg[501] ;
  input \axis_tdata_reg[502] ;
  input \axis_tdata_reg[488] ;
  input \axis_tdata_reg[489] ;
  input \axis_tdata_reg[493] ;
  input \axis_tdata_reg[494] ;
  input \axis_tdata_reg[480] ;
  input \axis_tdata_reg[481] ;
  input \axis_tdata_reg[485] ;
  input \axis_tdata_reg[486] ;
  input \axis_tdata_reg[472] ;
  input \axis_tdata_reg[473] ;
  input \axis_tdata_reg[477] ;
  input \axis_tdata_reg[478] ;
  input \axis_tdata_reg[464] ;
  input \axis_tdata_reg[465] ;
  input \axis_tdata_reg[469] ;
  input \axis_tdata_reg[470] ;
  input \axis_tdata_reg[456] ;
  input \axis_tdata_reg[457] ;
  input \axis_tdata_reg[461] ;
  input \axis_tdata_reg[462] ;
  input \axis_tdata_reg[448] ;
  input \axis_tdata_reg[449] ;
  input \axis_tdata_reg[453] ;
  input \axis_tdata_reg[454] ;
  input \axis_tdata_reg[440] ;
  input \axis_tdata_reg[441] ;
  input \axis_tdata_reg[445] ;
  input \axis_tdata_reg[446] ;
  input \axis_tdata_reg[432] ;
  input \axis_tdata_reg[433] ;
  input \axis_tdata_reg[437] ;
  input \axis_tdata_reg[438] ;
  input \axis_tdata_reg[424] ;
  input \axis_tdata_reg[425] ;
  input \axis_tdata_reg[429] ;
  input \axis_tdata_reg[430] ;
  input \axis_tdata_reg[416] ;
  input \axis_tdata_reg[417] ;
  input \axis_tdata_reg[421] ;
  input \axis_tdata_reg[422] ;
  input \axis_tdata_reg[408] ;
  input \axis_tdata_reg[409] ;
  input \axis_tdata_reg[413] ;
  input \axis_tdata_reg[414] ;
  input \axis_tdata_reg[400] ;
  input \axis_tdata_reg[401] ;
  input \axis_tdata_reg[405] ;
  input \axis_tdata_reg[406] ;
  input \axis_tdata_reg[392] ;
  input \axis_tdata_reg[393] ;
  input \axis_tdata_reg[397] ;
  input \axis_tdata_reg[398] ;
  input \axis_tdata_reg[384] ;
  input \axis_tdata_reg[385] ;
  input \axis_tdata_reg[389]_0 ;
  input \axis_tdata_reg[390]_0 ;
  input \axis_tkeep_reg[53] ;
  input \axis_tkeep_reg[54] ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[120] ;
  input \axis_tdata_reg[120]_0 ;
  input \axis_tdata_reg[120]_1 ;
  input \axis_tdata_reg[121] ;
  input \axis_tdata_reg[122] ;
  input \axis_tdata_reg[124] ;
  input \axis_tdata_reg[125] ;
  input \axis_tdata_reg[127] ;
  input \axis_tdata_reg[112] ;
  input \axis_tdata_reg[113] ;
  input \axis_tdata_reg[114] ;
  input \axis_tdata_reg[116] ;
  input \axis_tdata_reg[117] ;
  input \axis_tdata_reg[119] ;
  input \axis_tdata_reg[104] ;
  input \axis_tdata_reg[105] ;
  input \axis_tdata_reg[106] ;
  input \axis_tdata_reg[108] ;
  input \axis_tdata_reg[109] ;
  input \axis_tdata_reg[111] ;
  input \axis_tdata_reg[96] ;
  input \axis_tdata_reg[97] ;
  input \axis_tdata_reg[98] ;
  input \axis_tdata_reg[100] ;
  input \axis_tdata_reg[101] ;
  input \axis_tdata_reg[103] ;
  input \axis_tdata_reg[88] ;
  input \axis_tdata_reg[89] ;
  input \axis_tdata_reg[90] ;
  input \axis_tdata_reg[92] ;
  input \axis_tdata_reg[93] ;
  input \axis_tdata_reg[95] ;
  input \axis_tdata_reg[80] ;
  input \axis_tdata_reg[81] ;
  input \axis_tdata_reg[82] ;
  input \axis_tdata_reg[84] ;
  input \axis_tdata_reg[85] ;
  input \axis_tdata_reg[87] ;
  input \axis_tdata_reg[72] ;
  input \axis_tdata_reg[73] ;
  input \axis_tdata_reg[74] ;
  input \axis_tdata_reg[76] ;
  input \axis_tdata_reg[77] ;
  input \axis_tdata_reg[79] ;
  input \axis_tdata_reg[64] ;
  input \axis_tdata_reg[65] ;
  input \axis_tdata_reg[66] ;
  input \axis_tdata_reg[68] ;
  input \axis_tdata_reg[69] ;
  input \axis_tdata_reg[71] ;
  input \axis_tdata_reg[56] ;
  input \axis_tdata_reg[57] ;
  input \axis_tdata_reg[58] ;
  input \axis_tdata_reg[60] ;
  input \axis_tdata_reg[61] ;
  input \axis_tdata_reg[63] ;
  input \axis_tdata_reg[48] ;
  input \axis_tdata_reg[49] ;
  input \axis_tdata_reg[50] ;
  input \axis_tdata_reg[52] ;
  input \axis_tdata_reg[53] ;
  input \axis_tdata_reg[55] ;
  input \axis_tdata_reg[40] ;
  input \axis_tdata_reg[41] ;
  input \axis_tdata_reg[42] ;
  input \axis_tdata_reg[44] ;
  input \axis_tdata_reg[45] ;
  input \axis_tdata_reg[47] ;
  input \axis_tdata_reg[32] ;
  input \axis_tdata_reg[33] ;
  input \axis_tdata_reg[34] ;
  input \axis_tdata_reg[36] ;
  input \axis_tdata_reg[37] ;
  input \axis_tdata_reg[39] ;
  input \axis_tdata_reg[24] ;
  input \axis_tdata_reg[25] ;
  input \axis_tdata_reg[26] ;
  input \axis_tdata_reg[28] ;
  input \axis_tdata_reg[29] ;
  input \axis_tdata_reg[31] ;
  input \axis_tdata_reg[16] ;
  input \axis_tdata_reg[17] ;
  input \axis_tdata_reg[18] ;
  input \axis_tdata_reg[20] ;
  input \axis_tdata_reg[21] ;
  input \axis_tdata_reg[23] ;
  input \axis_tdata_reg[8] ;
  input \axis_tdata_reg[9] ;
  input \axis_tdata_reg[10] ;
  input \axis_tdata_reg[12] ;
  input \axis_tdata_reg[13] ;
  input \axis_tdata_reg[15] ;
  input \axis_tdata_reg[0] ;
  input \axis_tdata_reg[1] ;
  input \axis_tdata_reg[2] ;
  input \axis_tdata_reg[4] ;
  input \axis_tdata_reg[5] ;
  input \axis_tdata_reg[7] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[15]_1 ;
  input \axis_tkeep_reg[6]_0 ;
  input ptp_rd_en_i_5_1;
  input \rd_ptr[2]_i_4__0_2 ;
  input \rd_ptr[2]_i_4__0_3 ;
  input [0:0]\wr_ptr_reg[0]_0 ;
  input rx_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata_reg[0] ;
  wire \axis_tdata_reg[100] ;
  wire \axis_tdata_reg[101] ;
  wire \axis_tdata_reg[103] ;
  wire \axis_tdata_reg[104] ;
  wire \axis_tdata_reg[105] ;
  wire \axis_tdata_reg[106] ;
  wire \axis_tdata_reg[108] ;
  wire \axis_tdata_reg[109] ;
  wire \axis_tdata_reg[10] ;
  wire \axis_tdata_reg[111] ;
  wire \axis_tdata_reg[112] ;
  wire \axis_tdata_reg[113] ;
  wire \axis_tdata_reg[114] ;
  wire \axis_tdata_reg[116] ;
  wire \axis_tdata_reg[117] ;
  wire \axis_tdata_reg[119] ;
  wire \axis_tdata_reg[120] ;
  wire \axis_tdata_reg[120]_0 ;
  wire \axis_tdata_reg[120]_1 ;
  wire \axis_tdata_reg[121] ;
  wire \axis_tdata_reg[122] ;
  wire \axis_tdata_reg[124] ;
  wire \axis_tdata_reg[125] ;
  wire \axis_tdata_reg[127] ;
  wire \axis_tdata_reg[12] ;
  wire \axis_tdata_reg[13] ;
  wire \axis_tdata_reg[15] ;
  wire \axis_tdata_reg[16] ;
  wire \axis_tdata_reg[17] ;
  wire \axis_tdata_reg[18] ;
  wire \axis_tdata_reg[1] ;
  wire \axis_tdata_reg[20] ;
  wire \axis_tdata_reg[21] ;
  wire \axis_tdata_reg[23] ;
  wire \axis_tdata_reg[24] ;
  wire \axis_tdata_reg[25] ;
  wire \axis_tdata_reg[26] ;
  wire \axis_tdata_reg[28] ;
  wire \axis_tdata_reg[29] ;
  wire \axis_tdata_reg[2] ;
  wire \axis_tdata_reg[31] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[32] ;
  wire \axis_tdata_reg[33] ;
  wire \axis_tdata_reg[34] ;
  wire \axis_tdata_reg[36] ;
  wire \axis_tdata_reg[37] ;
  wire \axis_tdata_reg[384] ;
  wire \axis_tdata_reg[385] ;
  wire \axis_tdata_reg[389] ;
  wire \axis_tdata_reg[389]_0 ;
  wire \axis_tdata_reg[390] ;
  wire \axis_tdata_reg[390]_0 ;
  wire \axis_tdata_reg[392] ;
  wire \axis_tdata_reg[393] ;
  wire \axis_tdata_reg[397] ;
  wire \axis_tdata_reg[398] ;
  wire \axis_tdata_reg[39] ;
  wire \axis_tdata_reg[400] ;
  wire \axis_tdata_reg[401] ;
  wire \axis_tdata_reg[405] ;
  wire \axis_tdata_reg[406] ;
  wire \axis_tdata_reg[408] ;
  wire \axis_tdata_reg[409] ;
  wire \axis_tdata_reg[40] ;
  wire \axis_tdata_reg[413] ;
  wire \axis_tdata_reg[414] ;
  wire \axis_tdata_reg[416] ;
  wire \axis_tdata_reg[417] ;
  wire \axis_tdata_reg[41] ;
  wire \axis_tdata_reg[421] ;
  wire \axis_tdata_reg[422] ;
  wire \axis_tdata_reg[424] ;
  wire \axis_tdata_reg[425] ;
  wire \axis_tdata_reg[429] ;
  wire \axis_tdata_reg[42] ;
  wire \axis_tdata_reg[430] ;
  wire \axis_tdata_reg[432] ;
  wire \axis_tdata_reg[433] ;
  wire \axis_tdata_reg[437] ;
  wire \axis_tdata_reg[438] ;
  wire \axis_tdata_reg[440] ;
  wire \axis_tdata_reg[441] ;
  wire \axis_tdata_reg[445] ;
  wire \axis_tdata_reg[446] ;
  wire \axis_tdata_reg[448] ;
  wire \axis_tdata_reg[449] ;
  wire \axis_tdata_reg[44] ;
  wire \axis_tdata_reg[453] ;
  wire \axis_tdata_reg[454] ;
  wire \axis_tdata_reg[456] ;
  wire \axis_tdata_reg[457] ;
  wire \axis_tdata_reg[45] ;
  wire \axis_tdata_reg[461] ;
  wire \axis_tdata_reg[462] ;
  wire \axis_tdata_reg[464] ;
  wire \axis_tdata_reg[465] ;
  wire \axis_tdata_reg[469] ;
  wire \axis_tdata_reg[470] ;
  wire \axis_tdata_reg[472] ;
  wire \axis_tdata_reg[473] ;
  wire \axis_tdata_reg[477] ;
  wire \axis_tdata_reg[478] ;
  wire \axis_tdata_reg[47] ;
  wire \axis_tdata_reg[480] ;
  wire \axis_tdata_reg[481] ;
  wire \axis_tdata_reg[485] ;
  wire \axis_tdata_reg[486] ;
  wire \axis_tdata_reg[488] ;
  wire \axis_tdata_reg[489] ;
  wire \axis_tdata_reg[48] ;
  wire \axis_tdata_reg[493] ;
  wire \axis_tdata_reg[494] ;
  wire \axis_tdata_reg[496] ;
  wire \axis_tdata_reg[497] ;
  wire \axis_tdata_reg[49] ;
  wire \axis_tdata_reg[4] ;
  wire \axis_tdata_reg[501] ;
  wire \axis_tdata_reg[502] ;
  wire \axis_tdata_reg[504] ;
  wire \axis_tdata_reg[504]_0 ;
  wire \axis_tdata_reg[505] ;
  wire \axis_tdata_reg[509] ;
  wire \axis_tdata_reg[509]_0 ;
  wire \axis_tdata_reg[50] ;
  wire \axis_tdata_reg[510] ;
  wire \axis_tdata_reg[52] ;
  wire \axis_tdata_reg[53] ;
  wire \axis_tdata_reg[55] ;
  wire \axis_tdata_reg[56] ;
  wire \axis_tdata_reg[57] ;
  wire \axis_tdata_reg[58] ;
  wire \axis_tdata_reg[5] ;
  wire \axis_tdata_reg[60] ;
  wire \axis_tdata_reg[61] ;
  wire \axis_tdata_reg[63] ;
  wire \axis_tdata_reg[64] ;
  wire \axis_tdata_reg[65] ;
  wire \axis_tdata_reg[66] ;
  wire \axis_tdata_reg[68] ;
  wire \axis_tdata_reg[69] ;
  wire \axis_tdata_reg[71] ;
  wire \axis_tdata_reg[72] ;
  wire \axis_tdata_reg[73] ;
  wire \axis_tdata_reg[74] ;
  wire \axis_tdata_reg[76] ;
  wire \axis_tdata_reg[77] ;
  wire \axis_tdata_reg[79] ;
  wire \axis_tdata_reg[7] ;
  wire \axis_tdata_reg[80] ;
  wire \axis_tdata_reg[81] ;
  wire \axis_tdata_reg[82] ;
  wire \axis_tdata_reg[84] ;
  wire \axis_tdata_reg[85] ;
  wire \axis_tdata_reg[87] ;
  wire \axis_tdata_reg[88] ;
  wire \axis_tdata_reg[89] ;
  wire \axis_tdata_reg[8] ;
  wire \axis_tdata_reg[90] ;
  wire \axis_tdata_reg[92] ;
  wire \axis_tdata_reg[93] ;
  wire \axis_tdata_reg[95] ;
  wire \axis_tdata_reg[96] ;
  wire \axis_tdata_reg[97] ;
  wire \axis_tdata_reg[98] ;
  wire \axis_tdata_reg[9] ;
  wire \axis_tkeep[15]_i_3_n_0 ;
  wire \axis_tkeep[31]_i_4_n_0 ;
  wire \axis_tkeep[47]_i_4_n_0 ;
  wire \axis_tkeep[63]_i_18_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_5_n_0 ;
  wire \axis_tkeep[63]_i_6_n_0 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[15]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[31]_1 ;
  wire \axis_tkeep_reg[31]_2 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[53] ;
  wire \axis_tkeep_reg[54] ;
  wire [0:0]\axis_tkeep_reg[6] ;
  wire \axis_tkeep_reg[6]_0 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [135:0]din;
  wire [118:0]dout;
  wire [129:1]\dout[0]_0 ;
  wire [2:0]full;
  wire [3:0]lbus_ena;
  wire [0:0]lbus_err;
  wire [1:0]lbus_mty;
  wire p_0_in;
  wire ptp_rd_en_i_3_n_0;
  wire ptp_rd_en_i_5_0;
  wire ptp_rd_en_i_5_1;
  wire ptp_rd_en_i_5_n_0;
  wire ptp_rd_en_i_9_n_0;
  wire ptp_rd_en_reg;
  wire ptp_rd_en_reg_0;
  wire ptp_rd_en_reg_1;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire \rd_ptr[2]_i_3__2_n_0 ;
  wire \rd_ptr[2]_i_4__0_0 ;
  wire \rd_ptr[2]_i_4__0_1 ;
  wire \rd_ptr[2]_i_4__0_2 ;
  wire \rd_ptr[2]_i_4__0_3 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr[2]_i_5__1_n_0 ;
  wire \rd_ptr[2]_i_6_n_0 ;
  wire \rd_ptr[2]_i_7_n_0 ;
  wire [52:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire [0:0]\rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [117:0]\rot_reg[1]_2 ;
  wire [34:0]\rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [159:0]rx_clk_1;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__0_n_0 ;
  wire \wr_ptr[2]_i_7_n_0 ;
  wire [0:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[0] ),
        .O(rx_clk_1[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [24]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[100] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [25]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[101] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [27]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[103] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[104] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[105] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [16]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[106] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [17]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[108] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [18]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[109] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [100]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[10] ),
        .O(rx_clk_1[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [20]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[111] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[112] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[113] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [9]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[114] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [10]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[116] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [11]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[117] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [13]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[119] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[120]_1 ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[121] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [2]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[122] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [3]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[124] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [4]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[125] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [6]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[127] ),
        .O(rx_clk_1[95]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[105]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [101]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[12] ),
        .O(rx_clk_1[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [46]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_121 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [110]),
        .O(\rot_reg[0]_122 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[98]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_114 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [43]),
        .O(\rot_reg[0]_115 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [102]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[13] ),
        .O(rx_clk_1[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [44]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [103]),
        .O(\rot_reg[0]_117 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [39]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_109 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_110 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [41]),
        .O(\rot_reg[0]_111 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [96]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [36]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [37]),
        .O(\rot_reg[0]_105 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_106 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [89]),
        .O(\rot_reg[0]_107 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [104]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[15] ),
        .O(rx_clk_1[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [34]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[81]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[82]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [82]),
        .O(\rot_reg[0]_102 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [30]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_94 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[16] ),
        .O(rx_clk_1[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[74]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [32]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [75]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [27]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[17] ),
        .O(rx_clk_1[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [29]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [68]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[56]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [25]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_86 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [93]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[18] ),
        .O(rx_clk_1[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [61]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[49]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [22]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [23]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [54]),
        .O(\rot_reg[0]_82 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[1] ),
        .O(rx_clk_1[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[42]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [18]),
        .O(\rot_reg[0]_73 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [20]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [47]),
        .O(\rot_reg[0]_77 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [15]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [94]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[20] ),
        .O(rx_clk_1[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [16]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[40]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [40]),
        .O(\rot_reg[0]_72 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_63 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [13]),
        .O(\rot_reg[0]_65 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [95]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[21] ),
        .O(rx_clk_1[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[32]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [33]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [9]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[25]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [11]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[26]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [26]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [6]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[18]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [8]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [19]),
        .O(\rot_reg[0]_57 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [97]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[23] ),
        .O(rx_clk_1[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[8]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [4]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [12]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[0]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_44 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[24] ),
        .O(rx_clk_1[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[1]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [1]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [2]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [5]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [30]),
        .O(\rot_reg[0]_142 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[25] ),
        .O(rx_clk_1[19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [111]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [28]),
        .O(\rot_reg[0]_141 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [86]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[26] ),
        .O(rx_clk_1[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [104]),
        .O(\rot_reg[0]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [26]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [97]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [24]),
        .O(\rot_reg[0]_139 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[90]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [90]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_32 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [87]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[28] ),
        .O(rx_clk_1[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [22]),
        .O(\rot_reg[0]_138 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [83]),
        .O(\rot_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [20]),
        .O(\rot_reg[0]_137 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [88]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[29] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [107]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[2] ),
        .O(rx_clk_1[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [76]),
        .O(\rot_reg[0]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [18]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [69]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [16]),
        .O(\rot_reg[0]_135 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [62]),
        .O(\rot_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [90]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[31] ),
        .O(rx_clk_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [14]),
        .O(\rot_reg[0]_134 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [55]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[32] ),
        .O(rx_clk_1[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[43]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [12]),
        .O(\rot_reg[0]_133 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[48]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [48]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [10]),
        .O(\rot_reg[0]_132 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[33] ),
        .O(rx_clk_1[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [41]),
        .O(\rot_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[29]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [8]),
        .O(\rot_reg[0]_131 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [79]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[34] ),
        .O(rx_clk_1[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[34]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [34]),
        .O(\rot_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [6]),
        .O(\rot_reg[0]_130 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [27]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[15]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [4]),
        .O(\rot_reg[0]_129 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [20]),
        .O(\rot_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [80]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[36] ),
        .O(rx_clk_1[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [2]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [13]),
        .O(\rot_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [0]),
        .O(\rot_reg[0]_127 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [81]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[37] ),
        .O(rx_clk_1[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [6]),
        .O(\rot_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[384] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[385] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [31]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[389]_0 ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [110]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[390]_0 ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[392] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[393] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [29]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[397] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [103]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[398] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [83]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[39] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[400] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[401] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [27]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[405] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [96]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[406] ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[408] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[409] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[40] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [25]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[413] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(dout[89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [89]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[414] ),
        .O(rx_clk_1[111]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[416] ),
        .O(rx_clk_1[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[417] ),
        .O(rx_clk_1[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[41] ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [23]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[421] ),
        .O(rx_clk_1[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [82]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[422] ),
        .O(rx_clk_1[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[424] ),
        .O(rx_clk_1[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[425] ),
        .O(rx_clk_1[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [21]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[429] ),
        .O(rx_clk_1[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [72]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[42] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [75]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[430] ),
        .O(rx_clk_1[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[432] ),
        .O(rx_clk_1[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[433] ),
        .O(rx_clk_1[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [19]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[437] ),
        .O(rx_clk_1[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [68]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[438] ),
        .O(rx_clk_1[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[440] ),
        .O(rx_clk_1[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[441] ),
        .O(rx_clk_1[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [17]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[445] ),
        .O(rx_clk_1[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [61]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[446] ),
        .O(rx_clk_1[127]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[448] ),
        .O(rx_clk_1[128]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[449] ),
        .O(rx_clk_1[129]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [73]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[44] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [15]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[453] ),
        .O(rx_clk_1[130]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [54]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[454] ),
        .O(rx_clk_1[131]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[456] ),
        .O(rx_clk_1[132]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[457] ),
        .O(rx_clk_1[133]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [74]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[45] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [13]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[461] ),
        .O(rx_clk_1[134]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [47]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[462] ),
        .O(rx_clk_1[135]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[464] ),
        .O(rx_clk_1[136]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[465] ),
        .O(rx_clk_1[137]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [11]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[469] ),
        .O(rx_clk_1[138]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [40]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[470] ),
        .O(rx_clk_1[139]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[472] ),
        .O(rx_clk_1[140]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[473] ),
        .O(rx_clk_1[141]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [9]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[477] ),
        .O(rx_clk_1[142]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(dout[33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [33]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[478] ),
        .O(rx_clk_1[143]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [76]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[47] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[480] ),
        .O(rx_clk_1[144]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[481] ),
        .O(rx_clk_1[145]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [7]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[485] ),
        .O(rx_clk_1[146]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [26]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[486] ),
        .O(rx_clk_1[147]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[488] ),
        .O(rx_clk_1[148]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[489] ),
        .O(rx_clk_1[149]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[48] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [5]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[493] ),
        .O(rx_clk_1[150]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [19]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[494] ),
        .O(rx_clk_1[151]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[496] ),
        .O(rx_clk_1[152]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[497] ),
        .O(rx_clk_1[153]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[49] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [108]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[4] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [3]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[501] ),
        .O(rx_clk_1[154]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [12]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[502] ),
        .O(rx_clk_1[155]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[504]_0 ),
        .O(rx_clk_1[156]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[505] ),
        .O(rx_clk_1[157]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [1]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[509]_0 ),
        .O(rx_clk_1[158]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [65]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[50] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [5]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[510] ),
        .O(rx_clk_1[159]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [66]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[52] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [67]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[53] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [69]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[55] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[56] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[57] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [58]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[58] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [109]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[5] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [59]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[60] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [60]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[61] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [62]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[63] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[64] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[65] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [51]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[66] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [52]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[68] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [53]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[69] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [55]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[71] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[72] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[73] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [44]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[74] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [45]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[76] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [46]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[77] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [48]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[79] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [111]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[7] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[80] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[81] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [37]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[82] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [38]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[84] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [39]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[85] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [41]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[87] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[88] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[89] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[8] ),
        .O(rx_clk_1[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [30]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[90] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [31]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[92] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [32]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[93] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [34]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[95] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[96] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[97] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [23]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[98] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[9] ),
        .O(rx_clk_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[13]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[14]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFD1)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(SR[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[15]_i_2 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h4EBE)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\axis_tkeep[63]_i_18_n_0 ),
        .O(\axis_tkeep[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[113]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [114]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[6]_0 ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_7 
       (.I0(\dout[0]_0 [129]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_1 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_8 
       (.I0(dout[112]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(lbus_mty[0]));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[15]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[1]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[2]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[31]_i_1 
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[113]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_12 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[112]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [48]),
        .O(\rot_reg[0]_123 ));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep[63]_i_18_n_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\axis_tkeep[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[0]),
        .I3(lbus_mty[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[113]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [32]),
        .O(\rot_reg[0]_143 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_11 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rd_ptr_reg[0]_1 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'hDCFF)) 
    \axis_tkeep[47]_i_4 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_18_n_0 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[47]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFF8B)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(SR[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_10 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[53] ),
        .O(rx_clk_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_13 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(data_valid[1]),
        .I2(Q[0]),
        .I3(data_valid[2]),
        .I4(Q[1]),
        .I5(data_valid[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_18 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rd_ptr[2]_i_4__0_2 ),
        .I2(\rot_reg[0]_2 ),
        .I3(\rd_ptr[2]_i_4__0_3 ),
        .O(\axis_tkeep[63]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_19 
       (.I0(\rot_reg[1]_0 ),
        .I1(\rd_ptr[2]_i_4__0_0 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rd_ptr[2]_i_4__0_1 ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFFF777F777)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_5 ),
        .I1(\rot_reg[0]_6 ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\axis_tkeep_reg[31]_1 ),
        .I4(\axis_tkeep[63]_i_6_n_0 ),
        .I5(\axis_tkeep_reg[31]_2 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \axis_tkeep[63]_i_5 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .O(\axis_tkeep[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .I4(\rot_reg[1]_2 [117]),
        .I5(\rot_reg[1]_3 [34]),
        .O(\axis_tkeep[63]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_9 
       (.I0(\dout[0]_0 [129]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[54] ),
        .O(rx_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[6]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[7]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h9810)) 
    axis_tlast_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_3
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [116]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_6
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [116]),
        .O(\rot_reg[0]_126 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tvalid_i_1
       (.I0(lbus_ena[1]),
        .I1(lbus_ena[0]),
        .I2(lbus_ena[3]),
        .I3(lbus_ena[2]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_2
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[1]));
  LUT4 #(
    .INIT(16'h002E)) 
    axis_tvalid_i_3
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(lbus_ena[0]));
  LUT4 #(
    .INIT(16'h0074)) 
    axis_tvalid_i_4
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(lbus_ena[3]));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_5
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID(din[7:6]),
        .DIE(din[9:8]),
        .DIF(din[11:10]),
        .DIG(din[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [1],dout[0]}),
        .DOB(dout[2:1]),
        .DOC(dout[4:3]),
        .DOD(dout[6:5]),
        .DOE({\dout[0]_0 [9],dout[7]}),
        .DOF(dout[9:8]),
        .DOG(dout[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[113:112]),
        .DIB(din[115:114]),
        .DIC(din[117:116]),
        .DID(din[119:118]),
        .DIE(din[121:120]),
        .DIF(din[123:122]),
        .DIG(din[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [113],dout[98]}),
        .DOB(dout[100:99]),
        .DOC(dout[102:101]),
        .DOD(dout[104:103]),
        .DOE({\dout[0]_0 [121],dout[105]}),
        .DOF(dout[107:106]),
        .DOG(dout[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[127:126]),
        .DIB(din[129:128]),
        .DIC(din[131:130]),
        .DID(din[133:132]),
        .DIE(din[135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[111:110]),
        .DOB({\dout[0]_0 [129],dout[112]}),
        .DOC(dout[114:113]),
        .DOD(dout[116:115]),
        .DOE(dout[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[15:14]),
        .DIB(din[17:16]),
        .DIC(din[19:18]),
        .DID(din[21:20]),
        .DIE(din[23:22]),
        .DIF(din[25:24]),
        .DIG(din[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[13:12]),
        .DOB({\dout[0]_0 [17],dout[14]}),
        .DOC(dout[16:15]),
        .DOD(dout[18:17]),
        .DOE(dout[20:19]),
        .DOF({\dout[0]_0 [25],dout[21]}),
        .DOG(dout[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[29:28]),
        .DIB(din[31:30]),
        .DIC(din[33:32]),
        .DID(din[35:34]),
        .DIE(din[37:36]),
        .DIF(din[39:38]),
        .DIG(din[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[25:24]),
        .DOB(dout[27:26]),
        .DOC({\dout[0]_0 [33],dout[28]}),
        .DOD(dout[30:29]),
        .DOE(dout[32:31]),
        .DOF(dout[34:33]),
        .DOG({\dout[0]_0 [41],dout[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[43:42]),
        .DIB(din[45:44]),
        .DIC(din[47:46]),
        .DID(din[49:48]),
        .DIE(din[51:50]),
        .DIF(din[53:52]),
        .DIG(din[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[37:36]),
        .DOB(dout[39:38]),
        .DOC(dout[41:40]),
        .DOD({\dout[0]_0 [49],dout[42]}),
        .DOE(dout[44:43]),
        .DOF(dout[46:45]),
        .DOG(dout[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[57:56]),
        .DIB(din[59:58]),
        .DIC(din[61:60]),
        .DID(din[63:62]),
        .DIE(din[65:64]),
        .DIF(din[67:66]),
        .DIG(din[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [57],dout[49]}),
        .DOB(dout[51:50]),
        .DOC(dout[53:52]),
        .DOD(dout[55:54]),
        .DOE({\dout[0]_0 [65],dout[56]}),
        .DOF(dout[58:57]),
        .DOG(dout[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[71:70]),
        .DIB(din[73:72]),
        .DIC(din[75:74]),
        .DID(din[77:76]),
        .DIE(din[79:78]),
        .DIF(din[81:80]),
        .DIG(din[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[62:61]),
        .DOB({\dout[0]_0 [73],dout[63]}),
        .DOC(dout[65:64]),
        .DOD(dout[67:66]),
        .DOE(dout[69:68]),
        .DOF({\dout[0]_0 [81],dout[70]}),
        .DOG(dout[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[85:84]),
        .DIB(din[87:86]),
        .DIC(din[89:88]),
        .DID(din[91:90]),
        .DIE(din[93:92]),
        .DIF(din[95:94]),
        .DIG(din[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[74:73]),
        .DOB(dout[76:75]),
        .DOC({\dout[0]_0 [89],dout[77]}),
        .DOD(dout[79:78]),
        .DOE(dout[81:80]),
        .DOF(dout[83:82]),
        .DOG({\dout[0]_0 [97],dout[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[99:98]),
        .DIB(din[101:100]),
        .DIC(din[103:102]),
        .DID(din[105:104]),
        .DIE(din[107:106]),
        .DIF(din[109:108]),
        .DIG(din[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[86:85]),
        .DOB(dout[88:87]),
        .DOC(dout[90:89]),
        .DOD({\dout[0]_0 [105],dout[91]}),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ptp_rd_en_i_1
       (.I0(lbus_ena[2]),
        .I1(ptp_rd_en_reg),
        .I2(ptp_rd_en_i_3_n_0),
        .I3(lbus_ena[1]),
        .I4(ptp_rd_en_reg_0),
        .I5(ptp_rd_en_i_5_n_0),
        .O(ptp_rd_en_i_5_0));
  LUT5 #(
    .INIT(32'h00000454)) 
    ptp_rd_en_i_3
       (.I0(\axis_tkeep[63]_i_6_n_0 ),
        .I1(\axis_tkeep[63]_i_5_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .I4(ptp_rd_en_reg_1),
        .O(ptp_rd_en_i_3_n_0));
  LUT5 #(
    .INIT(32'h00001510)) 
    ptp_rd_en_i_5
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[1] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\axis_tkeep[15]_i_3_n_0 ),
        .I4(ptp_rd_en_i_9_n_0),
        .O(ptp_rd_en_i_5_n_0));
  LUT4 #(
    .INIT(16'hC840)) 
    ptp_rd_en_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC480)) 
    ptp_rd_en_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rd_ptr_reg[0]_0 [50]),
        .O(\rot_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_9
       (.I0(dout[115]),
        .I1(\rot_reg[0]_147 ),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rot_reg[1]_2 [115]),
        .I4(ptp_rd_en_i_5_1),
        .O(ptp_rd_en_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A222A222A222)) 
    \rd_ptr[2]_i_1 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(dout[118]),
        .I2(\rd_ptr_reg[2]_2 ),
        .I3(\rd_ptr[2]_i_5__1_n_0 ),
        .I4(Q[0]),
        .I5(\rd_ptr[2]_i_6_n_0 ),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h8A880000FFFF0000)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(\rd_ptr[2]_i_3__2_n_0 ),
        .I2(Q[0]),
        .I3(\rd_ptr[2]_i_4__2_n_0 ),
        .I4(data_valid[2]),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_3__2 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\axis_tdata_reg[504] ),
        .O(\rd_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0222B0330020BF30)) 
    \rd_ptr[2]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rot_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h04004440707F6660)) 
    \rd_ptr[2]_i_4__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rot_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0000000060666F60)) 
    \rd_ptr[2]_i_4__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_19_n_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_5__1 
       (.I0(\rot_reg[0]_147 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\rd_ptr_reg[2]_3 ),
        .O(\rd_ptr[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000909900009F90)) 
    \rd_ptr[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rd_ptr[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0A02)) 
    \rd_ptr[2]_i_7 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rd_ptr[2]_i_7_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(rd_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[0]_144 ),
        .I2(\rot_reg[0]_145 ),
        .I3(\rot_reg[0]_146 ),
        .I4(Q[0]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_12 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_3 [33]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\rot_reg[0]_147 ),
        .I5(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[1]_2 [117]),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\rot_reg[1]_3 [34]),
        .I5(\rot_reg[1]_4 ),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h7577555575777577)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[1]_5 ),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [117]),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__0 
       (.I0(din[135]),
        .I1(full[1]),
        .I2(full[2]),
        .I3(\wr_ptr_reg[2]_0 ),
        .I4(full[0]),
        .I5(\wr_ptr[2]_i_7_n_0 ),
        .O(\wr_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_7 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_7_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module cmac_usplus_0_cmac_usplus_0_fifo_23
   (D,
    rx_clk_0,
    \wr_ptr_reg[2]_0 ,
    E,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot[1]_i_12 ,
    data_valid,
    dout,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[0]_4 ,
    SR,
    \axis_tkeep[63]_i_3 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    rx_clk_1,
    lbus_err,
    rx_clk_2,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \axis_tkeep_reg[22] ,
    rx_enaout0,
    full,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep[63]_i_3_0 ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rot_reg[1]_1 ,
    axis_tlast_reg,
    axis_tlast_reg_0,
    \rot_reg[1]_2 ,
    Q,
    \axis_tkeep[63]_i_17_0 ,
    axis_tlast_reg_1,
    axis_tlast_reg_2,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rot_reg[0]_124 ,
    \axis_tkeep_reg[8] ,
    \rot_reg[0]_125 ,
    axis_tlast_reg_3,
    \axis_tdata_reg[6] ,
    \axis_tdata_reg[3] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[248] ,
    \axis_tdata_reg[248]_0 ,
    \axis_tdata_reg[248]_1 ,
    \axis_tdata_reg[250] ,
    \axis_tdata_reg[251] ,
    \axis_tdata_reg[253] ,
    \axis_tdata_reg[255] ,
    \axis_tdata_reg[240] ,
    \axis_tdata_reg[242] ,
    \axis_tdata_reg[243] ,
    \axis_tdata_reg[245] ,
    \axis_tdata_reg[247] ,
    \axis_tdata_reg[232] ,
    \axis_tdata_reg[234] ,
    \axis_tdata_reg[235] ,
    \axis_tdata_reg[237] ,
    \axis_tdata_reg[239] ,
    \axis_tdata_reg[224] ,
    \axis_tdata_reg[226] ,
    \axis_tdata_reg[227] ,
    \axis_tdata_reg[229] ,
    \axis_tdata_reg[231] ,
    \axis_tdata_reg[216] ,
    \axis_tdata_reg[218] ,
    \axis_tdata_reg[219] ,
    \axis_tdata_reg[221] ,
    \axis_tdata_reg[223] ,
    \axis_tdata_reg[208] ,
    \axis_tdata_reg[210] ,
    \axis_tdata_reg[211] ,
    \axis_tdata_reg[213] ,
    \axis_tdata_reg[215] ,
    \axis_tdata_reg[200] ,
    \axis_tdata_reg[202] ,
    \axis_tdata_reg[203] ,
    \axis_tdata_reg[205] ,
    \axis_tdata_reg[207] ,
    \axis_tdata_reg[192] ,
    \axis_tdata_reg[194] ,
    \axis_tdata_reg[195] ,
    \axis_tdata_reg[197] ,
    \axis_tdata_reg[199] ,
    \axis_tdata_reg[184] ,
    \axis_tdata_reg[186] ,
    \axis_tdata_reg[187] ,
    \axis_tdata_reg[189] ,
    \axis_tdata_reg[191] ,
    \axis_tdata_reg[176] ,
    \axis_tdata_reg[178] ,
    \axis_tdata_reg[179] ,
    \axis_tdata_reg[181] ,
    \axis_tdata_reg[183] ,
    \axis_tdata_reg[168] ,
    \axis_tdata_reg[170] ,
    \axis_tdata_reg[171] ,
    \axis_tdata_reg[173] ,
    \axis_tdata_reg[175] ,
    \axis_tdata_reg[160] ,
    \axis_tdata_reg[162] ,
    \axis_tdata_reg[163] ,
    \axis_tdata_reg[165] ,
    \axis_tdata_reg[167] ,
    \axis_tdata_reg[152] ,
    \axis_tdata_reg[154] ,
    \axis_tdata_reg[155] ,
    \axis_tdata_reg[157] ,
    \axis_tdata_reg[159] ,
    \axis_tdata_reg[144] ,
    \axis_tdata_reg[146] ,
    \axis_tdata_reg[147] ,
    \axis_tdata_reg[149] ,
    \axis_tdata_reg[151] ,
    \axis_tdata_reg[136] ,
    \axis_tdata_reg[138] ,
    \axis_tdata_reg[139] ,
    \axis_tdata_reg[141] ,
    \axis_tdata_reg[143] ,
    \axis_tdata_reg[128] ,
    \axis_tdata_reg[130] ,
    \axis_tdata_reg[131] ,
    \axis_tdata_reg[133] ,
    \axis_tdata_reg[135] ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[22]_0 ,
    \axis_tkeep_reg[22]_1 ,
    \axis_tdata_reg[126] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[126]_0 ,
    \axis_tdata_reg[115] ,
    \axis_tdata_reg[118] ,
    \axis_tdata_reg[107] ,
    \axis_tdata_reg[110] ,
    \axis_tdata_reg[99] ,
    \axis_tdata_reg[102] ,
    \axis_tdata_reg[91] ,
    \axis_tdata_reg[94] ,
    \axis_tdata_reg[83] ,
    \axis_tdata_reg[86] ,
    \axis_tdata_reg[75] ,
    \axis_tdata_reg[78] ,
    \axis_tdata_reg[67] ,
    \axis_tdata_reg[70] ,
    \axis_tdata_reg[59] ,
    \axis_tdata_reg[62] ,
    \axis_tdata_reg[51] ,
    \axis_tdata_reg[54] ,
    \axis_tdata_reg[43] ,
    \axis_tdata_reg[46] ,
    \axis_tdata_reg[35] ,
    \axis_tdata_reg[38] ,
    \axis_tdata_reg[27] ,
    \axis_tdata_reg[30] ,
    \axis_tdata_reg[19] ,
    \axis_tdata_reg[22] ,
    \axis_tdata_reg[11] ,
    \axis_tdata_reg[14] ,
    \axis_tdata_reg[3]_0 ,
    \axis_tdata_reg[6]_0 ,
    \axis_tkeep_reg[8]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    rx_clk,
    \axis_tdata_reg[135]_0 );
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [0:0]E;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot[1]_i_12 ;
  output [0:0]data_valid;
  output [135:0]dout;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[0]_4 ;
  output [0:0]SR;
  output \axis_tkeep[63]_i_3 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output [111:0]rx_clk_1;
  output [0:0]lbus_err;
  output rx_clk_2;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  input [0:0]\axis_tkeep_reg[22] ;
  input rx_enaout0;
  input [2:0]full;
  input \rot_reg[0]_121 ;
  input \rot_reg[0]_122 ;
  input \rot_reg[0]_123 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [2:0]\axis_tkeep[63]_i_3_0 ;
  input [118:0]\rd_ptr_reg[0]_0 ;
  input \rd_ptr_reg[0]_1 ;
  input [34:0]\rot_reg[1]_1 ;
  input axis_tlast_reg;
  input axis_tlast_reg_0;
  input \rot_reg[1]_2 ;
  input [1:0]Q;
  input [35:0]\axis_tkeep[63]_i_17_0 ;
  input axis_tlast_reg_1;
  input axis_tlast_reg_2;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [0:0]\rd_ptr_reg[0]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rot_reg[0]_124 ;
  input \axis_tkeep_reg[8] ;
  input \rot_reg[0]_125 ;
  input axis_tlast_reg_3;
  input \axis_tdata_reg[6] ;
  input \axis_tdata_reg[3] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[248] ;
  input \axis_tdata_reg[248]_0 ;
  input \axis_tdata_reg[248]_1 ;
  input \axis_tdata_reg[250] ;
  input \axis_tdata_reg[251] ;
  input \axis_tdata_reg[253] ;
  input \axis_tdata_reg[255] ;
  input \axis_tdata_reg[240] ;
  input \axis_tdata_reg[242] ;
  input \axis_tdata_reg[243] ;
  input \axis_tdata_reg[245] ;
  input \axis_tdata_reg[247] ;
  input \axis_tdata_reg[232] ;
  input \axis_tdata_reg[234] ;
  input \axis_tdata_reg[235] ;
  input \axis_tdata_reg[237] ;
  input \axis_tdata_reg[239] ;
  input \axis_tdata_reg[224] ;
  input \axis_tdata_reg[226] ;
  input \axis_tdata_reg[227] ;
  input \axis_tdata_reg[229] ;
  input \axis_tdata_reg[231] ;
  input \axis_tdata_reg[216] ;
  input \axis_tdata_reg[218] ;
  input \axis_tdata_reg[219] ;
  input \axis_tdata_reg[221] ;
  input \axis_tdata_reg[223] ;
  input \axis_tdata_reg[208] ;
  input \axis_tdata_reg[210] ;
  input \axis_tdata_reg[211] ;
  input \axis_tdata_reg[213] ;
  input \axis_tdata_reg[215] ;
  input \axis_tdata_reg[200] ;
  input \axis_tdata_reg[202] ;
  input \axis_tdata_reg[203] ;
  input \axis_tdata_reg[205] ;
  input \axis_tdata_reg[207] ;
  input \axis_tdata_reg[192] ;
  input \axis_tdata_reg[194] ;
  input \axis_tdata_reg[195] ;
  input \axis_tdata_reg[197] ;
  input \axis_tdata_reg[199] ;
  input \axis_tdata_reg[184] ;
  input \axis_tdata_reg[186] ;
  input \axis_tdata_reg[187] ;
  input \axis_tdata_reg[189] ;
  input \axis_tdata_reg[191] ;
  input \axis_tdata_reg[176] ;
  input \axis_tdata_reg[178] ;
  input \axis_tdata_reg[179] ;
  input \axis_tdata_reg[181] ;
  input \axis_tdata_reg[183] ;
  input \axis_tdata_reg[168] ;
  input \axis_tdata_reg[170] ;
  input \axis_tdata_reg[171] ;
  input \axis_tdata_reg[173] ;
  input \axis_tdata_reg[175] ;
  input \axis_tdata_reg[160] ;
  input \axis_tdata_reg[162] ;
  input \axis_tdata_reg[163] ;
  input \axis_tdata_reg[165] ;
  input \axis_tdata_reg[167] ;
  input \axis_tdata_reg[152] ;
  input \axis_tdata_reg[154] ;
  input \axis_tdata_reg[155] ;
  input \axis_tdata_reg[157] ;
  input \axis_tdata_reg[159] ;
  input \axis_tdata_reg[144] ;
  input \axis_tdata_reg[146] ;
  input \axis_tdata_reg[147] ;
  input \axis_tdata_reg[149] ;
  input \axis_tdata_reg[151] ;
  input \axis_tdata_reg[136] ;
  input \axis_tdata_reg[138] ;
  input \axis_tdata_reg[139] ;
  input \axis_tdata_reg[141] ;
  input \axis_tdata_reg[143] ;
  input \axis_tdata_reg[128] ;
  input \axis_tdata_reg[130] ;
  input \axis_tdata_reg[131] ;
  input \axis_tdata_reg[133] ;
  input \axis_tdata_reg[135] ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[22]_0 ;
  input \axis_tkeep_reg[22]_1 ;
  input \axis_tdata_reg[126] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[126]_0 ;
  input \axis_tdata_reg[115] ;
  input \axis_tdata_reg[118] ;
  input \axis_tdata_reg[107] ;
  input \axis_tdata_reg[110] ;
  input \axis_tdata_reg[99] ;
  input \axis_tdata_reg[102] ;
  input \axis_tdata_reg[91] ;
  input \axis_tdata_reg[94] ;
  input \axis_tdata_reg[83] ;
  input \axis_tdata_reg[86] ;
  input \axis_tdata_reg[75] ;
  input \axis_tdata_reg[78] ;
  input \axis_tdata_reg[67] ;
  input \axis_tdata_reg[70] ;
  input \axis_tdata_reg[59] ;
  input \axis_tdata_reg[62] ;
  input \axis_tdata_reg[51] ;
  input \axis_tdata_reg[54] ;
  input \axis_tdata_reg[43] ;
  input \axis_tdata_reg[46] ;
  input \axis_tdata_reg[35] ;
  input \axis_tdata_reg[38] ;
  input \axis_tdata_reg[27] ;
  input \axis_tdata_reg[30] ;
  input \axis_tdata_reg[19] ;
  input \axis_tdata_reg[22] ;
  input \axis_tdata_reg[11] ;
  input \axis_tdata_reg[14] ;
  input \axis_tdata_reg[3]_0 ;
  input \axis_tdata_reg[6]_0 ;
  input \axis_tkeep_reg[8]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input rx_clk;
  input [135:0]\axis_tdata_reg[135]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[102] ;
  wire \axis_tdata_reg[107] ;
  wire \axis_tdata_reg[110] ;
  wire \axis_tdata_reg[115] ;
  wire \axis_tdata_reg[118] ;
  wire \axis_tdata_reg[11] ;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[126] ;
  wire \axis_tdata_reg[126]_0 ;
  wire \axis_tdata_reg[128] ;
  wire \axis_tdata_reg[130] ;
  wire \axis_tdata_reg[131] ;
  wire \axis_tdata_reg[133] ;
  wire \axis_tdata_reg[135] ;
  wire [135:0]\axis_tdata_reg[135]_0 ;
  wire \axis_tdata_reg[136] ;
  wire \axis_tdata_reg[138] ;
  wire \axis_tdata_reg[139] ;
  wire \axis_tdata_reg[141] ;
  wire \axis_tdata_reg[143] ;
  wire \axis_tdata_reg[144] ;
  wire \axis_tdata_reg[146] ;
  wire \axis_tdata_reg[147] ;
  wire \axis_tdata_reg[149] ;
  wire \axis_tdata_reg[14] ;
  wire \axis_tdata_reg[151] ;
  wire \axis_tdata_reg[152] ;
  wire \axis_tdata_reg[154] ;
  wire \axis_tdata_reg[155] ;
  wire \axis_tdata_reg[157] ;
  wire \axis_tdata_reg[159] ;
  wire \axis_tdata_reg[160] ;
  wire \axis_tdata_reg[162] ;
  wire \axis_tdata_reg[163] ;
  wire \axis_tdata_reg[165] ;
  wire \axis_tdata_reg[167] ;
  wire \axis_tdata_reg[168] ;
  wire \axis_tdata_reg[170] ;
  wire \axis_tdata_reg[171] ;
  wire \axis_tdata_reg[173] ;
  wire \axis_tdata_reg[175] ;
  wire \axis_tdata_reg[176] ;
  wire \axis_tdata_reg[178] ;
  wire \axis_tdata_reg[179] ;
  wire \axis_tdata_reg[181] ;
  wire \axis_tdata_reg[183] ;
  wire \axis_tdata_reg[184] ;
  wire \axis_tdata_reg[186] ;
  wire \axis_tdata_reg[187] ;
  wire \axis_tdata_reg[189] ;
  wire \axis_tdata_reg[191] ;
  wire \axis_tdata_reg[192] ;
  wire \axis_tdata_reg[194] ;
  wire \axis_tdata_reg[195] ;
  wire \axis_tdata_reg[197] ;
  wire \axis_tdata_reg[199] ;
  wire \axis_tdata_reg[19] ;
  wire \axis_tdata_reg[200] ;
  wire \axis_tdata_reg[202] ;
  wire \axis_tdata_reg[203] ;
  wire \axis_tdata_reg[205] ;
  wire \axis_tdata_reg[207] ;
  wire \axis_tdata_reg[208] ;
  wire \axis_tdata_reg[210] ;
  wire \axis_tdata_reg[211] ;
  wire \axis_tdata_reg[213] ;
  wire \axis_tdata_reg[215] ;
  wire \axis_tdata_reg[216] ;
  wire \axis_tdata_reg[218] ;
  wire \axis_tdata_reg[219] ;
  wire \axis_tdata_reg[221] ;
  wire \axis_tdata_reg[223] ;
  wire \axis_tdata_reg[224] ;
  wire \axis_tdata_reg[226] ;
  wire \axis_tdata_reg[227] ;
  wire \axis_tdata_reg[229] ;
  wire \axis_tdata_reg[22] ;
  wire \axis_tdata_reg[231] ;
  wire \axis_tdata_reg[232] ;
  wire \axis_tdata_reg[234] ;
  wire \axis_tdata_reg[235] ;
  wire \axis_tdata_reg[237] ;
  wire \axis_tdata_reg[239] ;
  wire \axis_tdata_reg[240] ;
  wire \axis_tdata_reg[242] ;
  wire \axis_tdata_reg[243] ;
  wire \axis_tdata_reg[245] ;
  wire \axis_tdata_reg[247] ;
  wire \axis_tdata_reg[248] ;
  wire \axis_tdata_reg[248]_0 ;
  wire \axis_tdata_reg[248]_1 ;
  wire \axis_tdata_reg[250] ;
  wire \axis_tdata_reg[251] ;
  wire \axis_tdata_reg[253] ;
  wire \axis_tdata_reg[255] ;
  wire \axis_tdata_reg[27] ;
  wire \axis_tdata_reg[30] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[35] ;
  wire \axis_tdata_reg[38] ;
  wire \axis_tdata_reg[3] ;
  wire \axis_tdata_reg[3]_0 ;
  wire \axis_tdata_reg[43] ;
  wire \axis_tdata_reg[46] ;
  wire \axis_tdata_reg[51] ;
  wire \axis_tdata_reg[54] ;
  wire \axis_tdata_reg[59] ;
  wire \axis_tdata_reg[62] ;
  wire \axis_tdata_reg[67] ;
  wire \axis_tdata_reg[6] ;
  wire \axis_tdata_reg[6]_0 ;
  wire \axis_tdata_reg[70] ;
  wire \axis_tdata_reg[75] ;
  wire \axis_tdata_reg[78] ;
  wire \axis_tdata_reg[83] ;
  wire \axis_tdata_reg[86] ;
  wire \axis_tdata_reg[91] ;
  wire \axis_tdata_reg[94] ;
  wire \axis_tdata_reg[99] ;
  wire [35:0]\axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_27_n_0 ;
  wire \axis_tkeep[63]_i_29_n_0 ;
  wire \axis_tkeep[63]_i_3 ;
  wire [2:0]\axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire [0:0]\axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire \axis_tkeep_reg[22]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[8] ;
  wire \axis_tkeep_reg[8]_0 ;
  wire axis_tlast_i_2_n_0;
  wire axis_tlast_i_4_n_0;
  wire axis_tlast_reg;
  wire axis_tlast_reg_0;
  wire axis_tlast_reg_1;
  wire axis_tlast_reg_2;
  wire axis_tlast_reg_3;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [4:4]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire [118:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire [0:0]\rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rot[1]_i_12 ;
  wire \rot[1]_i_4_n_0 ;
  wire \rot[1]_i_6_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire [34:0]\rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [111:0]rx_clk_1;
  wire rx_clk_2;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__1_n_0 ;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [26]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[102] ),
        .O(rx_clk_1[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [4]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[107] ),
        .O(rx_clk_1[26]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [19]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[110] ),
        .O(rx_clk_1[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [2]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[115] ),
        .O(rx_clk_1[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [12]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[118] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [28]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[11] ),
        .O(rx_clk_1[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [0]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[123] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [5]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[126]_0 ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [105]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[128] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [106]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[130] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [107]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[131] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(dout[125]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [109]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[133] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [111]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[135] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [98]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[136] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [99]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[138] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [100]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[139] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [102]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[141] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [104]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[143] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [91]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[144] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [92]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[146] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [93]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[147] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [95]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[149] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [103]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[14] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [97]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[151] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [84]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[152] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [85]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[154] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [86]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[155] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [88]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[157] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [90]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[159] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [77]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[160] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [78]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[162] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [79]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[163] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(dout[93]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [81]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[165] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [83]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[167] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [70]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[168] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [71]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[170] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [72]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[171] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [74]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[173] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [76]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[175] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [63]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[176] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [64]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[178] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [65]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[179] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [67]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[181] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [69]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[183] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [56]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[184] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [57]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[186] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [58]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[187] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [60]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[189] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [62]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[191] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [49]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[192] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [50]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[194] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [51]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[195] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [53]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[197] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [55]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[199] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [26]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[19] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [42]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[200] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [43]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[202] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [44]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[203] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [46]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[205] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [48]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[207] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [35]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[208] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [36]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[210] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [37]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[211] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [39]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[213] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [41]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[215] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [28]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[216] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [29]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[218] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [30]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[219] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(dout[37]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [32]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[221] ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [34]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[223] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [21]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[224] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [22]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[226] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [23]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[227] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [25]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[229] ),
        .O(rx_clk_1[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [96]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[22] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [27]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[231] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [14]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[232] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [15]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[234] ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [16]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[235] ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [18]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[237] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [20]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[239] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [7]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[240] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [8]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[242] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [9]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[243] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [11]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[245] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [13]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[247] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [0]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[248]_1 ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [1]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[250] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [2]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[251] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [4]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[253] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [6]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[255] ),
        .O(rx_clk_1[111]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[120]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [105]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [30]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [31]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [110]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[112]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [98]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [28]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [29]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [103]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [91]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [26]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_88 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [27]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [96]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [24]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[27] ),
        .O(rx_clk_1[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [84]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [24]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [25]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [89]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [77]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [22]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [23]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [82]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[80]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [20]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [21]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [75]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[72]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [63]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [18]),
        .O(\rot_reg[0]_67 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_68 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [19]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [89]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[30] ),
        .O(rx_clk_1[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [68]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [56]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [16]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [17]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [61]),
        .O(\rot_reg[0]_65 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[56]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [14]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [15]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [54]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[48]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [12]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[52]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_53 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [13]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[54]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[40]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [10]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[44]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [11]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[46]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[32]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_41 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [8]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [9]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[38]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[24]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [6]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[28]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [7]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[30]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_40 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [22]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[35] ),
        .O(rx_clk_1[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[16]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [4]),
        .O(\rot_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[20]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [5]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [2]),
        .O(\rot_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[12]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [3]),
        .O(\rot_reg[0]_29 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[14]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[0]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [0]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[4]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [1]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[6]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[125]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [31]),
        .O(\rot_reg[0]_120 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [82]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[38] ),
        .O(rx_clk_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[117]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [29]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [30]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[3]_0 ),
        .O(rx_clk_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[109]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [27]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[101]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [25]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[93]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [23]),
        .O(\rot_reg[0]_116 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[85]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [21]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[77]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [19]),
        .O(\rot_reg[0]_114 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [20]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[43] ),
        .O(rx_clk_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[69]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [17]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[61]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [15]),
        .O(\rot_reg[0]_112 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[53]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [13]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[45]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [11]),
        .O(\rot_reg[0]_110 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [75]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[46] ),
        .O(rx_clk_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[37]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [9]),
        .O(\rot_reg[0]_109 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[29]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [7]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[21]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [5]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[13]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [3]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_4 
       (.I0(axis_tlast_reg),
        .I1(dout[5]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [1]),
        .O(\rot_reg[0]_105 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [18]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[51] ),
        .O(rx_clk_1[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [68]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[54] ),
        .O(rx_clk_1[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [16]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[59] ),
        .O(rx_clk_1[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [61]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[62] ),
        .O(rx_clk_1[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [14]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[67] ),
        .O(rx_clk_1[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [110]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[6]_0 ),
        .O(rx_clk_1[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [54]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[70] ),
        .O(rx_clk_1[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [12]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[75] ),
        .O(rx_clk_1[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [47]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[78] ),
        .O(rx_clk_1[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [10]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[83] ),
        .O(rx_clk_1[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [40]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[86] ),
        .O(rx_clk_1[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [8]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[91] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [33]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[94] ),
        .O(rx_clk_1[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [6]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[99] ),
        .O(rx_clk_1[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[131]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\axis_tkeep[63]_i_17_0 [32]),
        .I3(axis_tlast_reg_0),
        .I4(\axis_tkeep_reg[8]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[17]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[18]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[19]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[22] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[21]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[22]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[23]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[25]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[26]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[27]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[29]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[30]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[31]_i_2 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_5 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [114]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_1 ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_6 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [113]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_8 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [112]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[31] ),
        .O(lbus_mty));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_12 
       (.I0(axis_tlast_reg_0),
        .I1(dout[128]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [112]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(axis_tlast_reg_0),
        .I1(dout[131]),
        .I2(axis_tlast_reg),
        .I3(\rot_reg[1]_1 [32]),
        .O(\rot_reg[0]_102 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_11 
       (.I0(data_valid),
        .I1(\axis_tkeep[63]_i_3_0 [2]),
        .I2(Q[0]),
        .I3(\axis_tkeep[63]_i_3_0 [0]),
        .I4(Q[1]),
        .I5(\axis_tkeep[63]_i_3_0 [1]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_27_n_0 ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_5_0 ),
        .I3(\axis_tkeep[63]_i_29_n_0 ),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_24 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\rot_reg[1]_1 [34]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\axis_tkeep[63]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h5410)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\axis_tkeep[63]_i_17_0 [35]),
        .O(\axis_tkeep[63]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\rd_ptr_reg[0]_0 [118]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(axis_tlast_i_2_n_0),
        .I2(axis_tlast_reg_2),
        .I3(\rot_reg[0]_1 ),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_4 ),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(axis_tlast_reg_1),
        .I2(axis_tlast_i_4_n_0),
        .I3(axis_tlast_reg_2),
        .O(\rot_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h018945CD23AB67EF)) 
    axis_tlast_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .I4(\axis_tkeep[63]_i_17_0 [34]),
        .I5(\rd_ptr_reg[0]_0 [116]),
        .O(axis_tlast_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_4
       (.I0(dout[133]),
        .I1(axis_tlast_reg),
        .I2(axis_tlast_reg_0),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .I4(axis_tlast_reg_3),
        .O(axis_tlast_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_2
       (.I0(dout[134]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\rd_ptr_reg[0]_0 [117]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_9
       (.I0(axis_tlast_reg_0),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [117]),
        .O(\rot_reg[0]_103 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [1:0]),
        .DIB(\axis_tdata_reg[135]_0 [3:2]),
        .DIC(\axis_tdata_reg[135]_0 [5:4]),
        .DID(\axis_tdata_reg[135]_0 [7:6]),
        .DIE(\axis_tdata_reg[135]_0 [9:8]),
        .DIF(\axis_tdata_reg[135]_0 [11:10]),
        .DIG(\axis_tdata_reg[135]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [113:112]),
        .DIB(\axis_tdata_reg[135]_0 [115:114]),
        .DIC(\axis_tdata_reg[135]_0 [117:116]),
        .DID(\axis_tdata_reg[135]_0 [119:118]),
        .DIE(\axis_tdata_reg[135]_0 [121:120]),
        .DIF(\axis_tdata_reg[135]_0 [123:122]),
        .DIG(\axis_tdata_reg[135]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [127:126]),
        .DIB(\axis_tdata_reg[135]_0 [129:128]),
        .DIC(\axis_tdata_reg[135]_0 [131:130]),
        .DID(\axis_tdata_reg[135]_0 [133:132]),
        .DIE(\axis_tdata_reg[135]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [15:14]),
        .DIB(\axis_tdata_reg[135]_0 [17:16]),
        .DIC(\axis_tdata_reg[135]_0 [19:18]),
        .DID(\axis_tdata_reg[135]_0 [21:20]),
        .DIE(\axis_tdata_reg[135]_0 [23:22]),
        .DIF(\axis_tdata_reg[135]_0 [25:24]),
        .DIG(\axis_tdata_reg[135]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [29:28]),
        .DIB(\axis_tdata_reg[135]_0 [31:30]),
        .DIC(\axis_tdata_reg[135]_0 [33:32]),
        .DID(\axis_tdata_reg[135]_0 [35:34]),
        .DIE(\axis_tdata_reg[135]_0 [37:36]),
        .DIF(\axis_tdata_reg[135]_0 [39:38]),
        .DIG(\axis_tdata_reg[135]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [43:42]),
        .DIB(\axis_tdata_reg[135]_0 [45:44]),
        .DIC(\axis_tdata_reg[135]_0 [47:46]),
        .DID(\axis_tdata_reg[135]_0 [49:48]),
        .DIE(\axis_tdata_reg[135]_0 [51:50]),
        .DIF(\axis_tdata_reg[135]_0 [53:52]),
        .DIG(\axis_tdata_reg[135]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [57:56]),
        .DIB(\axis_tdata_reg[135]_0 [59:58]),
        .DIC(\axis_tdata_reg[135]_0 [61:60]),
        .DID(\axis_tdata_reg[135]_0 [63:62]),
        .DIE(\axis_tdata_reg[135]_0 [65:64]),
        .DIF(\axis_tdata_reg[135]_0 [67:66]),
        .DIG(\axis_tdata_reg[135]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [71:70]),
        .DIB(\axis_tdata_reg[135]_0 [73:72]),
        .DIC(\axis_tdata_reg[135]_0 [75:74]),
        .DID(\axis_tdata_reg[135]_0 [77:76]),
        .DIE(\axis_tdata_reg[135]_0 [79:78]),
        .DIF(\axis_tdata_reg[135]_0 [81:80]),
        .DIG(\axis_tdata_reg[135]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [85:84]),
        .DIB(\axis_tdata_reg[135]_0 [87:86]),
        .DIC(\axis_tdata_reg[135]_0 [89:88]),
        .DID(\axis_tdata_reg[135]_0 [91:90]),
        .DIE(\axis_tdata_reg[135]_0 [93:92]),
        .DIF(\axis_tdata_reg[135]_0 [95:94]),
        .DIG(\axis_tdata_reg[135]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [99:98]),
        .DIB(\axis_tdata_reg[135]_0 [101:100]),
        .DIC(\axis_tdata_reg[135]_0 [103:102]),
        .DID(\axis_tdata_reg[135]_0 [105:104]),
        .DIE(\axis_tdata_reg[135]_0 [107:106]),
        .DIF(\axis_tdata_reg[135]_0 [109:108]),
        .DIG(\axis_tdata_reg[135]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_4
       (.I0(dout[132]),
        .I1(\rot_reg[0]_125 ),
        .I2(\axis_tkeep_reg[8] ),
        .I3(\rd_ptr_reg[0]_0 [115]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_2));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h77720000FFFF0000)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .I4(data_valid),
        .I5(dout[135]),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h7700FF007200FF00)) 
    \rd_ptr[2]_i_1__3 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\axis_tkeep[63]_i_3_0 [1]),
        .I4(\rd_ptr_reg[0]_0 [118]),
        .I5(\rd_ptr_reg[0]_1 ),
        .O(\wr_ptr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_ptr[2]_i_3__3 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(\rot[1]_i_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rd_ptr[2]_i_4 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[63]_i_3 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(rd_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAA2A)) 
    \rot[1]_i_1 
       (.I0(\rot[1]_i_4_n_0 ),
        .I1(\rot_reg[1]_3 ),
        .I2(\rot[1]_i_6_n_0 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(\rd_ptr_reg[0]_2 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .I4(\rot_reg[0]_0 ),
        .O(\rot[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F200000000)) 
    \rot[1]_i_6 
       (.I0(\rot_reg[1]_1 [34]),
        .I1(axis_tlast_reg),
        .I2(dout[135]),
        .I3(axis_tlast_reg_0),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[0]_1 ),
        .O(\rot[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[0]_124 ),
        .I2(\axis_tkeep[63]_i_17_0 [33]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\rot_reg[0]_125 ),
        .I5(\rd_ptr_reg[0]_0 [115]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__1 
       (.I0(rx_enaout0),
        .I1(full[1]),
        .I2(full[2]),
        .I3(full[0]),
        .I4(\wr_ptr_reg[2]_0 ),
        .I5(\wr_ptr[2]_i_3_n_0 ),
        .O(\wr_ptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__0 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_6 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module cmac_usplus_0_cmac_usplus_0_fifo_24
   (D,
    rx_clk_0,
    full,
    rx_clk_1,
    rx_clk_2,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    rx_clk_3,
    lbus_err,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    \rot_reg[0]_147 ,
    \rot_reg[0]_148 ,
    \rot_reg[0]_149 ,
    \rot_reg[0]_150 ,
    \rot_reg[0]_151 ,
    \rot_reg[0]_152 ,
    \rot_reg[0]_153 ,
    \rot_reg[0]_154 ,
    \rot_reg[0]_155 ,
    \rot_reg[0]_156 ,
    \rot_reg[0]_157 ,
    \rot_reg[0]_158 ,
    \rot_reg[0]_159 ,
    \rot_reg[0]_160 ,
    \rot_reg[0]_161 ,
    \rot_reg[0]_162 ,
    \rot_reg[0]_163 ,
    \rot_reg[0]_164 ,
    \rot_reg[0]_165 ,
    \rot_reg[0]_166 ,
    \rot_reg[0]_167 ,
    \rot_reg[0]_168 ,
    \rot_reg[0]_169 ,
    \rot_reg[0]_170 ,
    \rot_reg[0]_171 ,
    \rot_reg[0]_172 ,
    rx_clk_4,
    rx_clk_5,
    rx_clk_6,
    \rot_reg[0]_173 ,
    \rot_reg[0]_174 ,
    \rot_reg[0]_175 ,
    \rot_reg[0]_176 ,
    \rot_reg[0]_177 ,
    \rot_reg[0]_178 ,
    \rot_reg[0]_179 ,
    \rot_reg[0]_180 ,
    \rot_reg[0]_181 ,
    \rot_reg[0]_182 ,
    \rot_reg[0]_183 ,
    \rot_reg[0]_184 ,
    \rot_reg[0]_185 ,
    \rot_reg[0]_186 ,
    \rot_reg[0]_187 ,
    \rot_reg[0]_188 ,
    \rot_reg[0]_189 ,
    \axis_tkeep_reg[38] ,
    rx_enaout0,
    \wr_ptr_reg[0]_0 ,
    dout,
    \axis_tkeep_reg[22] ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    Q,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[15] ,
    \rot_reg[1]_4 ,
    \axis_tkeep[63]_i_4 ,
    data_valid,
    \axis_tdata_reg[132] ,
    \axis_tdata_reg[134] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[377] ,
    \axis_tdata_reg[377]_0 ,
    \axis_tdata_reg[377]_1 ,
    \axis_tdata_reg[379] ,
    \axis_tdata_reg[381] ,
    \axis_tdata_reg[383] ,
    \axis_tdata_reg[369] ,
    \axis_tdata_reg[371] ,
    \axis_tdata_reg[373] ,
    \axis_tdata_reg[375] ,
    \axis_tdata_reg[361] ,
    \axis_tdata_reg[363] ,
    \axis_tdata_reg[365] ,
    \axis_tdata_reg[367] ,
    \axis_tdata_reg[353] ,
    \axis_tdata_reg[355] ,
    \axis_tdata_reg[357] ,
    \axis_tdata_reg[359] ,
    \axis_tdata_reg[345] ,
    \axis_tdata_reg[347] ,
    \axis_tdata_reg[349] ,
    \axis_tdata_reg[351] ,
    \axis_tdata_reg[337] ,
    \axis_tdata_reg[339] ,
    \axis_tdata_reg[341] ,
    \axis_tdata_reg[343] ,
    \axis_tdata_reg[329] ,
    \axis_tdata_reg[331] ,
    \axis_tdata_reg[333] ,
    \axis_tdata_reg[335] ,
    \axis_tdata_reg[321] ,
    \axis_tdata_reg[323] ,
    \axis_tdata_reg[325] ,
    \axis_tdata_reg[327] ,
    \axis_tdata_reg[313] ,
    \axis_tdata_reg[315] ,
    \axis_tdata_reg[317] ,
    \axis_tdata_reg[319] ,
    \axis_tdata_reg[305] ,
    \axis_tdata_reg[307] ,
    \axis_tdata_reg[309] ,
    \axis_tdata_reg[311] ,
    \axis_tdata_reg[297] ,
    \axis_tdata_reg[299] ,
    \axis_tdata_reg[301] ,
    \axis_tdata_reg[303] ,
    \axis_tdata_reg[289] ,
    \axis_tdata_reg[291] ,
    \axis_tdata_reg[293] ,
    \axis_tdata_reg[295] ,
    \axis_tdata_reg[281] ,
    \axis_tdata_reg[283] ,
    \axis_tdata_reg[285] ,
    \axis_tdata_reg[287] ,
    \axis_tdata_reg[273] ,
    \axis_tdata_reg[275] ,
    \axis_tdata_reg[277] ,
    \axis_tdata_reg[279] ,
    \axis_tdata_reg[265] ,
    \axis_tdata_reg[267] ,
    \axis_tdata_reg[269] ,
    \axis_tdata_reg[271] ,
    \axis_tdata_reg[257] ,
    \axis_tdata_reg[259] ,
    \axis_tdata_reg[261] ,
    \axis_tdata_reg[263] ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[38]_0 ,
    \axis_tdata_reg[249] ,
    \axis_tdata_reg[249]_0 ,
    \axis_tdata_reg[252] ,
    \axis_tdata_reg[254] ,
    \axis_tdata_reg[241] ,
    \axis_tdata_reg[244] ,
    \axis_tdata_reg[246] ,
    \axis_tdata_reg[233] ,
    \axis_tdata_reg[236] ,
    \axis_tdata_reg[238] ,
    \axis_tdata_reg[225] ,
    \axis_tdata_reg[228] ,
    \axis_tdata_reg[230] ,
    \axis_tdata_reg[217] ,
    \axis_tdata_reg[220] ,
    \axis_tdata_reg[222] ,
    \axis_tdata_reg[209] ,
    \axis_tdata_reg[212] ,
    \axis_tdata_reg[214] ,
    \axis_tdata_reg[201] ,
    \axis_tdata_reg[204] ,
    \axis_tdata_reg[206] ,
    \axis_tdata_reg[193] ,
    \axis_tdata_reg[196] ,
    \axis_tdata_reg[198] ,
    \axis_tdata_reg[185] ,
    \axis_tdata_reg[188] ,
    \axis_tdata_reg[190] ,
    \axis_tdata_reg[177] ,
    \axis_tdata_reg[180] ,
    \axis_tdata_reg[182] ,
    \axis_tdata_reg[169] ,
    \axis_tdata_reg[172] ,
    \axis_tdata_reg[174] ,
    \axis_tdata_reg[161] ,
    \axis_tdata_reg[164] ,
    \axis_tdata_reg[166] ,
    \axis_tdata_reg[153] ,
    \axis_tdata_reg[156] ,
    \axis_tdata_reg[158] ,
    \axis_tdata_reg[145] ,
    \axis_tdata_reg[148] ,
    \axis_tdata_reg[150] ,
    \axis_tdata_reg[137] ,
    \axis_tdata_reg[140] ,
    \axis_tdata_reg[142] ,
    \axis_tdata_reg[129] ,
    \axis_tdata_reg[132]_0 ,
    \axis_tdata_reg[134]_0 ,
    \axis_tkeep_reg[22]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep_reg[15]_0 ,
    axis_tlast_reg,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[263]_0 );
  output [11:0]D;
  output [1:0]rx_clk_0;
  output [0:0]full;
  output rx_clk_1;
  output [118:0]rx_clk_2;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output [111:0]rx_clk_3;
  output [0:0]lbus_err;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  output \rot_reg[0]_144 ;
  output \rot_reg[0]_145 ;
  output \rot_reg[0]_146 ;
  output \rot_reg[0]_147 ;
  output \rot_reg[0]_148 ;
  output \rot_reg[0]_149 ;
  output \rot_reg[0]_150 ;
  output \rot_reg[0]_151 ;
  output \rot_reg[0]_152 ;
  output \rot_reg[0]_153 ;
  output \rot_reg[0]_154 ;
  output \rot_reg[0]_155 ;
  output \rot_reg[0]_156 ;
  output \rot_reg[0]_157 ;
  output \rot_reg[0]_158 ;
  output \rot_reg[0]_159 ;
  output \rot_reg[0]_160 ;
  output \rot_reg[0]_161 ;
  output \rot_reg[0]_162 ;
  output \rot_reg[0]_163 ;
  output \rot_reg[0]_164 ;
  output \rot_reg[0]_165 ;
  output \rot_reg[0]_166 ;
  output \rot_reg[0]_167 ;
  output \rot_reg[0]_168 ;
  output \rot_reg[0]_169 ;
  output \rot_reg[0]_170 ;
  output \rot_reg[0]_171 ;
  output \rot_reg[0]_172 ;
  output rx_clk_4;
  output rx_clk_5;
  output rx_clk_6;
  output \rot_reg[0]_173 ;
  output \rot_reg[0]_174 ;
  output \rot_reg[0]_175 ;
  output \rot_reg[0]_176 ;
  output \rot_reg[0]_177 ;
  output \rot_reg[0]_178 ;
  output \rot_reg[0]_179 ;
  output \rot_reg[0]_180 ;
  output \rot_reg[0]_181 ;
  output \rot_reg[0]_182 ;
  output \rot_reg[0]_183 ;
  output \rot_reg[0]_184 ;
  output \rot_reg[0]_185 ;
  output \rot_reg[0]_186 ;
  output \rot_reg[0]_187 ;
  output \rot_reg[0]_188 ;
  output \rot_reg[0]_189 ;
  input [1:0]\axis_tkeep_reg[38] ;
  input rx_enaout0;
  input [2:0]\wr_ptr_reg[0]_0 ;
  input [52:0]dout;
  input \axis_tkeep_reg[22] ;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input [1:0]Q;
  input [135:0]\axis_tkeep_reg[31] ;
  input [34:0]\axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[15] ;
  input \rot_reg[1]_4 ;
  input \axis_tkeep[63]_i_4 ;
  input [2:0]data_valid;
  input \axis_tdata_reg[132] ;
  input \axis_tdata_reg[134] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[377] ;
  input \axis_tdata_reg[377]_0 ;
  input \axis_tdata_reg[377]_1 ;
  input \axis_tdata_reg[379] ;
  input \axis_tdata_reg[381] ;
  input \axis_tdata_reg[383] ;
  input \axis_tdata_reg[369] ;
  input \axis_tdata_reg[371] ;
  input \axis_tdata_reg[373] ;
  input \axis_tdata_reg[375] ;
  input \axis_tdata_reg[361] ;
  input \axis_tdata_reg[363] ;
  input \axis_tdata_reg[365] ;
  input \axis_tdata_reg[367] ;
  input \axis_tdata_reg[353] ;
  input \axis_tdata_reg[355] ;
  input \axis_tdata_reg[357] ;
  input \axis_tdata_reg[359] ;
  input \axis_tdata_reg[345] ;
  input \axis_tdata_reg[347] ;
  input \axis_tdata_reg[349] ;
  input \axis_tdata_reg[351] ;
  input \axis_tdata_reg[337] ;
  input \axis_tdata_reg[339] ;
  input \axis_tdata_reg[341] ;
  input \axis_tdata_reg[343] ;
  input \axis_tdata_reg[329] ;
  input \axis_tdata_reg[331] ;
  input \axis_tdata_reg[333] ;
  input \axis_tdata_reg[335] ;
  input \axis_tdata_reg[321] ;
  input \axis_tdata_reg[323] ;
  input \axis_tdata_reg[325] ;
  input \axis_tdata_reg[327] ;
  input \axis_tdata_reg[313] ;
  input \axis_tdata_reg[315] ;
  input \axis_tdata_reg[317] ;
  input \axis_tdata_reg[319] ;
  input \axis_tdata_reg[305] ;
  input \axis_tdata_reg[307] ;
  input \axis_tdata_reg[309] ;
  input \axis_tdata_reg[311] ;
  input \axis_tdata_reg[297] ;
  input \axis_tdata_reg[299] ;
  input \axis_tdata_reg[301] ;
  input \axis_tdata_reg[303] ;
  input \axis_tdata_reg[289] ;
  input \axis_tdata_reg[291] ;
  input \axis_tdata_reg[293] ;
  input \axis_tdata_reg[295] ;
  input \axis_tdata_reg[281] ;
  input \axis_tdata_reg[283] ;
  input \axis_tdata_reg[285] ;
  input \axis_tdata_reg[287] ;
  input \axis_tdata_reg[273] ;
  input \axis_tdata_reg[275] ;
  input \axis_tdata_reg[277] ;
  input \axis_tdata_reg[279] ;
  input \axis_tdata_reg[265] ;
  input \axis_tdata_reg[267] ;
  input \axis_tdata_reg[269] ;
  input \axis_tdata_reg[271] ;
  input \axis_tdata_reg[257] ;
  input \axis_tdata_reg[259] ;
  input \axis_tdata_reg[261] ;
  input \axis_tdata_reg[263] ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[38]_0 ;
  input \axis_tdata_reg[249] ;
  input \axis_tdata_reg[249]_0 ;
  input \axis_tdata_reg[252] ;
  input \axis_tdata_reg[254] ;
  input \axis_tdata_reg[241] ;
  input \axis_tdata_reg[244] ;
  input \axis_tdata_reg[246] ;
  input \axis_tdata_reg[233] ;
  input \axis_tdata_reg[236] ;
  input \axis_tdata_reg[238] ;
  input \axis_tdata_reg[225] ;
  input \axis_tdata_reg[228] ;
  input \axis_tdata_reg[230] ;
  input \axis_tdata_reg[217] ;
  input \axis_tdata_reg[220] ;
  input \axis_tdata_reg[222] ;
  input \axis_tdata_reg[209] ;
  input \axis_tdata_reg[212] ;
  input \axis_tdata_reg[214] ;
  input \axis_tdata_reg[201] ;
  input \axis_tdata_reg[204] ;
  input \axis_tdata_reg[206] ;
  input \axis_tdata_reg[193] ;
  input \axis_tdata_reg[196] ;
  input \axis_tdata_reg[198] ;
  input \axis_tdata_reg[185] ;
  input \axis_tdata_reg[188] ;
  input \axis_tdata_reg[190] ;
  input \axis_tdata_reg[177] ;
  input \axis_tdata_reg[180] ;
  input \axis_tdata_reg[182] ;
  input \axis_tdata_reg[169] ;
  input \axis_tdata_reg[172] ;
  input \axis_tdata_reg[174] ;
  input \axis_tdata_reg[161] ;
  input \axis_tdata_reg[164] ;
  input \axis_tdata_reg[166] ;
  input \axis_tdata_reg[153] ;
  input \axis_tdata_reg[156] ;
  input \axis_tdata_reg[158] ;
  input \axis_tdata_reg[145] ;
  input \axis_tdata_reg[148] ;
  input \axis_tdata_reg[150] ;
  input \axis_tdata_reg[137] ;
  input \axis_tdata_reg[140] ;
  input \axis_tdata_reg[142] ;
  input \axis_tdata_reg[129] ;
  input \axis_tdata_reg[132]_0 ;
  input \axis_tdata_reg[134]_0 ;
  input \axis_tkeep_reg[22]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep_reg[15]_0 ;
  input axis_tlast_reg;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[263]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[129] ;
  wire \axis_tdata_reg[132] ;
  wire \axis_tdata_reg[132]_0 ;
  wire \axis_tdata_reg[134] ;
  wire \axis_tdata_reg[134]_0 ;
  wire \axis_tdata_reg[137] ;
  wire \axis_tdata_reg[140] ;
  wire \axis_tdata_reg[142] ;
  wire \axis_tdata_reg[145] ;
  wire \axis_tdata_reg[148] ;
  wire \axis_tdata_reg[150] ;
  wire \axis_tdata_reg[153] ;
  wire \axis_tdata_reg[156] ;
  wire \axis_tdata_reg[158] ;
  wire \axis_tdata_reg[161] ;
  wire \axis_tdata_reg[164] ;
  wire \axis_tdata_reg[166] ;
  wire \axis_tdata_reg[169] ;
  wire \axis_tdata_reg[172] ;
  wire \axis_tdata_reg[174] ;
  wire \axis_tdata_reg[177] ;
  wire \axis_tdata_reg[180] ;
  wire \axis_tdata_reg[182] ;
  wire \axis_tdata_reg[185] ;
  wire \axis_tdata_reg[188] ;
  wire \axis_tdata_reg[190] ;
  wire \axis_tdata_reg[193] ;
  wire \axis_tdata_reg[196] ;
  wire \axis_tdata_reg[198] ;
  wire \axis_tdata_reg[201] ;
  wire \axis_tdata_reg[204] ;
  wire \axis_tdata_reg[206] ;
  wire \axis_tdata_reg[209] ;
  wire \axis_tdata_reg[212] ;
  wire \axis_tdata_reg[214] ;
  wire \axis_tdata_reg[217] ;
  wire \axis_tdata_reg[220] ;
  wire \axis_tdata_reg[222] ;
  wire \axis_tdata_reg[225] ;
  wire \axis_tdata_reg[228] ;
  wire \axis_tdata_reg[230] ;
  wire \axis_tdata_reg[233] ;
  wire \axis_tdata_reg[236] ;
  wire \axis_tdata_reg[238] ;
  wire \axis_tdata_reg[241] ;
  wire \axis_tdata_reg[244] ;
  wire \axis_tdata_reg[246] ;
  wire \axis_tdata_reg[249] ;
  wire \axis_tdata_reg[249]_0 ;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[254] ;
  wire \axis_tdata_reg[257] ;
  wire \axis_tdata_reg[259] ;
  wire \axis_tdata_reg[261] ;
  wire \axis_tdata_reg[263] ;
  wire [135:0]\axis_tdata_reg[263]_0 ;
  wire \axis_tdata_reg[265] ;
  wire \axis_tdata_reg[267] ;
  wire \axis_tdata_reg[269] ;
  wire \axis_tdata_reg[271] ;
  wire \axis_tdata_reg[273] ;
  wire \axis_tdata_reg[275] ;
  wire \axis_tdata_reg[277] ;
  wire \axis_tdata_reg[279] ;
  wire \axis_tdata_reg[281] ;
  wire \axis_tdata_reg[283] ;
  wire \axis_tdata_reg[285] ;
  wire \axis_tdata_reg[287] ;
  wire \axis_tdata_reg[289] ;
  wire \axis_tdata_reg[291] ;
  wire \axis_tdata_reg[293] ;
  wire \axis_tdata_reg[295] ;
  wire \axis_tdata_reg[297] ;
  wire \axis_tdata_reg[299] ;
  wire \axis_tdata_reg[301] ;
  wire \axis_tdata_reg[303] ;
  wire \axis_tdata_reg[305] ;
  wire \axis_tdata_reg[307] ;
  wire \axis_tdata_reg[309] ;
  wire \axis_tdata_reg[311] ;
  wire \axis_tdata_reg[313] ;
  wire \axis_tdata_reg[315] ;
  wire \axis_tdata_reg[317] ;
  wire \axis_tdata_reg[319] ;
  wire \axis_tdata_reg[321] ;
  wire \axis_tdata_reg[323] ;
  wire \axis_tdata_reg[325] ;
  wire \axis_tdata_reg[327] ;
  wire \axis_tdata_reg[329] ;
  wire \axis_tdata_reg[331] ;
  wire \axis_tdata_reg[333] ;
  wire \axis_tdata_reg[335] ;
  wire \axis_tdata_reg[337] ;
  wire \axis_tdata_reg[339] ;
  wire \axis_tdata_reg[341] ;
  wire \axis_tdata_reg[343] ;
  wire \axis_tdata_reg[345] ;
  wire \axis_tdata_reg[347] ;
  wire \axis_tdata_reg[349] ;
  wire \axis_tdata_reg[351] ;
  wire \axis_tdata_reg[353] ;
  wire \axis_tdata_reg[355] ;
  wire \axis_tdata_reg[357] ;
  wire \axis_tdata_reg[359] ;
  wire \axis_tdata_reg[361] ;
  wire \axis_tdata_reg[363] ;
  wire \axis_tdata_reg[365] ;
  wire \axis_tdata_reg[367] ;
  wire \axis_tdata_reg[369] ;
  wire \axis_tdata_reg[371] ;
  wire \axis_tdata_reg[373] ;
  wire \axis_tdata_reg[375] ;
  wire \axis_tdata_reg[377] ;
  wire \axis_tdata_reg[377]_0 ;
  wire \axis_tdata_reg[377]_1 ;
  wire \axis_tdata_reg[379] ;
  wire \axis_tdata_reg[381] ;
  wire \axis_tdata_reg[383] ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire [135:0]\axis_tkeep_reg[31] ;
  wire [34:0]\axis_tkeep_reg[31]_0 ;
  wire [1:0]\axis_tkeep_reg[38] ;
  wire \axis_tkeep_reg[38]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire axis_tlast_reg;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [52:0]dout;
  wire [129:1]\dout[2]_2 ;
  wire [0:0]full;
  wire [0:0]lbus_err;
  wire [9:9]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_148 ;
  wire \rot_reg[0]_149 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_150 ;
  wire \rot_reg[0]_151 ;
  wire \rot_reg[0]_152 ;
  wire \rot_reg[0]_153 ;
  wire \rot_reg[0]_154 ;
  wire \rot_reg[0]_155 ;
  wire \rot_reg[0]_156 ;
  wire \rot_reg[0]_157 ;
  wire \rot_reg[0]_158 ;
  wire \rot_reg[0]_159 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_160 ;
  wire \rot_reg[0]_161 ;
  wire \rot_reg[0]_162 ;
  wire \rot_reg[0]_163 ;
  wire \rot_reg[0]_164 ;
  wire \rot_reg[0]_165 ;
  wire \rot_reg[0]_166 ;
  wire \rot_reg[0]_167 ;
  wire \rot_reg[0]_168 ;
  wire \rot_reg[0]_169 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_170 ;
  wire \rot_reg[0]_171 ;
  wire \rot_reg[0]_172 ;
  wire \rot_reg[0]_173 ;
  wire \rot_reg[0]_174 ;
  wire \rot_reg[0]_175 ;
  wire \rot_reg[0]_176 ;
  wire \rot_reg[0]_177 ;
  wire \rot_reg[0]_178 ;
  wire \rot_reg[0]_179 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_180 ;
  wire \rot_reg[0]_181 ;
  wire \rot_reg[0]_182 ;
  wire \rot_reg[0]_183 ;
  wire \rot_reg[0]_184 ;
  wire \rot_reg[0]_185 ;
  wire \rot_reg[0]_186 ;
  wire \rot_reg[0]_187 ;
  wire \rot_reg[0]_188 ;
  wire \rot_reg[0]_189 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire [1:0]rx_clk_0;
  wire rx_clk_1;
  wire [118:0]rx_clk_2;
  wire [111:0]rx_clk_3;
  wire rx_clk_4;
  wire rx_clk_5;
  wire rx_clk_6;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__2_n_0 ;
  wire \wr_ptr[2]_i_3__1_n_0 ;
  wire [2:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_166 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[24]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [28]),
        .O(\rot_reg[0]_121 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[14]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_114 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [18]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [4]),
        .O(\rot_reg[0]_175 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [20]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [114]),
        .O(\rot_reg[0]_164 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[7]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_110 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [9]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [10]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [2]),
        .O(\rot_reg[0]_174 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[10]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [12]),
        .O(\rot_reg[0]_113 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [28]),
        .O(\rot_reg[0]_187 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[0]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [2]),
        .O(\rot_reg[0]_108 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [0]),
        .O(\rot_reg[0]_173 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[3]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [4]),
        .O(\rot_reg[0]_109 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[129] ),
        .O(rx_clk_3[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[101]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [116]),
        .O(\rot_reg[0]_165 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(rx_clk_2[108]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [31]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[132]_0 ),
        .O(rx_clk_3[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(rx_clk_2[110]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [126]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[134]_0 ),
        .O(rx_clk_3[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[137] ),
        .O(rx_clk_3[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(rx_clk_2[101]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [29]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[140] ),
        .O(rx_clk_3[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(rx_clk_2[103]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [118]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[142] ),
        .O(rx_clk_3[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[145] ),
        .O(rx_clk_3[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(rx_clk_2[94]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [27]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[148] ),
        .O(rx_clk_3[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(rx_clk_2[96]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [110]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[150] ),
        .O(rx_clk_3[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[153] ),
        .O(rx_clk_3[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(rx_clk_2[87]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [25]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[156] ),
        .O(rx_clk_3[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(rx_clk_2[89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [102]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[158] ),
        .O(rx_clk_3[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[161] ),
        .O(rx_clk_3[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(rx_clk_2[80]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [23]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[164] ),
        .O(rx_clk_3[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(rx_clk_2[82]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [94]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[166] ),
        .O(rx_clk_3[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[169] ),
        .O(rx_clk_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[91]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_158 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(rx_clk_2[73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [21]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[172] ),
        .O(rx_clk_3[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(rx_clk_2[75]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [86]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[174] ),
        .O(rx_clk_3[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[177] ),
        .O(rx_clk_3[18]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_159 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(rx_clk_2[66]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [19]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[180] ),
        .O(rx_clk_3[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(rx_clk_2[68]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [78]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[182] ),
        .O(rx_clk_3[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[185] ),
        .O(rx_clk_3[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(rx_clk_2[59]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [17]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[188] ),
        .O(rx_clk_3[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [106]),
        .O(\rot_reg[0]_160 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(rx_clk_2[61]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [70]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[190] ),
        .O(rx_clk_3[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[193] ),
        .O(rx_clk_3[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(rx_clk_2[52]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [15]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[196] ),
        .O(rx_clk_3[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(rx_clk_2[54]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [62]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[198] ),
        .O(rx_clk_3[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [26]),
        .O(\rot_reg[0]_186 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [121]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_167 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[201] ),
        .O(rx_clk_3[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(rx_clk_2[45]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [13]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[204] ),
        .O(rx_clk_3[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(rx_clk_2[47]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [54]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[206] ),
        .O(rx_clk_3[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[209] ),
        .O(rx_clk_3[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[94]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [108]),
        .O(\rot_reg[0]_161 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(rx_clk_2[38]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [11]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[212] ),
        .O(rx_clk_3[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(rx_clk_2[40]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [46]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[214] ),
        .O(rx_clk_3[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[217] ),
        .O(rx_clk_3[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(rx_clk_2[31]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [9]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[220] ),
        .O(rx_clk_3[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(rx_clk_2[33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [38]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[222] ),
        .O(rx_clk_3[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[225] ),
        .O(rx_clk_3[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(rx_clk_2[24]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [7]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[228] ),
        .O(rx_clk_3[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(rx_clk_2[26]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [30]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[230] ),
        .O(rx_clk_3[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[233] ),
        .O(rx_clk_3[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(rx_clk_2[17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [5]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[236] ),
        .O(rx_clk_3[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(rx_clk_2[19]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [22]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[238] ),
        .O(rx_clk_3[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[241] ),
        .O(rx_clk_3[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(rx_clk_2[10]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [3]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[244] ),
        .O(rx_clk_3[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(rx_clk_2[12]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [14]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[246] ),
        .O(rx_clk_3[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[249]_0 ),
        .O(rx_clk_3[45]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[84]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_154 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(rx_clk_2[3]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [1]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[252] ),
        .O(rx_clk_3[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(rx_clk_2[5]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [6]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[254] ),
        .O(rx_clk_3[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[257] ),
        .O(rx_clk_3[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(rx_clk_2[107]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [123]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[259] ),
        .O(rx_clk_3[49]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [97]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_155 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(rx_clk_2[109]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [125]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[261] ),
        .O(rx_clk_3[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(rx_clk_2[111]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [127]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[263] ),
        .O(rx_clk_3[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[265] ),
        .O(rx_clk_3[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(rx_clk_2[100]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [115]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[267] ),
        .O(rx_clk_3[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(rx_clk_2[102]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [117]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[269] ),
        .O(rx_clk_3[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [98]),
        .O(\rot_reg[0]_156 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(rx_clk_2[104]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [119]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[271] ),
        .O(rx_clk_3[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[273] ),
        .O(rx_clk_3[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(rx_clk_2[93]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [107]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[275] ),
        .O(rx_clk_3[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(rx_clk_2[95]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [109]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[277] ),
        .O(rx_clk_3[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(rx_clk_2[97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [111]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[279] ),
        .O(rx_clk_3[59]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [24]),
        .O(\rot_reg[0]_185 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[281] ),
        .O(rx_clk_3[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(rx_clk_2[86]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [99]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[283] ),
        .O(rx_clk_3[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(rx_clk_2[88]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [101]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[285] ),
        .O(rx_clk_3[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(rx_clk_2[90]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [103]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[287] ),
        .O(rx_clk_3[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[289] ),
        .O(rx_clk_3[64]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[87]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [100]),
        .O(\rot_reg[0]_157 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(rx_clk_2[79]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [91]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[291] ),
        .O(rx_clk_3[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(rx_clk_2[81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [93]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[293] ),
        .O(rx_clk_3[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(rx_clk_2[83]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [95]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[295] ),
        .O(rx_clk_3[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[297] ),
        .O(rx_clk_3[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(rx_clk_2[72]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [83]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[299] ),
        .O(rx_clk_3[69]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [122]),
        .O(\rot_reg[0]_168 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(rx_clk_2[74]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [85]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[301] ),
        .O(rx_clk_3[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(rx_clk_2[76]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [87]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[303] ),
        .O(rx_clk_3[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[305] ),
        .O(rx_clk_3[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(rx_clk_2[65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [75]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[307] ),
        .O(rx_clk_3[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(rx_clk_2[67]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [77]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[309] ),
        .O(rx_clk_3[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(rx_clk_2[69]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [79]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[311] ),
        .O(rx_clk_3[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[313] ),
        .O(rx_clk_3[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(rx_clk_2[58]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [67]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[315] ),
        .O(rx_clk_3[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(rx_clk_2[60]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [69]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[317] ),
        .O(rx_clk_3[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(rx_clk_2[62]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [71]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[319] ),
        .O(rx_clk_3[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[321] ),
        .O(rx_clk_3[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(rx_clk_2[51]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [59]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[323] ),
        .O(rx_clk_3[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(rx_clk_2[53]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [61]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[325] ),
        .O(rx_clk_3[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(rx_clk_2[55]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [63]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[327] ),
        .O(rx_clk_3[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[329] ),
        .O(rx_clk_3[84]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[77]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_150 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(rx_clk_2[44]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [51]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[331] ),
        .O(rx_clk_3[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(rx_clk_2[46]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [53]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[333] ),
        .O(rx_clk_3[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(rx_clk_2[48]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [55]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[335] ),
        .O(rx_clk_3[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[337] ),
        .O(rx_clk_3[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(rx_clk_2[37]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [43]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[339] ),
        .O(rx_clk_3[89]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [89]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_151 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(rx_clk_2[39]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [45]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[341] ),
        .O(rx_clk_3[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(rx_clk_2[41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [47]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[343] ),
        .O(rx_clk_3[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[345] ),
        .O(rx_clk_3[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(rx_clk_2[30]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [35]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[347] ),
        .O(rx_clk_3[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(rx_clk_2[32]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [37]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[349] ),
        .O(rx_clk_3[94]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [90]),
        .O(\rot_reg[0]_152 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(rx_clk_2[34]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [39]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[351] ),
        .O(rx_clk_3[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[353] ),
        .O(rx_clk_3[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(rx_clk_2[23]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [27]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[355] ),
        .O(rx_clk_3[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(rx_clk_2[25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [29]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[357] ),
        .O(rx_clk_3[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(rx_clk_2[27]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [31]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[359] ),
        .O(rx_clk_3[99]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [22]),
        .O(\rot_reg[0]_184 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[361] ),
        .O(rx_clk_3[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(rx_clk_2[16]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [19]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[363] ),
        .O(rx_clk_3[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(rx_clk_2[18]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [21]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[365] ),
        .O(rx_clk_3[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(rx_clk_2[20]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [23]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[367] ),
        .O(rx_clk_3[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[369] ),
        .O(rx_clk_3[104]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[80]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [92]),
        .O(\rot_reg[0]_153 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(rx_clk_2[9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [11]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[371] ),
        .O(rx_clk_3[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(rx_clk_2[11]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [13]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[373] ),
        .O(rx_clk_3[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(rx_clk_2[13]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [15]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[375] ),
        .O(rx_clk_3[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[377]_1 ),
        .O(rx_clk_3[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(rx_clk_2[2]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [3]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[379] ),
        .O(rx_clk_3[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(rx_clk_2[4]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [5]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[381] ),
        .O(rx_clk_3[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(rx_clk_2[6]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [7]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[383] ),
        .O(rx_clk_3[111]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [121]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[45]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[46]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[110]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [126]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[111]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[47]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[98]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_89 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [113]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[42]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[43]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[103]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [118]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[104]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[44]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [30]),
        .O(\rot_reg[0]_188 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[91]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_84 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[39]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[40]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[96]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [110]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[97]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[41]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[84]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [97]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[70]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_146 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[36]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[37]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [102]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[90]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[38]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[77]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_71 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[33]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[34]),
        .O(\rot_reg[0]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [81]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_147 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[82]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [94]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[83]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[35]),
        .O(\rot_reg[0]_76 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[70]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [81]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[30]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[31]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [82]),
        .O(\rot_reg[0]_148 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[75]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [86]),
        .O(\rot_reg[0]_69 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[76]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[32]),
        .O(\rot_reg[0]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[63]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [73]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[27]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[28]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[68]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [78]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[69]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [20]),
        .O(\rot_reg[0]_183 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[56]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [65]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[24]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[25]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[61]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [70]),
        .O(\rot_reg[0]_57 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[62]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[26]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [57]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [84]),
        .O(\rot_reg[0]_149 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[21]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[22]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[54]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [62]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[55]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[23]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[42]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[18]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[19]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[47]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [54]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[48]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[20]),
        .O(\rot_reg[0]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[35]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [41]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[15]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[16]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[40]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [46]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[41]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[17]),
        .O(\rot_reg[0]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[28]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[12]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[13]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [38]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[34]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[14]),
        .O(\rot_reg[0]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[21]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [25]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[9]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[10]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[26]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [30]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[27]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[11]),
        .O(\rot_reg[0]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[14]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [17]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[63]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_142 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[6]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[7]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[19]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [22]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[20]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[8]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[7]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [9]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[3]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[4]),
        .O(\rot_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_143 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[108]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [124]),
        .O(\rot_reg[0]_169 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[12]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [14]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[13]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[5]),
        .O(\rot_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[0]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [1]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[1]),
        .O(\rot_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [74]),
        .O(\rot_reg[0]_144 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[5]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [6]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[6]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[2]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [18]),
        .O(\rot_reg[0]_182 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[66]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [76]),
        .O(\rot_reg[0]_145 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[56]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_138 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [65]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_139 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [66]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [16]),
        .O(\rot_reg[0]_181 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[59]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [68]),
        .O(\rot_reg[0]_141 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_135 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [58]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [14]),
        .O(\rot_reg[0]_180 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[52]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [60]),
        .O(\rot_reg[0]_137 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[42]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_130 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_131 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [50]),
        .O(\rot_reg[0]_132 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [12]),
        .O(\rot_reg[0]_179 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[45]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [52]),
        .O(\rot_reg[0]_133 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[35]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_126 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [41]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_127 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [42]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [10]),
        .O(\rot_reg[0]_178 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[38]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [44]),
        .O(\rot_reg[0]_129 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[28]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_122 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [33]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_123 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[98]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_162 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [34]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [8]),
        .O(\rot_reg[0]_177 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[31]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [36]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[21]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [25]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_119 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [26]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [6]),
        .O(\rot_reg[0]_176 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [113]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_163 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[114]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31]_0 [32]),
        .O(\rot_reg[0]_189 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_11 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[113]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [130]),
        .O(\rot_reg[0]_172 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_12 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_171 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_13 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_170 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_4 
       (.I0(rx_clk_2[118]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(dout[52]),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(rx_clk_5));
  LUT6 #(
    .INIT(64'hFB73D951EA62C840)) 
    \axis_tkeep[31]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .I4(\axis_tkeep_reg[31] [135]),
        .I5(dout[52]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[22] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[33]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[34]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[35]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(\axis_tkeep_reg[38] [0]),
        .I3(lbus_mty),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[37]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[38]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[39]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[41]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[42]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[43]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[45]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[46]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[47]_i_2 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_5 
       (.I0(rx_clk_2[114]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [131]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[38]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[47] ),
        .O(lbus_mty));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_12 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(data_valid[0]),
        .I2(Q[0]),
        .I3(data_valid[1]),
        .I4(Q[1]),
        .I5(data_valid[2]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(rx_clk_2[116]),
        .I3(\rot_reg[1]_2 ),
        .I4(\axis_tkeep_reg[22] ),
        .I5(dout[51]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[114]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[49]),
        .O(\rot_reg[0]_104 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[113]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[48]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot_reg[1]_2 ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_102 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[116]),
        .I3(\axis_tkeep_reg[31] [133]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[118]),
        .I3(dout[52]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[116]),
        .I3(dout[51]),
        .O(\rot_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_3
       (.I0(rx_clk_2[116]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tdata_reg[377]_0 ),
        .I3(dout[51]),
        .I4(axis_tlast_reg),
        .O(rx_clk_6));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_1
       (.I0(rx_clk_2[117]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [134]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_8
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[117]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31] [134]),
        .O(\rot_reg[0]_105 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [1:0]),
        .DIB(\axis_tdata_reg[263]_0 [3:2]),
        .DIC(\axis_tdata_reg[263]_0 [5:4]),
        .DID(\axis_tdata_reg[263]_0 [7:6]),
        .DIE(\axis_tdata_reg[263]_0 [9:8]),
        .DIF(\axis_tdata_reg[263]_0 [11:10]),
        .DIG(\axis_tdata_reg[263]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [1],rx_clk_2[0]}),
        .DOB(rx_clk_2[2:1]),
        .DOC(rx_clk_2[4:3]),
        .DOD(rx_clk_2[6:5]),
        .DOE({\dout[2]_2 [9],rx_clk_2[7]}),
        .DOF(rx_clk_2[9:8]),
        .DOG(rx_clk_2[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [113:112]),
        .DIB(\axis_tdata_reg[263]_0 [115:114]),
        .DIC(\axis_tdata_reg[263]_0 [117:116]),
        .DID(\axis_tdata_reg[263]_0 [119:118]),
        .DIE(\axis_tdata_reg[263]_0 [121:120]),
        .DIF(\axis_tdata_reg[263]_0 [123:122]),
        .DIG(\axis_tdata_reg[263]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [113],rx_clk_2[98]}),
        .DOB(rx_clk_2[100:99]),
        .DOC(rx_clk_2[102:101]),
        .DOD(rx_clk_2[104:103]),
        .DOE({\dout[2]_2 [121],rx_clk_2[105]}),
        .DOF(rx_clk_2[107:106]),
        .DOG(rx_clk_2[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [127:126]),
        .DIB(\axis_tdata_reg[263]_0 [129:128]),
        .DIC(\axis_tdata_reg[263]_0 [131:130]),
        .DID(\axis_tdata_reg[263]_0 [133:132]),
        .DIE(\axis_tdata_reg[263]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[111:110]),
        .DOB({\dout[2]_2 [129],rx_clk_2[112]}),
        .DOC(rx_clk_2[114:113]),
        .DOD(rx_clk_2[116:115]),
        .DOE(rx_clk_2[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [15:14]),
        .DIB(\axis_tdata_reg[263]_0 [17:16]),
        .DIC(\axis_tdata_reg[263]_0 [19:18]),
        .DID(\axis_tdata_reg[263]_0 [21:20]),
        .DIE(\axis_tdata_reg[263]_0 [23:22]),
        .DIF(\axis_tdata_reg[263]_0 [25:24]),
        .DIG(\axis_tdata_reg[263]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[13:12]),
        .DOB({\dout[2]_2 [17],rx_clk_2[14]}),
        .DOC(rx_clk_2[16:15]),
        .DOD(rx_clk_2[18:17]),
        .DOE(rx_clk_2[20:19]),
        .DOF({\dout[2]_2 [25],rx_clk_2[21]}),
        .DOG(rx_clk_2[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [29:28]),
        .DIB(\axis_tdata_reg[263]_0 [31:30]),
        .DIC(\axis_tdata_reg[263]_0 [33:32]),
        .DID(\axis_tdata_reg[263]_0 [35:34]),
        .DIE(\axis_tdata_reg[263]_0 [37:36]),
        .DIF(\axis_tdata_reg[263]_0 [39:38]),
        .DIG(\axis_tdata_reg[263]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[25:24]),
        .DOB(rx_clk_2[27:26]),
        .DOC({\dout[2]_2 [33],rx_clk_2[28]}),
        .DOD(rx_clk_2[30:29]),
        .DOE(rx_clk_2[32:31]),
        .DOF(rx_clk_2[34:33]),
        .DOG({\dout[2]_2 [41],rx_clk_2[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [43:42]),
        .DIB(\axis_tdata_reg[263]_0 [45:44]),
        .DIC(\axis_tdata_reg[263]_0 [47:46]),
        .DID(\axis_tdata_reg[263]_0 [49:48]),
        .DIE(\axis_tdata_reg[263]_0 [51:50]),
        .DIF(\axis_tdata_reg[263]_0 [53:52]),
        .DIG(\axis_tdata_reg[263]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[37:36]),
        .DOB(rx_clk_2[39:38]),
        .DOC(rx_clk_2[41:40]),
        .DOD({\dout[2]_2 [49],rx_clk_2[42]}),
        .DOE(rx_clk_2[44:43]),
        .DOF(rx_clk_2[46:45]),
        .DOG(rx_clk_2[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [57:56]),
        .DIB(\axis_tdata_reg[263]_0 [59:58]),
        .DIC(\axis_tdata_reg[263]_0 [61:60]),
        .DID(\axis_tdata_reg[263]_0 [63:62]),
        .DIE(\axis_tdata_reg[263]_0 [65:64]),
        .DIF(\axis_tdata_reg[263]_0 [67:66]),
        .DIG(\axis_tdata_reg[263]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [57],rx_clk_2[49]}),
        .DOB(rx_clk_2[51:50]),
        .DOC(rx_clk_2[53:52]),
        .DOD(rx_clk_2[55:54]),
        .DOE({\dout[2]_2 [65],rx_clk_2[56]}),
        .DOF(rx_clk_2[58:57]),
        .DOG(rx_clk_2[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [71:70]),
        .DIB(\axis_tdata_reg[263]_0 [73:72]),
        .DIC(\axis_tdata_reg[263]_0 [75:74]),
        .DID(\axis_tdata_reg[263]_0 [77:76]),
        .DIE(\axis_tdata_reg[263]_0 [79:78]),
        .DIF(\axis_tdata_reg[263]_0 [81:80]),
        .DIG(\axis_tdata_reg[263]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[62:61]),
        .DOB({\dout[2]_2 [73],rx_clk_2[63]}),
        .DOC(rx_clk_2[65:64]),
        .DOD(rx_clk_2[67:66]),
        .DOE(rx_clk_2[69:68]),
        .DOF({\dout[2]_2 [81],rx_clk_2[70]}),
        .DOG(rx_clk_2[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [85:84]),
        .DIB(\axis_tdata_reg[263]_0 [87:86]),
        .DIC(\axis_tdata_reg[263]_0 [89:88]),
        .DID(\axis_tdata_reg[263]_0 [91:90]),
        .DIE(\axis_tdata_reg[263]_0 [93:92]),
        .DIF(\axis_tdata_reg[263]_0 [95:94]),
        .DIG(\axis_tdata_reg[263]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[74:73]),
        .DOB(rx_clk_2[76:75]),
        .DOC({\dout[2]_2 [89],rx_clk_2[77]}),
        .DOD(rx_clk_2[79:78]),
        .DOE(rx_clk_2[81:80]),
        .DOF(rx_clk_2[83:82]),
        .DOG({\dout[2]_2 [97],rx_clk_2[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [99:98]),
        .DIB(\axis_tdata_reg[263]_0 [101:100]),
        .DIC(\axis_tdata_reg[263]_0 [103:102]),
        .DID(\axis_tdata_reg[263]_0 [105:104]),
        .DIE(\axis_tdata_reg[263]_0 [107:106]),
        .DIF(\axis_tdata_reg[263]_0 [109:108]),
        .DIG(\axis_tdata_reg[263]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[86:85]),
        .DOB(rx_clk_2[88:87]),
        .DOC(rx_clk_2[90:89]),
        .DOD({\dout[2]_2 [105],rx_clk_2[91]}),
        .DOE(rx_clk_2[93:92]),
        .DOF(rx_clk_2[95:94]),
        .DOG(rx_clk_2[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_2
       (.I0(rx_clk_2[115]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\axis_tkeep_reg[31] [132]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_4));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_10 
       (.I0(\rot_reg[0]_1 ),
        .I1(\axis_tkeep_reg[31]_0 [33]),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep_reg[31] [132]),
        .I5(\rot_reg[0] ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \rot[1]_i_16 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_17 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[115]),
        .I3(dout[50]),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF2F2200000000)) 
    \rot[1]_i_5 
       (.I0(dout[52]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\rot_reg[1]_2 ),
        .I3(rx_clk_2[118]),
        .I4(\rot_reg[1]_3 ),
        .I5(\rot_reg[0] ),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__2 
       (.I0(rx_enaout0),
        .I1(full),
        .I2(\wr_ptr_reg[0]_0 [2]),
        .I3(\wr_ptr_reg[0]_0 [0]),
        .I4(\wr_ptr_reg[0]_0 [1]),
        .I5(\wr_ptr[2]_i_3__1_n_0 ),
        .O(\wr_ptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(full));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__1 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__1_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module cmac_usplus_0_cmac_usplus_0_fifo_25
   (D,
    lbus_mty,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0] ,
    dout,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    data_valid,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1]_2 ,
    rx_clk_0,
    lbus_err,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    rx_clk_1,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \axis_tkeep_reg[54] ,
    rx_enaout0,
    full,
    Q,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[47]_1 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \axis_tdata_reg[376] ,
    \rot_reg[1]_6 ,
    \axis_tkeep[63]_i_4 ,
    \axis_tkeep_reg[37] ,
    \rot[1]_i_7 ,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    \axis_tdata_reg[506] ,
    \axis_tdata_reg[506]_0 ,
    \axis_tdata_reg[506]_1 ,
    \axis_tdata_reg[507] ,
    \axis_tdata_reg[508] ,
    \axis_tdata_reg[511] ,
    \axis_tdata_reg[498] ,
    \axis_tdata_reg[499] ,
    \axis_tdata_reg[500] ,
    \axis_tdata_reg[503] ,
    \axis_tdata_reg[490] ,
    \axis_tdata_reg[491] ,
    \axis_tdata_reg[492] ,
    \axis_tdata_reg[495] ,
    \axis_tdata_reg[482] ,
    \axis_tdata_reg[483] ,
    \axis_tdata_reg[484] ,
    \axis_tdata_reg[487] ,
    \axis_tdata_reg[474] ,
    \axis_tdata_reg[475] ,
    \axis_tdata_reg[476] ,
    \axis_tdata_reg[479] ,
    \axis_tdata_reg[466] ,
    \axis_tdata_reg[467] ,
    \axis_tdata_reg[468] ,
    \axis_tdata_reg[471] ,
    \axis_tdata_reg[458] ,
    \axis_tdata_reg[459] ,
    \axis_tdata_reg[460] ,
    \axis_tdata_reg[463] ,
    \axis_tdata_reg[450] ,
    \axis_tdata_reg[451] ,
    \axis_tdata_reg[452] ,
    \axis_tdata_reg[455] ,
    \axis_tdata_reg[442] ,
    \axis_tdata_reg[443] ,
    \axis_tdata_reg[444] ,
    \axis_tdata_reg[447] ,
    \axis_tdata_reg[434] ,
    \axis_tdata_reg[435] ,
    \axis_tdata_reg[436] ,
    \axis_tdata_reg[439] ,
    \axis_tdata_reg[426] ,
    \axis_tdata_reg[427] ,
    \axis_tdata_reg[428] ,
    \axis_tdata_reg[431] ,
    \axis_tdata_reg[418] ,
    \axis_tdata_reg[419] ,
    \axis_tdata_reg[420] ,
    \axis_tdata_reg[423] ,
    \axis_tdata_reg[410] ,
    \axis_tdata_reg[411] ,
    \axis_tdata_reg[412] ,
    \axis_tdata_reg[415] ,
    \axis_tdata_reg[402] ,
    \axis_tdata_reg[403] ,
    \axis_tdata_reg[404] ,
    \axis_tdata_reg[407] ,
    \axis_tdata_reg[394] ,
    \axis_tdata_reg[395] ,
    \axis_tdata_reg[396] ,
    \axis_tdata_reg[399] ,
    \axis_tdata_reg[386] ,
    \axis_tdata_reg[387] ,
    \axis_tdata_reg[388] ,
    \axis_tdata_reg[391] ,
    \axis_tkeep_reg[54]_0 ,
    \axis_tkeep_reg[54]_1 ,
    \axis_tdata_reg[262] ,
    \axis_tdata_reg[376]_0 ,
    \axis_tdata_reg[276] ,
    \axis_tdata_reg[258] ,
    \axis_tdata_reg[378] ,
    \axis_tdata_reg[380] ,
    \axis_tdata_reg[382] ,
    \axis_tdata_reg[368] ,
    \axis_tdata_reg[370] ,
    \axis_tdata_reg[372] ,
    \axis_tdata_reg[374] ,
    \axis_tdata_reg[360] ,
    \axis_tdata_reg[362] ,
    \axis_tdata_reg[364] ,
    \axis_tdata_reg[366] ,
    \axis_tdata_reg[352] ,
    \axis_tdata_reg[354] ,
    \axis_tdata_reg[356] ,
    \axis_tdata_reg[358] ,
    \axis_tdata_reg[344] ,
    \axis_tdata_reg[346] ,
    \axis_tdata_reg[348] ,
    \axis_tdata_reg[350] ,
    \axis_tdata_reg[336] ,
    \axis_tdata_reg[338] ,
    \axis_tdata_reg[340] ,
    \axis_tdata_reg[342] ,
    \axis_tdata_reg[328] ,
    \axis_tdata_reg[330] ,
    \axis_tdata_reg[332] ,
    \axis_tdata_reg[334] ,
    \axis_tdata_reg[320] ,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[326] ,
    \axis_tdata_reg[312] ,
    \axis_tdata_reg[314] ,
    \axis_tdata_reg[316] ,
    \axis_tdata_reg[318] ,
    \axis_tdata_reg[304] ,
    \axis_tdata_reg[306] ,
    \axis_tdata_reg[308] ,
    \axis_tdata_reg[310] ,
    \axis_tdata_reg[296] ,
    \axis_tdata_reg[298] ,
    \axis_tdata_reg[300] ,
    \axis_tdata_reg[302] ,
    \axis_tdata_reg[288] ,
    \axis_tdata_reg[290] ,
    \axis_tdata_reg[292] ,
    \axis_tdata_reg[294] ,
    \axis_tdata_reg[280] ,
    \axis_tdata_reg[282] ,
    \axis_tdata_reg[284] ,
    \axis_tdata_reg[286] ,
    \axis_tdata_reg[272] ,
    \axis_tdata_reg[274] ,
    \axis_tdata_reg[276]_0 ,
    \axis_tdata_reg[278] ,
    \axis_tdata_reg[264] ,
    \axis_tdata_reg[266] ,
    \axis_tdata_reg[268] ,
    \axis_tdata_reg[270] ,
    \axis_tdata_reg[256] ,
    \axis_tdata_reg[258]_0 ,
    \axis_tdata_reg[260] ,
    \axis_tdata_reg[262]_0 ,
    \axis_tkeep_reg[37]_0 ,
    \axis_tkeep_reg[36] ,
    \axis_tkeep_reg[36]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[252] ,
    ptp_rd_en_i_3,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[391]_0 );
  output [11:0]D;
  output [3:0]lbus_mty;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0] ;
  output [135:0]dout;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]data_valid;
  output [0:0]\rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1]_2 ;
  output [127:0]rx_clk_0;
  output [0:0]lbus_err;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output rx_clk_1;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  input [1:0]\axis_tkeep_reg[54] ;
  input rx_enaout0;
  input [2:0]full;
  input [1:0]Q;
  input [34:0]\axis_tkeep_reg[47] ;
  input [102:0]\axis_tkeep_reg[47]_0 ;
  input [35:0]\axis_tkeep_reg[47]_1 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \axis_tdata_reg[376] ;
  input \rot_reg[1]_6 ;
  input \axis_tkeep[63]_i_4 ;
  input \axis_tkeep_reg[37] ;
  input [2:0]\rot[1]_i_7 ;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input \axis_tdata_reg[506] ;
  input \axis_tdata_reg[506]_0 ;
  input \axis_tdata_reg[506]_1 ;
  input \axis_tdata_reg[507] ;
  input \axis_tdata_reg[508] ;
  input \axis_tdata_reg[511] ;
  input \axis_tdata_reg[498] ;
  input \axis_tdata_reg[499] ;
  input \axis_tdata_reg[500] ;
  input \axis_tdata_reg[503] ;
  input \axis_tdata_reg[490] ;
  input \axis_tdata_reg[491] ;
  input \axis_tdata_reg[492] ;
  input \axis_tdata_reg[495] ;
  input \axis_tdata_reg[482] ;
  input \axis_tdata_reg[483] ;
  input \axis_tdata_reg[484] ;
  input \axis_tdata_reg[487] ;
  input \axis_tdata_reg[474] ;
  input \axis_tdata_reg[475] ;
  input \axis_tdata_reg[476] ;
  input \axis_tdata_reg[479] ;
  input \axis_tdata_reg[466] ;
  input \axis_tdata_reg[467] ;
  input \axis_tdata_reg[468] ;
  input \axis_tdata_reg[471] ;
  input \axis_tdata_reg[458] ;
  input \axis_tdata_reg[459] ;
  input \axis_tdata_reg[460] ;
  input \axis_tdata_reg[463] ;
  input \axis_tdata_reg[450] ;
  input \axis_tdata_reg[451] ;
  input \axis_tdata_reg[452] ;
  input \axis_tdata_reg[455] ;
  input \axis_tdata_reg[442] ;
  input \axis_tdata_reg[443] ;
  input \axis_tdata_reg[444] ;
  input \axis_tdata_reg[447] ;
  input \axis_tdata_reg[434] ;
  input \axis_tdata_reg[435] ;
  input \axis_tdata_reg[436] ;
  input \axis_tdata_reg[439] ;
  input \axis_tdata_reg[426] ;
  input \axis_tdata_reg[427] ;
  input \axis_tdata_reg[428] ;
  input \axis_tdata_reg[431] ;
  input \axis_tdata_reg[418] ;
  input \axis_tdata_reg[419] ;
  input \axis_tdata_reg[420] ;
  input \axis_tdata_reg[423] ;
  input \axis_tdata_reg[410] ;
  input \axis_tdata_reg[411] ;
  input \axis_tdata_reg[412] ;
  input \axis_tdata_reg[415] ;
  input \axis_tdata_reg[402] ;
  input \axis_tdata_reg[403] ;
  input \axis_tdata_reg[404] ;
  input \axis_tdata_reg[407] ;
  input \axis_tdata_reg[394] ;
  input \axis_tdata_reg[395] ;
  input \axis_tdata_reg[396] ;
  input \axis_tdata_reg[399] ;
  input \axis_tdata_reg[386] ;
  input \axis_tdata_reg[387] ;
  input \axis_tdata_reg[388] ;
  input \axis_tdata_reg[391] ;
  input \axis_tkeep_reg[54]_0 ;
  input \axis_tkeep_reg[54]_1 ;
  input \axis_tdata_reg[262] ;
  input \axis_tdata_reg[376]_0 ;
  input \axis_tdata_reg[276] ;
  input \axis_tdata_reg[258] ;
  input \axis_tdata_reg[378] ;
  input \axis_tdata_reg[380] ;
  input \axis_tdata_reg[382] ;
  input \axis_tdata_reg[368] ;
  input \axis_tdata_reg[370] ;
  input \axis_tdata_reg[372] ;
  input \axis_tdata_reg[374] ;
  input \axis_tdata_reg[360] ;
  input \axis_tdata_reg[362] ;
  input \axis_tdata_reg[364] ;
  input \axis_tdata_reg[366] ;
  input \axis_tdata_reg[352] ;
  input \axis_tdata_reg[354] ;
  input \axis_tdata_reg[356] ;
  input \axis_tdata_reg[358] ;
  input \axis_tdata_reg[344] ;
  input \axis_tdata_reg[346] ;
  input \axis_tdata_reg[348] ;
  input \axis_tdata_reg[350] ;
  input \axis_tdata_reg[336] ;
  input \axis_tdata_reg[338] ;
  input \axis_tdata_reg[340] ;
  input \axis_tdata_reg[342] ;
  input \axis_tdata_reg[328] ;
  input \axis_tdata_reg[330] ;
  input \axis_tdata_reg[332] ;
  input \axis_tdata_reg[334] ;
  input \axis_tdata_reg[320] ;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[326] ;
  input \axis_tdata_reg[312] ;
  input \axis_tdata_reg[314] ;
  input \axis_tdata_reg[316] ;
  input \axis_tdata_reg[318] ;
  input \axis_tdata_reg[304] ;
  input \axis_tdata_reg[306] ;
  input \axis_tdata_reg[308] ;
  input \axis_tdata_reg[310] ;
  input \axis_tdata_reg[296] ;
  input \axis_tdata_reg[298] ;
  input \axis_tdata_reg[300] ;
  input \axis_tdata_reg[302] ;
  input \axis_tdata_reg[288] ;
  input \axis_tdata_reg[290] ;
  input \axis_tdata_reg[292] ;
  input \axis_tdata_reg[294] ;
  input \axis_tdata_reg[280] ;
  input \axis_tdata_reg[282] ;
  input \axis_tdata_reg[284] ;
  input \axis_tdata_reg[286] ;
  input \axis_tdata_reg[272] ;
  input \axis_tdata_reg[274] ;
  input \axis_tdata_reg[276]_0 ;
  input \axis_tdata_reg[278] ;
  input \axis_tdata_reg[264] ;
  input \axis_tdata_reg[266] ;
  input \axis_tdata_reg[268] ;
  input \axis_tdata_reg[270] ;
  input \axis_tdata_reg[256] ;
  input \axis_tdata_reg[258]_0 ;
  input \axis_tdata_reg[260] ;
  input \axis_tdata_reg[262]_0 ;
  input \axis_tkeep_reg[37]_0 ;
  input \axis_tkeep_reg[36] ;
  input \axis_tkeep_reg[36]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[252] ;
  input ptp_rd_en_i_3;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[391]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[256] ;
  wire \axis_tdata_reg[258] ;
  wire \axis_tdata_reg[258]_0 ;
  wire \axis_tdata_reg[260] ;
  wire \axis_tdata_reg[262] ;
  wire \axis_tdata_reg[262]_0 ;
  wire \axis_tdata_reg[264] ;
  wire \axis_tdata_reg[266] ;
  wire \axis_tdata_reg[268] ;
  wire \axis_tdata_reg[270] ;
  wire \axis_tdata_reg[272] ;
  wire \axis_tdata_reg[274] ;
  wire \axis_tdata_reg[276] ;
  wire \axis_tdata_reg[276]_0 ;
  wire \axis_tdata_reg[278] ;
  wire \axis_tdata_reg[280] ;
  wire \axis_tdata_reg[282] ;
  wire \axis_tdata_reg[284] ;
  wire \axis_tdata_reg[286] ;
  wire \axis_tdata_reg[288] ;
  wire \axis_tdata_reg[290] ;
  wire \axis_tdata_reg[292] ;
  wire \axis_tdata_reg[294] ;
  wire \axis_tdata_reg[296] ;
  wire \axis_tdata_reg[298] ;
  wire \axis_tdata_reg[300] ;
  wire \axis_tdata_reg[302] ;
  wire \axis_tdata_reg[304] ;
  wire \axis_tdata_reg[306] ;
  wire \axis_tdata_reg[308] ;
  wire \axis_tdata_reg[310] ;
  wire \axis_tdata_reg[312] ;
  wire \axis_tdata_reg[314] ;
  wire \axis_tdata_reg[316] ;
  wire \axis_tdata_reg[318] ;
  wire \axis_tdata_reg[320] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[326] ;
  wire \axis_tdata_reg[328] ;
  wire \axis_tdata_reg[330] ;
  wire \axis_tdata_reg[332] ;
  wire \axis_tdata_reg[334] ;
  wire \axis_tdata_reg[336] ;
  wire \axis_tdata_reg[338] ;
  wire \axis_tdata_reg[340] ;
  wire \axis_tdata_reg[342] ;
  wire \axis_tdata_reg[344] ;
  wire \axis_tdata_reg[346] ;
  wire \axis_tdata_reg[348] ;
  wire \axis_tdata_reg[350] ;
  wire \axis_tdata_reg[352] ;
  wire \axis_tdata_reg[354] ;
  wire \axis_tdata_reg[356] ;
  wire \axis_tdata_reg[358] ;
  wire \axis_tdata_reg[360] ;
  wire \axis_tdata_reg[362] ;
  wire \axis_tdata_reg[364] ;
  wire \axis_tdata_reg[366] ;
  wire \axis_tdata_reg[368] ;
  wire \axis_tdata_reg[370] ;
  wire \axis_tdata_reg[372] ;
  wire \axis_tdata_reg[374] ;
  wire \axis_tdata_reg[376] ;
  wire \axis_tdata_reg[376]_0 ;
  wire \axis_tdata_reg[378] ;
  wire \axis_tdata_reg[380] ;
  wire \axis_tdata_reg[382] ;
  wire \axis_tdata_reg[386] ;
  wire \axis_tdata_reg[387] ;
  wire \axis_tdata_reg[388] ;
  wire \axis_tdata_reg[391] ;
  wire [135:0]\axis_tdata_reg[391]_0 ;
  wire \axis_tdata_reg[394] ;
  wire \axis_tdata_reg[395] ;
  wire \axis_tdata_reg[396] ;
  wire \axis_tdata_reg[399] ;
  wire \axis_tdata_reg[402] ;
  wire \axis_tdata_reg[403] ;
  wire \axis_tdata_reg[404] ;
  wire \axis_tdata_reg[407] ;
  wire \axis_tdata_reg[410] ;
  wire \axis_tdata_reg[411] ;
  wire \axis_tdata_reg[412] ;
  wire \axis_tdata_reg[415] ;
  wire \axis_tdata_reg[418] ;
  wire \axis_tdata_reg[419] ;
  wire \axis_tdata_reg[420] ;
  wire \axis_tdata_reg[423] ;
  wire \axis_tdata_reg[426] ;
  wire \axis_tdata_reg[427] ;
  wire \axis_tdata_reg[428] ;
  wire \axis_tdata_reg[431] ;
  wire \axis_tdata_reg[434] ;
  wire \axis_tdata_reg[435] ;
  wire \axis_tdata_reg[436] ;
  wire \axis_tdata_reg[439] ;
  wire \axis_tdata_reg[442] ;
  wire \axis_tdata_reg[443] ;
  wire \axis_tdata_reg[444] ;
  wire \axis_tdata_reg[447] ;
  wire \axis_tdata_reg[450] ;
  wire \axis_tdata_reg[451] ;
  wire \axis_tdata_reg[452] ;
  wire \axis_tdata_reg[455] ;
  wire \axis_tdata_reg[458] ;
  wire \axis_tdata_reg[459] ;
  wire \axis_tdata_reg[460] ;
  wire \axis_tdata_reg[463] ;
  wire \axis_tdata_reg[466] ;
  wire \axis_tdata_reg[467] ;
  wire \axis_tdata_reg[468] ;
  wire \axis_tdata_reg[471] ;
  wire \axis_tdata_reg[474] ;
  wire \axis_tdata_reg[475] ;
  wire \axis_tdata_reg[476] ;
  wire \axis_tdata_reg[479] ;
  wire \axis_tdata_reg[482] ;
  wire \axis_tdata_reg[483] ;
  wire \axis_tdata_reg[484] ;
  wire \axis_tdata_reg[487] ;
  wire \axis_tdata_reg[490] ;
  wire \axis_tdata_reg[491] ;
  wire \axis_tdata_reg[492] ;
  wire \axis_tdata_reg[495] ;
  wire \axis_tdata_reg[498] ;
  wire \axis_tdata_reg[499] ;
  wire \axis_tdata_reg[500] ;
  wire \axis_tdata_reg[503] ;
  wire \axis_tdata_reg[506] ;
  wire \axis_tdata_reg[506]_0 ;
  wire \axis_tdata_reg[506]_1 ;
  wire \axis_tdata_reg[507] ;
  wire \axis_tdata_reg[508] ;
  wire \axis_tdata_reg[511] ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire \axis_tkeep_reg[36] ;
  wire \axis_tkeep_reg[36]_0 ;
  wire \axis_tkeep_reg[37] ;
  wire \axis_tkeep_reg[37]_0 ;
  wire [34:0]\axis_tkeep_reg[47] ;
  wire [102:0]\axis_tkeep_reg[47]_0 ;
  wire [35:0]\axis_tkeep_reg[47]_1 ;
  wire [1:0]\axis_tkeep_reg[54] ;
  wire \axis_tkeep_reg[54]_0 ;
  wire \axis_tkeep_reg[54]_1 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [3:0]lbus_mty;
  wire ptp_rd_en_i_3;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire [2:0]\rot[1]_i_7 ;
  wire \rot_reg[0] ;
  wire [0:0]\rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire rx_clk;
  wire [127:0]rx_clk_0;
  wire rx_clk_1;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__3_n_0 ;
  wire \wr_ptr[2]_i_3__2_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [6]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[30]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [7]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [4]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\rot_reg[0]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [5]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [2]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [3]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [0]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\rot_reg[0]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [1]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\rot_reg[0]_101 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [28]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\rot_reg[0]_80 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [83]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [29]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\rot_reg[0]_22 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [59]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\rot_reg[0]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\rot_reg[0]_91 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [35]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [26]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\rot_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [27]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [11]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\rot_reg[0]_86 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\rot_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [90]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[256] ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[258]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[260] ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[262]_0 ),
        .O(rx_clk_0[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[264] ),
        .O(rx_clk_0[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[266] ),
        .O(rx_clk_0[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[268] ),
        .O(rx_clk_0[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [88]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[270] ),
        .O(rx_clk_0[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[272] ),
        .O(rx_clk_0[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[274] ),
        .O(rx_clk_0[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[276]_0 ),
        .O(rx_clk_0[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [82]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[278] ),
        .O(rx_clk_0[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [72]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[280] ),
        .O(rx_clk_0[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[282] ),
        .O(rx_clk_0[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[284] ),
        .O(rx_clk_0[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[286] ),
        .O(rx_clk_0[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [66]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[288] ),
        .O(rx_clk_0[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[290] ),
        .O(rx_clk_0[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[292] ),
        .O(rx_clk_0[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[294] ),
        .O(rx_clk_0[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[296] ),
        .O(rx_clk_0[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[298] ),
        .O(rx_clk_0[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [24]),
        .O(\rot_reg[0]_73 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[300] ),
        .O(rx_clk_0[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [64]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[302] ),
        .O(rx_clk_0[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[304] ),
        .O(rx_clk_0[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[306] ),
        .O(rx_clk_0[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[308] ),
        .O(rx_clk_0[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\rot_reg[0]_74 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [58]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[310] ),
        .O(rx_clk_0[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [48]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[312] ),
        .O(rx_clk_0[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[314] ),
        .O(rx_clk_0[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[316] ),
        .O(rx_clk_0[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[318] ),
        .O(rx_clk_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [25]),
        .O(\rot_reg[0]_75 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [42]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[320] ),
        .O(rx_clk_0[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[322] ),
        .O(rx_clk_0[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[324] ),
        .O(rx_clk_0[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[326] ),
        .O(rx_clk_0[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[328] ),
        .O(rx_clk_0[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[330] ),
        .O(rx_clk_0[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[332] ),
        .O(rx_clk_0[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [40]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[334] ),
        .O(rx_clk_0[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[336] ),
        .O(rx_clk_0[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[338] ),
        .O(rx_clk_0[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[340] ),
        .O(rx_clk_0[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [34]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[342] ),
        .O(rx_clk_0[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [24]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[344] ),
        .O(rx_clk_0[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[346] ),
        .O(rx_clk_0[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[348] ),
        .O(rx_clk_0[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[350] ),
        .O(rx_clk_0[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [18]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[352] ),
        .O(rx_clk_0[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[354] ),
        .O(rx_clk_0[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[356] ),
        .O(rx_clk_0[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[358] ),
        .O(rx_clk_0[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[360] ),
        .O(rx_clk_0[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[362] ),
        .O(rx_clk_0[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[364] ),
        .O(rx_clk_0[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [16]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[366] ),
        .O(rx_clk_0[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[368] ),
        .O(rx_clk_0[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[370] ),
        .O(rx_clk_0[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[372] ),
        .O(rx_clk_0[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [10]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[374] ),
        .O(rx_clk_0[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [0]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[376]_0 ),
        .O(rx_clk_0[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[378] ),
        .O(rx_clk_0[61]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [22]),
        .O(\rot_reg[0]_70 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[380] ),
        .O(rx_clk_0[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[382] ),
        .O(rx_clk_0[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[386] ),
        .O(rx_clk_0[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[387] ),
        .O(rx_clk_0[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[388] ),
        .O(rx_clk_0[66]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [95]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[391] ),
        .O(rx_clk_0[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[394] ),
        .O(rx_clk_0[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[395] ),
        .O(rx_clk_0[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[396] ),
        .O(rx_clk_0[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[399] ),
        .O(rx_clk_0[71]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [23]),
        .O(\rot_reg[0]_72 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [79]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[402] ),
        .O(rx_clk_0[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [80]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[403] ),
        .O(rx_clk_0[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[404] ),
        .O(rx_clk_0[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[407] ),
        .O(rx_clk_0[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[410] ),
        .O(rx_clk_0[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [74]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[411] ),
        .O(rx_clk_0[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[412] ),
        .O(rx_clk_0[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[415] ),
        .O(rx_clk_0[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[418] ),
        .O(rx_clk_0[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[419] ),
        .O(rx_clk_0[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[420] ),
        .O(rx_clk_0[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [71]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[423] ),
        .O(rx_clk_0[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[426] ),
        .O(rx_clk_0[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[427] ),
        .O(rx_clk_0[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[428] ),
        .O(rx_clk_0[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[431] ),
        .O(rx_clk_0[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [55]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[434] ),
        .O(rx_clk_0[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [56]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[435] ),
        .O(rx_clk_0[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[436] ),
        .O(rx_clk_0[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[439] ),
        .O(rx_clk_0[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[442] ),
        .O(rx_clk_0[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [50]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[443] ),
        .O(rx_clk_0[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[444] ),
        .O(rx_clk_0[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[447] ),
        .O(rx_clk_0[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[450] ),
        .O(rx_clk_0[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[451] ),
        .O(rx_clk_0[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[452] ),
        .O(rx_clk_0[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [47]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[455] ),
        .O(rx_clk_0[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[458] ),
        .O(rx_clk_0[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[459] ),
        .O(rx_clk_0[101]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [20]),
        .O(\rot_reg[0]_67 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[460] ),
        .O(rx_clk_0[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[463] ),
        .O(rx_clk_0[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [31]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[466] ),
        .O(rx_clk_0[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [32]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[467] ),
        .O(rx_clk_0[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[468] ),
        .O(rx_clk_0[106]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\rot_reg[0]_68 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[471] ),
        .O(rx_clk_0[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[474] ),
        .O(rx_clk_0[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [26]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[475] ),
        .O(rx_clk_0[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[476] ),
        .O(rx_clk_0[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[479] ),
        .O(rx_clk_0[111]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [21]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[482] ),
        .O(rx_clk_0[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[483] ),
        .O(rx_clk_0[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[484] ),
        .O(rx_clk_0[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [23]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[487] ),
        .O(rx_clk_0[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[490] ),
        .O(rx_clk_0[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[491] ),
        .O(rx_clk_0[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[492] ),
        .O(rx_clk_0[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[495] ),
        .O(rx_clk_0[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [7]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[498] ),
        .O(rx_clk_0[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [8]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[499] ),
        .O(rx_clk_0[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[500] ),
        .O(rx_clk_0[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[503] ),
        .O(rx_clk_0[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[506]_1 ),
        .O(rx_clk_0[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [2]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[507] ),
        .O(rx_clk_0[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[508] ),
        .O(rx_clk_0[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[511] ),
        .O(rx_clk_0[127]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [18]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [19]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [30]),
        .O(\rot_reg[0]_82 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [16]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [17]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [14]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [15]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [12]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\rot_reg[0]_56 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [13]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [31]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [10]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [11]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[38]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\rot_reg[0]_50 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [9]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[131]),
        .I2(\axis_tkeep_reg[36] ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\rot_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hFBEAD9C873625140)) 
    \axis_tkeep[47]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .I4(\axis_tkeep_reg[47]_0 [102]),
        .I5(\axis_tkeep_reg[47]_1 [35]),
        .O(\rot_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_6 
       (.I0(dout[130]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tkeep_reg[36] ),
        .I4(\axis_tkeep_reg[36]_0 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_8 
       (.I0(dout[128]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [96]),
        .I3(\axis_tkeep_reg[37] ),
        .I4(\axis_tkeep_reg[37]_0 ),
        .O(lbus_mty[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[49]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[50]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[51]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [0]),
        .I3(\axis_tkeep_reg[54] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[53]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[54]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[55]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[57]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[58]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[59]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[61]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[62]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[0]_2 ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[37] ),
        .I5(\axis_tkeep_reg[47] [33]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_25_n_0 ),
        .I3(\axis_tkeep[63]_i_5_0 ),
        .O(\rot_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[63]_i_2 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_25 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_7 
       (.I0(dout[131]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [98]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_1 ),
        .O(lbus_mty[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_8 
       (.I0(dout[130]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_0 ),
        .O(lbus_mty[2]));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .I4(\axis_tkeep_reg[47]_0 [100]),
        .I5(\axis_tkeep_reg[47]_1 [34]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_4
       (.I0(dout[134]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_7
       (.I0(\axis_tkeep_reg[36] ),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\rot_reg[0]_85 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [1:0]),
        .DIB(\axis_tdata_reg[391]_0 [3:2]),
        .DIC(\axis_tdata_reg[391]_0 [5:4]),
        .DID(\axis_tdata_reg[391]_0 [7:6]),
        .DIE(\axis_tdata_reg[391]_0 [9:8]),
        .DIF(\axis_tdata_reg[391]_0 [11:10]),
        .DIG(\axis_tdata_reg[391]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [113:112]),
        .DIB(\axis_tdata_reg[391]_0 [115:114]),
        .DIC(\axis_tdata_reg[391]_0 [117:116]),
        .DID(\axis_tdata_reg[391]_0 [119:118]),
        .DIE(\axis_tdata_reg[391]_0 [121:120]),
        .DIF(\axis_tdata_reg[391]_0 [123:122]),
        .DIG(\axis_tdata_reg[391]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [127:126]),
        .DIB(\axis_tdata_reg[391]_0 [129:128]),
        .DIC(\axis_tdata_reg[391]_0 [131:130]),
        .DID(\axis_tdata_reg[391]_0 [133:132]),
        .DIE(\axis_tdata_reg[391]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [15:14]),
        .DIB(\axis_tdata_reg[391]_0 [17:16]),
        .DIC(\axis_tdata_reg[391]_0 [19:18]),
        .DID(\axis_tdata_reg[391]_0 [21:20]),
        .DIE(\axis_tdata_reg[391]_0 [23:22]),
        .DIF(\axis_tdata_reg[391]_0 [25:24]),
        .DIG(\axis_tdata_reg[391]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [29:28]),
        .DIB(\axis_tdata_reg[391]_0 [31:30]),
        .DIC(\axis_tdata_reg[391]_0 [33:32]),
        .DID(\axis_tdata_reg[391]_0 [35:34]),
        .DIE(\axis_tdata_reg[391]_0 [37:36]),
        .DIF(\axis_tdata_reg[391]_0 [39:38]),
        .DIG(\axis_tdata_reg[391]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [43:42]),
        .DIB(\axis_tdata_reg[391]_0 [45:44]),
        .DIC(\axis_tdata_reg[391]_0 [47:46]),
        .DID(\axis_tdata_reg[391]_0 [49:48]),
        .DIE(\axis_tdata_reg[391]_0 [51:50]),
        .DIF(\axis_tdata_reg[391]_0 [53:52]),
        .DIG(\axis_tdata_reg[391]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [57:56]),
        .DIB(\axis_tdata_reg[391]_0 [59:58]),
        .DIC(\axis_tdata_reg[391]_0 [61:60]),
        .DID(\axis_tdata_reg[391]_0 [63:62]),
        .DIE(\axis_tdata_reg[391]_0 [65:64]),
        .DIF(\axis_tdata_reg[391]_0 [67:66]),
        .DIG(\axis_tdata_reg[391]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [71:70]),
        .DIB(\axis_tdata_reg[391]_0 [73:72]),
        .DIC(\axis_tdata_reg[391]_0 [75:74]),
        .DID(\axis_tdata_reg[391]_0 [77:76]),
        .DIE(\axis_tdata_reg[391]_0 [79:78]),
        .DIF(\axis_tdata_reg[391]_0 [81:80]),
        .DIG(\axis_tdata_reg[391]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [85:84]),
        .DIB(\axis_tdata_reg[391]_0 [87:86]),
        .DIC(\axis_tdata_reg[391]_0 [89:88]),
        .DID(\axis_tdata_reg[391]_0 [91:90]),
        .DIE(\axis_tdata_reg[391]_0 [93:92]),
        .DIF(\axis_tdata_reg[391]_0 [95:94]),
        .DIG(\axis_tdata_reg[391]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [99:98]),
        .DIB(\axis_tdata_reg[391]_0 [101:100]),
        .DIC(\axis_tdata_reg[391]_0 [103:102]),
        .DID(\axis_tdata_reg[391]_0 [105:104]),
        .DIE(\axis_tdata_reg[391]_0 [107:106]),
        .DIF(\axis_tdata_reg[391]_0 [109:108]),
        .DIG(\axis_tdata_reg[391]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_7
       (.I0(dout[132]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tdata_reg[376] ),
        .I3(\axis_tkeep_reg[47]_0 [99]),
        .I4(ptp_rd_en_i_3),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_11 
       (.I0(\rot_reg[0]_2 ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\rot_reg[1]_6 ),
        .I5(\axis_tkeep_reg[47]_0 [99]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_15 
       (.I0(data_valid),
        .I1(\rot[1]_i_7 [1]),
        .I2(Q[0]),
        .I3(\rot[1]_i_7 [2]),
        .I4(Q[1]),
        .I5(\rot[1]_i_7 [0]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_18 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47] [32]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(Q[0]),
        .I1(\rot_reg[0]_1 ),
        .I2(\rot_reg[1]_3 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(Q[1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__3 
       (.I0(rx_enaout0),
        .I1(full[2]),
        .I2(\wr_ptr_reg[2]_0 ),
        .I3(full[0]),
        .I4(full[1]),
        .I5(\wr_ptr[2]_i_3__2_n_0 ),
        .O(\wr_ptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__2 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_4 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module cmac_usplus_0_cmac_usplus_0_fifo__parameterized0
   (dout,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    SR,
    rx_clk,
    \rx_lane_aligner_fill_0[0] ,
    \wr_ptr_reg[0]_2 ,
    din,
    ptp_rd_en);
  output [91:0]dout;
  input [1:0]\wr_ptr_reg[0]_0 ;
  input [1:0]\wr_ptr_reg[0]_1 ;
  input [0:0]SR;
  input rx_clk;
  input [91:0]\rx_lane_aligner_fill_0[0] ;
  input [1:0]\wr_ptr_reg[0]_2 ;
  input [1:0]din;
  input ptp_rd_en;

  wire [0:0]SR;
  wire [1:0]din;
  wire [91:0]dout;
  wire ptp_rd_en;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__3_n_0 ;
  wire \rd_ptr[1]_i_1__3_n_0 ;
  wire \rd_ptr[2]_i_2__3_n_0 ;
  wire \rd_ptr[2]_i_3__1_n_0 ;
  wire rx_clk;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1_n_0 ;
  wire \wr_ptr[2]_i_3__3_n_0 ;
  wire \wr_ptr[2]_i_4__0_n_0 ;
  wire [1:0]\wr_ptr_reg[0]_0 ;
  wire [1:0]\wr_ptr_reg[0]_1 ;
  wire [1:0]\wr_ptr_reg[0]_2 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [1:0]),
        .DIB(\rx_lane_aligner_fill_0[0] [3:2]),
        .DIC(\rx_lane_aligner_fill_0[0] [5:4]),
        .DID(\rx_lane_aligner_fill_0[0] [7:6]),
        .DIE(\rx_lane_aligner_fill_0[0] [9:8]),
        .DIF(\rx_lane_aligner_fill_0[0] [11:10]),
        .DIG(\rx_lane_aligner_fill_0[0] [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [15:14]),
        .DIB(\rx_lane_aligner_fill_0[0] [17:16]),
        .DIC(\rx_lane_aligner_fill_0[0] [19:18]),
        .DID(\rx_lane_aligner_fill_0[0] [21:20]),
        .DIE(\rx_lane_aligner_fill_0[0] [23:22]),
        .DIF(\rx_lane_aligner_fill_0[0] [25:24]),
        .DIG(\rx_lane_aligner_fill_0[0] [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [29:28]),
        .DIB(\rx_lane_aligner_fill_0[0] [31:30]),
        .DIC(\rx_lane_aligner_fill_0[0] [33:32]),
        .DID(\rx_lane_aligner_fill_0[0] [35:34]),
        .DIE(\rx_lane_aligner_fill_0[0] [37:36]),
        .DIF(\rx_lane_aligner_fill_0[0] [39:38]),
        .DIG(\rx_lane_aligner_fill_0[0] [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [43:42]),
        .DIB(\rx_lane_aligner_fill_0[0] [45:44]),
        .DIC(\rx_lane_aligner_fill_0[0] [47:46]),
        .DID(\rx_lane_aligner_fill_0[0] [49:48]),
        .DIE(\rx_lane_aligner_fill_0[0] [51:50]),
        .DIF(\rx_lane_aligner_fill_0[0] [53:52]),
        .DIG(\rx_lane_aligner_fill_0[0] [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [57:56]),
        .DIB(\rx_lane_aligner_fill_0[0] [59:58]),
        .DIC(\rx_lane_aligner_fill_0[0] [61:60]),
        .DID(\rx_lane_aligner_fill_0[0] [63:62]),
        .DIE(\rx_lane_aligner_fill_0[0] [65:64]),
        .DIF(\rx_lane_aligner_fill_0[0] [67:66]),
        .DIG(\rx_lane_aligner_fill_0[0] [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [71:70]),
        .DIB(\rx_lane_aligner_fill_0[0] [73:72]),
        .DIC(\rx_lane_aligner_fill_0[0] [75:74]),
        .DID(\rx_lane_aligner_fill_0[0] [77:76]),
        .DIE(\rx_lane_aligner_fill_0[0] [79:78]),
        .DIF(\rx_lane_aligner_fill_0[0] [81:80]),
        .DIG(\rx_lane_aligner_fill_0[0] [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "91" *) 
  RAM32M16 buffer_reg_0_7_84_91
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [85:84]),
        .DIB(\rx_lane_aligner_fill_0[0] [87:86]),
        .DIC(\rx_lane_aligner_fill_0[0] [89:88]),
        .DID(\rx_lane_aligner_fill_0[0] [91:90]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hDE00)) 
    \rd_ptr[2]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(\rd_ptr[2]_i_3__1_n_0 ),
        .I2(wr_ptr[2]),
        .I3(ptp_rd_en),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7DBE)) 
    \rd_ptr[2]_i_3__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .O(\rd_ptr[2]_i_3__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__3_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__3_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__3_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3__3_n_0 ),
        .I1(\wr_ptr[2]_i_4__0_n_0 ),
        .I2(\wr_ptr_reg[0]_2 [0]),
        .I3(\wr_ptr_reg[0]_2 [1]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\wr_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__3 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[2]_i_4__0 
       (.I0(\wr_ptr_reg[0]_0 [0]),
        .I1(\wr_ptr_reg[0]_0 [1]),
        .I2(\wr_ptr_reg[0]_1 [0]),
        .I3(\wr_ptr_reg[0]_1 [1]),
        .O(\wr_ptr[2]_i_4__0_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "cmac_usplus_0_gt,cmac_usplus_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "cmac_usplus_0_gt" *) 
(* X_CORE_INFO = "cmac_usplus_0_gt_gtwizard_top,Vivado 2020.2" *) 
module cmac_usplus_0_cmac_usplus_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "125.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "140" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "140" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  cmac_usplus_0_cmac_usplus_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_gt_gtwizard_gtye4" *) 
module cmac_usplus_0_cmac_usplus_0_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  cmac_usplus_0_cmac_usplus_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .gtrxreset_out_reg(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .gtrxreset_out_reg_0(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .gtrxreset_out_reg_1(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .gtrxreset_out_reg_2(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  cmac_usplus_0_cmac_usplus_0_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "125.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "140" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "161.132812" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "140" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "161.132812" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) (* ORIG_REF_NAME = "cmac_usplus_0_gt_gtwizard_top" *) 
module cmac_usplus_0_cmac_usplus_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  cmac_usplus_0_cmac_usplus_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_gt_gtye4_channel_wrapper" *) 
module cmac_usplus_0_cmac_usplus_0_gt_gtye4_channel_wrapper
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .gtrxreset_out_reg(gtrxreset_out_reg),
        .gtrxreset_out_reg_0(gtrxreset_out_reg_0),
        .gtrxreset_out_reg_1(gtrxreset_out_reg_1),
        .gtrxreset_out_reg_2(gtrxreset_out_reg_2),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_gt_gtye4_common_wrapper" *) 
module cmac_usplus_0_cmac_usplus_0_gt_gtye4_common_wrapper
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(i_in_meta_reg),
        .qpll0lock_out(qpll0lock_out),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_lbus2axis_segmented_corelogic" *) 
module cmac_usplus_0_cmac_usplus_0_lbus2axis_segmented_corelogic
   (rx_preambleout,
    rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_preout,
    rx_clk,
    p_0_in,
    axis_tlast_reg_0,
    lbus_err,
    Q,
    D,
    \axis_tkeep_reg[63]_0 ,
    lbus_mty,
    SR);
  output [55:0]rx_preambleout;
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input [55:0]rx_preout;
  input rx_clk;
  input p_0_in;
  input axis_tlast_reg_0;
  input [3:0]lbus_err;
  input [1:0]Q;
  input [511:0]D;
  input [47:0]\axis_tkeep_reg[63]_0 ;
  input [7:0]lbus_mty;
  input [3:0]SR;

  wire [511:0]D;
  wire [1:0]Q;
  wire [3:0]SR;
  wire [47:0]\axis_tkeep_reg[63]_0 ;
  wire axis_tlast_reg_0;
  wire axis_tuser0_n_0;
  wire [3:0]lbus_err;
  wire [7:0]lbus_mty;
  wire [12:4]mty_to_tkeep0_return;
  wire [12:4]mty_to_tkeep1_return;
  wire [12:4]mty_to_tkeep2_return;
  wire [12:4]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [55:0]rx_preambleout;
  wire \rx_preambleout_2d_reg[0]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[10]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[11]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[12]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[13]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[14]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[15]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[16]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[17]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[18]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[19]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[1]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[20]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[21]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[22]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[23]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[24]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[25]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[26]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[27]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[28]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[29]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[2]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[30]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[31]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[32]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[33]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[34]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[35]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[36]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[37]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[38]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[39]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[3]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[40]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[41]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[42]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[43]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[44]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[45]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[46]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[47]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[48]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[49]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[4]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[50]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[51]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[52]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[53]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[54]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[55]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[5]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[6]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[7]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[8]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[9]_srl2_n_0 ;
  wire [55:0]rx_preout;

  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[326]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[509]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[510]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1] ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[100]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[101]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[102]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[103]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[104]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[105]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[106]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[107]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[108]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[109]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[110]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[111]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[112]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[113]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[114]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[115]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[116]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[117]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[118]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[119]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[120]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[121]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[122]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[123]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[124]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[125]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[126]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[127]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[128]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[129]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[130]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[131]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[132]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[133]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[134]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[135]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[136]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[137]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[138]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[139]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[140]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[141]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[142]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[143]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[144]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[145]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[146]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[147]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[148]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[149]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[150]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[151]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[152]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[153]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[154]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[155]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[156]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[157]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[158]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[159]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[160]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[161]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[162]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[163]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[164]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[165]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[166]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[167]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[168]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[169]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[170]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[171]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[172]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[173]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[174]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[175]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[176]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[177]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[178]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[179]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[180]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[181]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[182]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[183]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[184]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[185]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[186]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[187]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[188]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[189]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[190]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[191]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[192]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[193]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[194]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[195]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[196]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[197]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[198]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[199]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[200]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[201]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[202]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[203]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[204]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[205]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[206]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[207]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[208]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[209]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[210]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[211]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[212]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[213]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[214]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[215]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[216]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[217]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[218]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[219]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[220]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[221]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[222]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[223]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[224]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[225]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[226]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[227]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[228]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[229]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[230]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[231]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[232]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[233]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[234]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[235]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[236]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[237]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[238]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[239]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[240]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[241]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[242]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[243]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[244]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[245]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[246]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[247]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[248]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[249]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[250]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[251]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[252]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[253]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[254]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[255]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[256]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[257]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[258]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[259]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[260]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[261]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[262]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[263]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[264]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[265]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[266]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[267]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[268]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[269]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[270]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[271]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[272]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[273]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[274]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[275]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[276]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[277]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[278]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[279]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[280]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[281]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[282]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[283]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[284]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[285]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[286]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[287]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[288]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[289]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[290]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[291]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[292]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[293]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[294]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[295]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[296]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[297]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[298]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[299]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[300]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[301]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[302]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[303]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[304]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[305]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[306]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[307]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[308]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[309]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[310]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[311]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[312]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[313]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[314]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[315]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[316]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[317]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[318]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[319]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[320]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[321]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[322]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[323]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[324]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[325]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[326]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[327]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[328]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[329]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[330]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[331]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[332]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[333]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[334]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[335]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[336]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[337]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[338]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[339]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[340]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[341]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[342]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[343]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[344]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[345]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[346]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[347]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[348]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[349]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[350]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[351]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[352]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[353]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[354]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[355]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[356]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[357]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[358]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[359]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[360]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[361]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[362]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[363]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[364]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[365]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[366]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[367]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[368]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[369]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[370]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[371]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[372]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[373]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[374]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[375]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[376]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[377]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[378]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[379]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[380]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[381]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[382]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[383]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[384]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[385]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[386]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[387]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[388]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[389]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[390]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[391]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[392]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[393]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[394]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[395]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[396]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[397]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[398]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[399]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[400]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[401]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[402]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[403]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[404]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[405]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[406]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[407]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[408]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[409]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[410]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[411]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[412]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[413]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[414]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[415]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[416]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[417]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[418]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[419]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[420]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[421]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[422]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[423]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[424]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[425]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[426]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[427]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[428]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[429]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[430]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[431]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[432]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[433]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[434]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[435]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[436]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[437]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[438]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[439]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[440]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[441]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[442]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[443]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[444]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[445]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[446]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[447]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[448]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[449]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[450]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[451]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[452]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[453]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[454]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[455]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[456]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[457]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[458]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[459]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[460]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[461]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[462]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[463]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[464]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[465]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[466]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[467]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[468]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[469]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[470]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[471]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[472]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[473]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[474]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[475]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[476]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[477]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[478]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[479]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[480]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[481]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[482]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[483]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[484]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[485]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[486]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[487]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[488]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[489]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[490]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[491]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[492]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[493]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[494]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[495]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[496]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[497]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[498]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[499]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[500]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[501]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[502]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[503]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[504]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[505]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[506]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[507]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[508]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[509]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[510]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[511]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[96]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[97]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[98]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[99]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[12]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[20]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[24]_i_1 
       (.I0(lbus_mty[3]),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[28]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[36]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[40]_i_1 
       (.I0(lbus_mty[5]),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[44]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[4]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[52]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[56]_i_1 
       (.I0(lbus_mty[7]),
        .O(mty_to_tkeep2_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[60]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[8]_i_1 
       (.I0(lbus_mty[1]),
        .O(mty_to_tkeep_return[8]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [7]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [8]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [9]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [10]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [11]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [12]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [13]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [14]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [0]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [15]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [16]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [17]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [18]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [19]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [20]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [21]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [1]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [22]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [23]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [24]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [25]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [26]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [27]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [28]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [29]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [2]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [30]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [31]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [32]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [33]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [34]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [35]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [36]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [37]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [38]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [39]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [40]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [41]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [42]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [43]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [44]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [3]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [45]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [46]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [47]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [4]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [5]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [6]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT2 #(
    .INIT(4'h7)) 
    axis_tlast_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0] ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_reg_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser0
       (.I0(lbus_err[1]),
        .I1(lbus_err[0]),
        .I2(lbus_err[3]),
        .I3(lbus_err[2]),
        .O(axis_tuser0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    axis_tuser0_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_6 ));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser0_n_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[0]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[0]),
        .Q(\rx_preambleout_2d_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[10]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[10]),
        .Q(\rx_preambleout_2d_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[11]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[11]),
        .Q(\rx_preambleout_2d_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[12]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[12]),
        .Q(\rx_preambleout_2d_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[13]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[13]),
        .Q(\rx_preambleout_2d_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[14]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[14]),
        .Q(\rx_preambleout_2d_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[15]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[15]),
        .Q(\rx_preambleout_2d_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[16]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[16]),
        .Q(\rx_preambleout_2d_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[17]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[17]),
        .Q(\rx_preambleout_2d_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[18]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[18]),
        .Q(\rx_preambleout_2d_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[19]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[19]),
        .Q(\rx_preambleout_2d_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[1]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[1]),
        .Q(\rx_preambleout_2d_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[20]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[20]),
        .Q(\rx_preambleout_2d_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[21]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[21]),
        .Q(\rx_preambleout_2d_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[22]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[22]),
        .Q(\rx_preambleout_2d_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[23]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[23]),
        .Q(\rx_preambleout_2d_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[24]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[24]),
        .Q(\rx_preambleout_2d_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[25]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[25]),
        .Q(\rx_preambleout_2d_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[26]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[26]),
        .Q(\rx_preambleout_2d_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[27]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[27]),
        .Q(\rx_preambleout_2d_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[28]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[28]),
        .Q(\rx_preambleout_2d_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[29]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[29]),
        .Q(\rx_preambleout_2d_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[2]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[2]),
        .Q(\rx_preambleout_2d_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[30]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[30]),
        .Q(\rx_preambleout_2d_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[31]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[31]),
        .Q(\rx_preambleout_2d_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[32]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[32]),
        .Q(\rx_preambleout_2d_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[33]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[33]),
        .Q(\rx_preambleout_2d_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[34]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[34]),
        .Q(\rx_preambleout_2d_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[35]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[35]),
        .Q(\rx_preambleout_2d_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[36]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[36]),
        .Q(\rx_preambleout_2d_reg[36]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[37]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[37]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[37]),
        .Q(\rx_preambleout_2d_reg[37]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[38]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[38]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[38]),
        .Q(\rx_preambleout_2d_reg[38]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[39]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[39]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[39]),
        .Q(\rx_preambleout_2d_reg[39]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[3]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[3]),
        .Q(\rx_preambleout_2d_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[40]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[40]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[40]),
        .Q(\rx_preambleout_2d_reg[40]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[41]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[41]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[41]),
        .Q(\rx_preambleout_2d_reg[41]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[42]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[42]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[42]),
        .Q(\rx_preambleout_2d_reg[42]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[43]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[43]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[43]),
        .Q(\rx_preambleout_2d_reg[43]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[44]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[44]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[44]),
        .Q(\rx_preambleout_2d_reg[44]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[45]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[45]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[45]),
        .Q(\rx_preambleout_2d_reg[45]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[46]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[46]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[46]),
        .Q(\rx_preambleout_2d_reg[46]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[47]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[47]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[47]),
        .Q(\rx_preambleout_2d_reg[47]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[48]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[48]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[48]),
        .Q(\rx_preambleout_2d_reg[48]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[49]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[49]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[49]),
        .Q(\rx_preambleout_2d_reg[49]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[4]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[4]),
        .Q(\rx_preambleout_2d_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[50]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[50]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[50]),
        .Q(\rx_preambleout_2d_reg[50]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[51]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[51]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[51]),
        .Q(\rx_preambleout_2d_reg[51]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[52]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[52]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[52]),
        .Q(\rx_preambleout_2d_reg[52]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[53]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[53]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[53]),
        .Q(\rx_preambleout_2d_reg[53]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[54]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[54]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[54]),
        .Q(\rx_preambleout_2d_reg[54]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[55]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[55]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[55]),
        .Q(\rx_preambleout_2d_reg[55]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[5]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[5]),
        .Q(\rx_preambleout_2d_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[6]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[6]),
        .Q(\rx_preambleout_2d_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[7]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[7]),
        .Q(\rx_preambleout_2d_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[8]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[8]),
        .Q(\rx_preambleout_2d_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[9]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[9]),
        .Q(\rx_preambleout_2d_reg[9]_srl2_n_0 ));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[0]_srl2_n_0 ),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[10]_srl2_n_0 ),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[11]_srl2_n_0 ),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[12]_srl2_n_0 ),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[13]_srl2_n_0 ),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[14]_srl2_n_0 ),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[15]_srl2_n_0 ),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[16]_srl2_n_0 ),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[17]_srl2_n_0 ),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[18]_srl2_n_0 ),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[19]_srl2_n_0 ),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[1]_srl2_n_0 ),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[20]_srl2_n_0 ),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[21]_srl2_n_0 ),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[22]_srl2_n_0 ),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[23]_srl2_n_0 ),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[24]_srl2_n_0 ),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[25]_srl2_n_0 ),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[26]_srl2_n_0 ),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[27]_srl2_n_0 ),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[28]_srl2_n_0 ),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[29]_srl2_n_0 ),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[2]_srl2_n_0 ),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[30]_srl2_n_0 ),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[31]_srl2_n_0 ),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[32]_srl2_n_0 ),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[33]_srl2_n_0 ),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[34]_srl2_n_0 ),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[35]_srl2_n_0 ),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[36]_srl2_n_0 ),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[37]_srl2_n_0 ),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[38]_srl2_n_0 ),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[39]_srl2_n_0 ),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[3]_srl2_n_0 ),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[40]_srl2_n_0 ),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[41]_srl2_n_0 ),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[42]_srl2_n_0 ),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[43]_srl2_n_0 ),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[44]_srl2_n_0 ),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[45]_srl2_n_0 ),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[46]_srl2_n_0 ),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[47]_srl2_n_0 ),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[48]_srl2_n_0 ),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[49]_srl2_n_0 ),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[4]_srl2_n_0 ),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[50]_srl2_n_0 ),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[51]_srl2_n_0 ),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[52]_srl2_n_0 ),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[53]_srl2_n_0 ),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[54]_srl2_n_0 ),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[55]_srl2_n_0 ),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[5]_srl2_n_0 ),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[6]_srl2_n_0 ),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[7]_srl2_n_0 ),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[8]_srl2_n_0 ),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[9]_srl2_n_0 ),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_lbus2axis_segmented_top" *) 
module cmac_usplus_0_cmac_usplus_0_lbus2axis_segmented_top
   (rx_preambleout,
    dout,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_preout,
    rx_clk,
    rx_enaout0,
    SR,
    din,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    \rx_lane_aligner_fill_0[0] );
  output [55:0]rx_preambleout;
  output [91:0]dout;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  input [55:0]rx_preout;
  input rx_clk;
  input rx_enaout0;
  input [0:0]SR;
  input [134:0]din;
  input [135:0]\wr_ptr_reg[0] ;
  input [135:0]\wr_ptr_reg[0]_0 ;
  input [135:0]\wr_ptr_reg[0]_1 ;
  input [91:0]\rx_lane_aligner_fill_0[0] ;

  wire \SEG_LOOP3[0].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_144 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_16 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_20 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_22 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_23 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_446 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_447 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_448 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_449 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_450 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_451 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_246 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_247 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_248 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_249 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_250 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_251 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_252 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_253 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_254 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_255 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_256 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_257 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_258 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_259 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_260 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_261 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_262 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_263 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_264 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_135 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_136 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_137 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_138 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_139 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_140 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_141 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_142 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_148 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_149 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_157 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_292 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_293 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_294 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_295 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_296 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_297 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_298 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_299 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_300 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_301 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_302 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_303 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_304 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_305 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_306 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_307 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_308 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_309 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_310 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_311 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_312 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_313 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_314 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_315 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_316 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_317 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_390 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [3:0]data_valid;
  wire [134:0]din;
  wire [91:0]dout;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [3:0]full;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69;
  wire [511:0]lbus_data;
  wire [3:0]lbus_err;
  wire [15:2]lbus_mty;
  wire [13:3]mty_to_tkeep0_return;
  wire [13:3]mty_to_tkeep1_return;
  wire [13:3]mty_to_tkeep2_return;
  wire [13:3]mty_to_tkeep_return;
  wire [1:0]p_0_in;
  wire p_0_in_0;
  wire ptp_rd_en;
  wire rd_ptr0;
  wire rd_ptr0_1;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_enaout0;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preout;
  wire sel;
  wire [135:0]\wr_ptr_reg[0] ;
  wire [135:0]\wr_ptr_reg[0]_0 ;
  wire [135:0]\wr_ptr_reg[0]_1 ;

  cmac_usplus_0_cmac_usplus_0_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D({\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tdata_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[100] (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[101] (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[103] (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[104] (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[105] (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[106] (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[108] (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[109] (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[10] (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[111] (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[112] (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[113] (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[114] (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[116] (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[117] (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[119] (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[120] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[120]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[120]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[121] (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[122] (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[124] (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[125] (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[127] (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[12] (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[13] (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[15] (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[16] (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[17] (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[18] (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[20] (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[21] (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[23] (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[24] (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[25] (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[26] (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[28] (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[29] (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[2] (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[31] (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[322] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[32] (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[33] (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[34] (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[36] (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[37] (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[384] (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[385] (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[389] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[389]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[390] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[390]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[392] (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[393] (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[397] (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[398] (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[39] (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[400] (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[401] (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[405] (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[406] (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[408] (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[409] (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[40] (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[413] (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[414] (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[416] (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[417] (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[41] (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[421] (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[422] (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[424] (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[425] (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[429] (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[42] (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[430] (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[432] (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[433] (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[437] (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[438] (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[440] (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[441] (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[445] (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[446] (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[448] (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[449] (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[44] (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[453] (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[454] (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[456] (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[457] (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[45] (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[461] (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[462] (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[464] (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[465] (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[469] (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[470] (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[472] (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[473] (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[477] (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[478] (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[480] (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\axis_tdata_reg[481] (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[485] (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[486] (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[488] (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\axis_tdata_reg[489] (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\axis_tdata_reg[48] (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[493] (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[494] (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\axis_tdata_reg[496] (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\axis_tdata_reg[497] (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\axis_tdata_reg[49] (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[4] (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[501] (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[502] (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\axis_tdata_reg[504] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[504]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\axis_tdata_reg[505] (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\axis_tdata_reg[509] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[509]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[50] (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[510] (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\axis_tdata_reg[52] (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[53] (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[55] (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[56] (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[57] (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[58] (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[5] (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[60] (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[61] (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[63] (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[64] (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[65] (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[66] (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[68] (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[69] (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[71] (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[72] (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[73] (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[74] (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[76] (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[77] (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[79] (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[7] (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[80] (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[81] (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[82] (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[84] (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[85] (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[87] (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[88] (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[89] (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[8] (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[90] (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[92] (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[93] (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[95] (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[96] (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[97] (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[98] (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[9] (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\axis_tkeep_reg[15] (\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\axis_tkeep_reg[15]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\axis_tkeep_reg[31]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\axis_tkeep_reg[31]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\axis_tkeep_reg[31]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\axis_tkeep_reg[53] (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\axis_tkeep_reg[54] (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\axis_tkeep_reg[6] (lbus_mty[3]),
        .\axis_tkeep_reg[6]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .data_valid(data_valid[3:1]),
        .din({rx_enaout0,din}),
        .dout({\dout[0]_0 [135:130],\dout[0]_0 [128:122],\dout[0]_0 [120:114],\dout[0]_0 [112:106],\dout[0]_0 [104:98],\dout[0]_0 [96:90],\dout[0]_0 [88:82],\dout[0]_0 [80:74],\dout[0]_0 [72:66],\dout[0]_0 [64:58],\dout[0]_0 [56:50],\dout[0]_0 [48:42],\dout[0]_0 [40:34],\dout[0]_0 [32:26],\dout[0]_0 [24:18],\dout[0]_0 [16:10],\dout[0]_0 [8:2],\dout[0]_0 [0]}),
        .full(full[3:1]),
        .lbus_err(lbus_err[3]),
        .p_0_in(p_0_in_0),
        .ptp_rd_en_i_5_0(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .ptp_rd_en_i_5_1(\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .ptp_rd_en_reg(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .ptp_rd_en_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .ptp_rd_en_reg_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .\rd_ptr[2]_i_4__0_0 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rd_ptr[2]_i_4__0_1 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rd_ptr[2]_i_4__0_2 (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rd_ptr[2]_i_4__0_3 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[0]_0 ({\dout[3]_3 [135],\dout[3]_3 [133:132],\dout[3]_3 [130],\dout[3]_3 [128],\dout[3]_3 [125],\dout[3]_3 [122],\dout[3]_3 [120],\dout[3]_3 [117],\dout[3]_3 [114],\dout[3]_3 [112],\dout[3]_3 [109],\dout[3]_3 [106],\dout[3]_3 [104],\dout[3]_3 [101],\dout[3]_3 [98],\dout[3]_3 [96],\dout[3]_3 [93],\dout[3]_3 [90],\dout[3]_3 [88],\dout[3]_3 [85],\dout[3]_3 [82],\dout[3]_3 [80],\dout[3]_3 [77],\dout[3]_3 [74],\dout[3]_3 [72],\dout[3]_3 [69],\dout[3]_3 [66],\dout[3]_3 [64],\dout[3]_3 [61],\dout[3]_3 [58],\dout[3]_3 [56],\dout[3]_3 [53],\dout[3]_3 [50],\dout[3]_3 [48],\dout[3]_3 [45],\dout[3]_3 [42],\dout[3]_3 [40],\dout[3]_3 [37],\dout[3]_3 [34],\dout[3]_3 [32],\dout[3]_3 [29],\dout[3]_3 [26],\dout[3]_3 [24],\dout[3]_3 [21],\dout[3]_3 [18],\dout[3]_3 [16],\dout[3]_3 [13],\dout[3]_3 [10],\dout[3]_3 [8],\dout[3]_3 [5],\dout[3]_3 [2],\dout[3]_3 [0]}),
        .\rd_ptr_reg[0]_1 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\rd_ptr_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\rd_ptr_reg[2]_3 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0] (p_0_in[0]),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_147 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_15 (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\rot_reg[1]_2 ({\dout[1]_1 [135:134],\dout[1]_1 [132],\dout[1]_1 [130:124],\dout[1]_1 [122:116],\dout[1]_1 [114:108],\dout[1]_1 [106:100],\dout[1]_1 [98:92],\dout[1]_1 [90:84],\dout[1]_1 [82:76],\dout[1]_1 [74:68],\dout[1]_1 [66:60],\dout[1]_1 [58:52],\dout[1]_1 [50:44],\dout[1]_1 [42:36],\dout[1]_1 [34:28],\dout[1]_1 [26:20],\dout[1]_1 [18:12],\dout[1]_1 [10:4],\dout[1]_1 [2:0]}),
        .\rot_reg[1]_3 ({\dout[2]_2 [135],\dout[2]_2 [132],\dout[2]_2 [130],\dout[2]_2 [125],\dout[2]_2 [122],\dout[2]_2 [117],\dout[2]_2 [114],\dout[2]_2 [109],\dout[2]_2 [106],\dout[2]_2 [101],\dout[2]_2 [98],\dout[2]_2 [93],\dout[2]_2 [90],\dout[2]_2 [85],\dout[2]_2 [82],\dout[2]_2 [77],\dout[2]_2 [74],\dout[2]_2 [69],\dout[2]_2 [66],\dout[2]_2 [61],\dout[2]_2 [58],\dout[2]_2 [53],\dout[2]_2 [50],\dout[2]_2 [45],\dout[2]_2 [42],\dout[2]_2 [37],\dout[2]_2 [34],\dout[2]_2 [29],\dout[2]_2 [26],\dout[2]_2 [21],\dout[2]_2 [18],\dout[2]_2 [13],\dout[2]_2 [10],\dout[2]_2 [5],\dout[2]_2 [2]}),
        .\rot_reg[1]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[13:12],lbus_mty[2]}),
        .rx_clk_1({lbus_data[390:389],lbus_data[385:384],lbus_data[398:397],lbus_data[393:392],lbus_data[406:405],lbus_data[401:400],lbus_data[414:413],lbus_data[409:408],lbus_data[422:421],lbus_data[417:416],lbus_data[430:429],lbus_data[425:424],lbus_data[438:437],lbus_data[433:432],lbus_data[446:445],lbus_data[441:440],lbus_data[454:453],lbus_data[449:448],lbus_data[462:461],lbus_data[457:456],lbus_data[470:469],lbus_data[465:464],lbus_data[478:477],lbus_data[473:472],lbus_data[486:485],lbus_data[481:480],lbus_data[494:493],lbus_data[489:488],lbus_data[502:501],lbus_data[497:496],lbus_data[510:509],lbus_data[505:504],lbus_data[7],lbus_data[5:4],lbus_data[2:0],lbus_data[15],lbus_data[13:12],lbus_data[10:8],lbus_data[23],lbus_data[21:20],lbus_data[18:16],lbus_data[31],lbus_data[29:28],lbus_data[26:24],lbus_data[39],lbus_data[37:36],lbus_data[34:32],lbus_data[47],lbus_data[45:44],lbus_data[42:40],lbus_data[55],lbus_data[53:52],lbus_data[50:48],lbus_data[63],lbus_data[61:60],lbus_data[58:56],lbus_data[71],lbus_data[69:68],lbus_data[66:64],lbus_data[79],lbus_data[77:76],lbus_data[74:72],lbus_data[87],lbus_data[85:84],lbus_data[82:80],lbus_data[95],lbus_data[93:92],lbus_data[90:88],lbus_data[103],lbus_data[101:100],lbus_data[98:96],lbus_data[111],lbus_data[109:108],lbus_data[106:104],lbus_data[119],lbus_data[117:116],lbus_data[114:112],lbus_data[127],lbus_data[125:124],lbus_data[122:120]}),
        .\wr_ptr_reg[0]_0 (SR),
        .\wr_ptr_reg[2]_0 (full[0]),
        .\wr_ptr_reg[2]_1 (data_valid[0]));
  cmac_usplus_0_cmac_usplus_0_fifo_23 \SEG_LOOP3[1].fifo_sync_inst 
       (.D({\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 }),
        .E(sel),
        .Q(rot_reg),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[102] (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[107] (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\axis_tdata_reg[110] (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[115] (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[118] (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[11] (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[123] (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[126] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[126]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[128] (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\axis_tdata_reg[130] (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\axis_tdata_reg[131] (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[133] (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[135] (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[135]_0 (\wr_ptr_reg[0] ),
        .\axis_tdata_reg[136] (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[138] (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\axis_tdata_reg[139] (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[141] (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\axis_tdata_reg[143] (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[144] (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\axis_tdata_reg[146] (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[147] (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[149] (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[14] (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[151] (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\axis_tdata_reg[152] (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[154] (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[155] (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\axis_tdata_reg[157] (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[159] (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\axis_tdata_reg[160] (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[162] (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[163] (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\axis_tdata_reg[165] (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[167] (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\axis_tdata_reg[168] (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[170] (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[171] (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\axis_tdata_reg[173] (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[175] (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\axis_tdata_reg[176] (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[178] (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[179] (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\axis_tdata_reg[181] (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[183] (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\axis_tdata_reg[184] (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[186] (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[187] (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\axis_tdata_reg[189] (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[191] (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\axis_tdata_reg[192] (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[194] (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[195] (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\axis_tdata_reg[197] (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[199] (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\axis_tdata_reg[19] (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[200] (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[202] (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[203] (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\axis_tdata_reg[205] (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[207] (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\axis_tdata_reg[208] (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[210] (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[211] (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\axis_tdata_reg[213] (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[215] (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\axis_tdata_reg[216] (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[218] (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[219] (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\axis_tdata_reg[221] (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[223] (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\axis_tdata_reg[224] (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[226] (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[227] (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\axis_tdata_reg[229] (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[22] (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[231] (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\axis_tdata_reg[232] (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[234] (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[235] (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\axis_tdata_reg[237] (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[239] (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\axis_tdata_reg[240] (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[242] (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[243] (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\axis_tdata_reg[245] (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[247] (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\axis_tdata_reg[248] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[248]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[248]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[250] (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[251] (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\axis_tdata_reg[253] (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[255] (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\axis_tdata_reg[27] (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[30] (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[324] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[35] (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[38] (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[3] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[3]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[43] (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[46] (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[51] (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[54] (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[59] (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[62] (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\axis_tdata_reg[67] (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[6] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[6]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[70] (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[75] (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[78] (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[83] (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\axis_tdata_reg[86] (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[91] (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\axis_tdata_reg[94] (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[99] (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\axis_tkeep[63]_i_17_0 ({\dout[3]_3 [135],\dout[3]_3 [133:131],\dout[3]_3 [125],\dout[3]_3 [123],\dout[3]_3 [117],\dout[3]_3 [115],\dout[3]_3 [109],\dout[3]_3 [107],\dout[3]_3 [101],\dout[3]_3 [99],\dout[3]_3 [93],\dout[3]_3 [91],\dout[3]_3 [85],\dout[3]_3 [83],\dout[3]_3 [77],\dout[3]_3 [75],\dout[3]_3 [69],\dout[3]_3 [67],\dout[3]_3 [61],\dout[3]_3 [59],\dout[3]_3 [53],\dout[3]_3 [51],\dout[3]_3 [45],\dout[3]_3 [43],\dout[3]_3 [37],\dout[3]_3 [35],\dout[3]_3 [29],\dout[3]_3 [27],\dout[3]_3 [21],\dout[3]_3 [19],\dout[3]_3 [13],\dout[3]_3 [11],\dout[3]_3 [5],\dout[3]_3 [3]}),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\axis_tkeep[63]_i_3_0 ({data_valid[3:2],data_valid[0]}),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\axis_tkeep_reg[22] (lbus_mty[5]),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\axis_tkeep_reg[22]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\axis_tkeep_reg[8] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[8]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .axis_tlast_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .axis_tlast_reg_0(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .axis_tlast_reg_1(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .axis_tlast_reg_2(\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .axis_tlast_reg_3(\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .data_valid(data_valid[1]),
        .dout(\dout[1]_1 ),
        .full({full[3:2],full[0]}),
        .lbus_err(lbus_err[0]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rd_ptr_reg[0]_0 ({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .\rd_ptr_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rd_ptr_reg[0]_2 (SR),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot[1]_i_12 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_125 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_13 (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\rot_reg[1] (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_1 ({\dout[0]_0 [135],\dout[0]_0 [133],\dout[0]_0 [131],\dout[0]_0 [125],\dout[0]_0 [123],\dout[0]_0 [117],\dout[0]_0 [115],\dout[0]_0 [109],\dout[0]_0 [107],\dout[0]_0 [101],\dout[0]_0 [99],\dout[0]_0 [93],\dout[0]_0 [91],\dout[0]_0 [85],\dout[0]_0 [83],\dout[0]_0 [77],\dout[0]_0 [75],\dout[0]_0 [69],\dout[0]_0 [67],\dout[0]_0 [61],\dout[0]_0 [59],\dout[0]_0 [53],\dout[0]_0 [51],\dout[0]_0 [45],\dout[0]_0 [43],\dout[0]_0 [37],\dout[0]_0 [35],\dout[0]_0 [29],\dout[0]_0 [27],\dout[0]_0 [21],\dout[0]_0 [19],\dout[0]_0 [13],\dout[0]_0 [11],\dout[0]_0 [5],\dout[0]_0 [3]}),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[7:6],lbus_mty[3]}),
        .rx_clk_1({lbus_data[135],lbus_data[133],lbus_data[131:130],lbus_data[128],lbus_data[143],lbus_data[141],lbus_data[139:138],lbus_data[136],lbus_data[151],lbus_data[149],lbus_data[147:146],lbus_data[144],lbus_data[159],lbus_data[157],lbus_data[155:154],lbus_data[152],lbus_data[167],lbus_data[165],lbus_data[163:162],lbus_data[160],lbus_data[175],lbus_data[173],lbus_data[171:170],lbus_data[168],lbus_data[183],lbus_data[181],lbus_data[179:178],lbus_data[176],lbus_data[191],lbus_data[189],lbus_data[187:186],lbus_data[184],lbus_data[199],lbus_data[197],lbus_data[195:194],lbus_data[192],lbus_data[207],lbus_data[205],lbus_data[203:202],lbus_data[200],lbus_data[215],lbus_data[213],lbus_data[211:210],lbus_data[208],lbus_data[223],lbus_data[221],lbus_data[219:218],lbus_data[216],lbus_data[231],lbus_data[229],lbus_data[227:226],lbus_data[224],lbus_data[239],lbus_data[237],lbus_data[235:234],lbus_data[232],lbus_data[247],lbus_data[245],lbus_data[243:242],lbus_data[240],lbus_data[255],lbus_data[253],lbus_data[251:250],lbus_data[248],lbus_data[6],lbus_data[3],lbus_data[14],lbus_data[11],lbus_data[22],lbus_data[19],lbus_data[30],lbus_data[27],lbus_data[38],lbus_data[35],lbus_data[46],lbus_data[43],lbus_data[54],lbus_data[51],lbus_data[62],lbus_data[59],lbus_data[70],lbus_data[67],lbus_data[78],lbus_data[75],lbus_data[86],lbus_data[83],lbus_data[94],lbus_data[91],lbus_data[102],lbus_data[99],lbus_data[110],lbus_data[107],lbus_data[118],lbus_data[115],lbus_data[126],lbus_data[123]}),
        .rx_clk_2(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[1]),
        .\wr_ptr_reg[2]_1 (rd_ptr0_1));
  cmac_usplus_0_cmac_usplus_0_fifo_24 \SEG_LOOP3[2].fifo_sync_inst 
       (.D({\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 }),
        .E(rd_ptr0_1),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[123] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[129] (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\axis_tdata_reg[132] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[132]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[134] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[134]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[137] (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[140] (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[142] (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\axis_tdata_reg[145] (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[148] (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[150] (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[153] (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[156] (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[158] (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[161] (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[164] (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[166] (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[169] (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[172] (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[174] (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[177] (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[180] (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[182] (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[185] (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[188] (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[190] (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[193] (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[196] (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[198] (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[201] (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[204] (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[206] (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[209] (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[212] (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[214] (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[217] (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[220] (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[222] (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[225] (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[228] (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[230] (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[233] (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[236] (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[238] (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[241] (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[244] (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[246] (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[249] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[249]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[252] (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[254] (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[257] (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[259] (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\axis_tdata_reg[261] (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\axis_tdata_reg[263] (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[263]_0 (\wr_ptr_reg[0]_0 ),
        .\axis_tdata_reg[265] (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[267] (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\axis_tdata_reg[269] (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\axis_tdata_reg[271] (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[273] (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[275] (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\axis_tdata_reg[277] (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\axis_tdata_reg[279] (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[281] (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[283] (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\axis_tdata_reg[285] (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\axis_tdata_reg[287] (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[289] (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[291] (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[293] (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[295] (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[297] (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[299] (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[301] (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[303] (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[305] (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[307] (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[309] (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[311] (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[313] (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[315] (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[317] (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[319] (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[321] (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[323] (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[325] (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[327] (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[329] (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[331] (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[333] (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[335] (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[337] (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[339] (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[341] (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[343] (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[345] (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[347] (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[349] (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[351] (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[353] (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\axis_tdata_reg[355] (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[357] (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[359] (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[361] (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[363] (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[365] (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[367] (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[369] (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[371] (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[373] (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[375] (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[377] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[377]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[377]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[379] (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[381] (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[383] (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\axis_tkeep_reg[15] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\axis_tkeep_reg[22] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\axis_tkeep_reg[31] (\dout[3]_3 ),
        .\axis_tkeep_reg[31]_0 ({\dout[0]_0 [135],\dout[0]_0 [132:131],\dout[0]_0 [124:123],\dout[0]_0 [116:115],\dout[0]_0 [108:107],\dout[0]_0 [100:99],\dout[0]_0 [92:91],\dout[0]_0 [84:83],\dout[0]_0 [76:75],\dout[0]_0 [68:67],\dout[0]_0 [60:59],\dout[0]_0 [52:51],\dout[0]_0 [44:43],\dout[0]_0 [36:35],\dout[0]_0 [28:27],\dout[0]_0 [20:19],\dout[0]_0 [12:11],\dout[0]_0 [4:3]}),
        .\axis_tkeep_reg[38] ({lbus_mty[10],lbus_mty[8]}),
        .\axis_tkeep_reg[38]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .axis_tlast_reg(\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .data_valid({data_valid[3],data_valid[1:0]}),
        .dout({\dout[1]_1 [135],\dout[1]_1 [133:130],\dout[1]_1 [127],\dout[1]_1 [123:122],\dout[1]_1 [119],\dout[1]_1 [115:114],\dout[1]_1 [111],\dout[1]_1 [107:106],\dout[1]_1 [103],\dout[1]_1 [99:98],\dout[1]_1 [95],\dout[1]_1 [91:90],\dout[1]_1 [87],\dout[1]_1 [83:82],\dout[1]_1 [79],\dout[1]_1 [75:74],\dout[1]_1 [71],\dout[1]_1 [67:66],\dout[1]_1 [63],\dout[1]_1 [59:58],\dout[1]_1 [55],\dout[1]_1 [51:50],\dout[1]_1 [47],\dout[1]_1 [43:42],\dout[1]_1 [39],\dout[1]_1 [35:34],\dout[1]_1 [31],\dout[1]_1 [27:26],\dout[1]_1 [23],\dout[1]_1 [19:18],\dout[1]_1 [15],\dout[1]_1 [11:10],\dout[1]_1 [7],\dout[1]_1 [3:2]}),
        .full(full[2]),
        .lbus_err(lbus_err[1]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_147 (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_148 (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_149 (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_150 (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_151 (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_152 (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_153 (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_154 (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\rot_reg[0]_155 (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_156 (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_157 (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_158 (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_159 (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_160 (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_161 (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_162 (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_163 (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_164 (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_165 (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_166 (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_167 (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_168 (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_169 (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\rot_reg[0]_170 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_171 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_172 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_173 (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_174 (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_175 (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_176 (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_177 (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_178 (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_179 (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_180 (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_181 (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_182 (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_183 (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_184 (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_185 (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_186 (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_187 (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_188 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_189 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\rot_reg[1]_2 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_4 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[11],lbus_mty[5]}),
        .rx_clk_1(\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .rx_clk_2({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .rx_clk_3({lbus_data[263],lbus_data[261],lbus_data[259],lbus_data[257],lbus_data[271],lbus_data[269],lbus_data[267],lbus_data[265],lbus_data[279],lbus_data[277],lbus_data[275],lbus_data[273],lbus_data[287],lbus_data[285],lbus_data[283],lbus_data[281],lbus_data[295],lbus_data[293],lbus_data[291],lbus_data[289],lbus_data[303],lbus_data[301],lbus_data[299],lbus_data[297],lbus_data[311],lbus_data[309],lbus_data[307],lbus_data[305],lbus_data[319],lbus_data[317],lbus_data[315],lbus_data[313],lbus_data[327],lbus_data[325],lbus_data[323],lbus_data[321],lbus_data[335],lbus_data[333],lbus_data[331],lbus_data[329],lbus_data[343],lbus_data[341],lbus_data[339],lbus_data[337],lbus_data[351],lbus_data[349],lbus_data[347],lbus_data[345],lbus_data[359],lbus_data[357],lbus_data[355],lbus_data[353],lbus_data[367],lbus_data[365],lbus_data[363],lbus_data[361],lbus_data[375],lbus_data[373],lbus_data[371],lbus_data[369],lbus_data[383],lbus_data[381],lbus_data[379],lbus_data[377],lbus_data[134],lbus_data[132],lbus_data[129],lbus_data[142],lbus_data[140],lbus_data[137],lbus_data[150],lbus_data[148],lbus_data[145],lbus_data[158],lbus_data[156],lbus_data[153],lbus_data[166],lbus_data[164],lbus_data[161],lbus_data[174],lbus_data[172],lbus_data[169],lbus_data[182],lbus_data[180],lbus_data[177],lbus_data[190],lbus_data[188],lbus_data[185],lbus_data[198],lbus_data[196],lbus_data[193],lbus_data[206],lbus_data[204],lbus_data[201],lbus_data[214],lbus_data[212],lbus_data[209],lbus_data[222],lbus_data[220],lbus_data[217],lbus_data[230],lbus_data[228],lbus_data[225],lbus_data[238],lbus_data[236],lbus_data[233],lbus_data[246],lbus_data[244],lbus_data[241],lbus_data[254],lbus_data[252],lbus_data[249]}),
        .rx_clk_4(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .rx_clk_5(\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .rx_clk_6(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[0]_0 ({full[3],full[1:0]}),
        .\wr_ptr_reg[2]_0 (data_valid[2]));
  cmac_usplus_0_cmac_usplus_0_fifo_25 \SEG_LOOP3[3].fifo_sync_inst 
       (.D({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[252] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[256] (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\axis_tdata_reg[258] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[258]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\axis_tdata_reg[260] (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\axis_tdata_reg[262] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[262]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\axis_tdata_reg[264] (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\axis_tdata_reg[266] (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\axis_tdata_reg[268] (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\axis_tdata_reg[270] (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\axis_tdata_reg[272] (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\axis_tdata_reg[274] (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\axis_tdata_reg[276] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[276]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\axis_tdata_reg[278] (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\axis_tdata_reg[280] (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\axis_tdata_reg[282] (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\axis_tdata_reg[284] (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\axis_tdata_reg[286] (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\axis_tdata_reg[288] (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[290] (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\axis_tdata_reg[292] (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[294] (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\axis_tdata_reg[296] (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[298] (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\axis_tdata_reg[300] (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[302] (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[304] (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[306] (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[308] (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[310] (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[312] (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[314] (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[316] (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[318] (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[320] (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[322] (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[324] (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[326] (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[328] (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[330] (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[332] (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[334] (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[336] (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[338] (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[340] (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[342] (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[344] (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[346] (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[348] (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[350] (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[352] (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[354] (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[356] (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[358] (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[360] (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[362] (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[364] (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[366] (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[368] (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[370] (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[372] (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[374] (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[376] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[376]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[378] (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[380] (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[382] (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[386] (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[387] (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[388] (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[391] (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[391]_0 (\wr_ptr_reg[0]_1 ),
        .\axis_tdata_reg[394] (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[395] (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[396] (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[399] (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[402] (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[403] (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[404] (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[407] (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[410] (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[411] (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[412] (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[415] (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[418] (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[419] (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[420] (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[423] (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[426] (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[427] (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[428] (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[431] (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[434] (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[435] (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[436] (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[439] (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[442] (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[443] (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[444] (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[447] (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[450] (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[451] (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[452] (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[455] (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[458] (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[459] (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[460] (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[463] (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[466] (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[467] (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[468] (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[471] (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[474] (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[475] (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[476] (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[479] (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[482] (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\axis_tdata_reg[483] (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[484] (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[487] (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[490] (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\axis_tdata_reg[491] (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\axis_tdata_reg[492] (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[495] (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\axis_tdata_reg[498] (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\axis_tdata_reg[499] (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\axis_tdata_reg[500] (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[503] (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\axis_tdata_reg[506] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[506]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[506]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\axis_tdata_reg[507] (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\axis_tdata_reg[508] (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[511] (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\axis_tkeep_reg[36] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\axis_tkeep_reg[36]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\axis_tkeep_reg[37] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[37]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\axis_tkeep_reg[47] ({\dout[2]_2 [135],\dout[2]_2 [133:132],\dout[2]_2 [127],\dout[2]_2 [125],\dout[2]_2 [119],\dout[2]_2 [117],\dout[2]_2 [111],\dout[2]_2 [109],\dout[2]_2 [103],\dout[2]_2 [101],\dout[2]_2 [95],\dout[2]_2 [93],\dout[2]_2 [87],\dout[2]_2 [85],\dout[2]_2 [79],\dout[2]_2 [77],\dout[2]_2 [71],\dout[2]_2 [69],\dout[2]_2 [63],\dout[2]_2 [61],\dout[2]_2 [55],\dout[2]_2 [53],\dout[2]_2 [47],\dout[2]_2 [45],\dout[2]_2 [39],\dout[2]_2 [37],\dout[2]_2 [31],\dout[2]_2 [29],\dout[2]_2 [23],\dout[2]_2 [21],\dout[2]_2 [15],\dout[2]_2 [13],\dout[2]_2 [7],\dout[2]_2 [5]}),
        .\axis_tkeep_reg[47]_0 ({\dout[0]_0 [135:130],\dout[0]_0 [128:126],\dout[0]_0 [124:122],\dout[0]_0 [120:118],\dout[0]_0 [116:114],\dout[0]_0 [112:110],\dout[0]_0 [108:106],\dout[0]_0 [104:102],\dout[0]_0 [100:98],\dout[0]_0 [96:94],\dout[0]_0 [92:90],\dout[0]_0 [88:86],\dout[0]_0 [84:82],\dout[0]_0 [80:78],\dout[0]_0 [76:74],\dout[0]_0 [72:70],\dout[0]_0 [68:66],\dout[0]_0 [64:62],\dout[0]_0 [60:58],\dout[0]_0 [56:54],\dout[0]_0 [52:50],\dout[0]_0 [48:46],\dout[0]_0 [44:42],\dout[0]_0 [40:38],\dout[0]_0 [36:34],\dout[0]_0 [32:30],\dout[0]_0 [28:26],\dout[0]_0 [24:22],\dout[0]_0 [20:18],\dout[0]_0 [16:14],\dout[0]_0 [12:10],\dout[0]_0 [8:6],\dout[0]_0 [4:2],\dout[0]_0 [0]}),
        .\axis_tkeep_reg[47]_1 ({\dout[1]_1 [135],\dout[1]_1 [133:132],\dout[1]_1 [130],\dout[1]_1 [124],\dout[1]_1 [122],\dout[1]_1 [116],\dout[1]_1 [114],\dout[1]_1 [108],\dout[1]_1 [106],\dout[1]_1 [100],\dout[1]_1 [98],\dout[1]_1 [92],\dout[1]_1 [90],\dout[1]_1 [84],\dout[1]_1 [82],\dout[1]_1 [76],\dout[1]_1 [74],\dout[1]_1 [68],\dout[1]_1 [66],\dout[1]_1 [60],\dout[1]_1 [58],\dout[1]_1 [52],\dout[1]_1 [50],\dout[1]_1 [44],\dout[1]_1 [42],\dout[1]_1 [36],\dout[1]_1 [34],\dout[1]_1 [28],\dout[1]_1 [26],\dout[1]_1 [20],\dout[1]_1 [18],\dout[1]_1 [12],\dout[1]_1 [10],\dout[1]_1 [4],\dout[1]_1 [2]}),
        .\axis_tkeep_reg[54] (lbus_mty[13:12]),
        .\axis_tkeep_reg[54]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\axis_tkeep_reg[54]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .data_valid(data_valid[3]),
        .dout(\dout[3]_3 ),
        .full(full[2:0]),
        .lbus_err(lbus_err[2]),
        .lbus_mty({lbus_mty[15:14],lbus_mty[10],lbus_mty[8]}),
        .ptp_rd_en_i_3(\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot[1]_i_7 (data_valid[2:0]),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (p_0_in[1]),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\rot_reg[1] (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[1]_6 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_data[391],lbus_data[388:386],lbus_data[399],lbus_data[396:394],lbus_data[407],lbus_data[404:402],lbus_data[415],lbus_data[412:410],lbus_data[423],lbus_data[420:418],lbus_data[431],lbus_data[428:426],lbus_data[439],lbus_data[436:434],lbus_data[447],lbus_data[444:442],lbus_data[455],lbus_data[452:450],lbus_data[463],lbus_data[460:458],lbus_data[471],lbus_data[468:466],lbus_data[479],lbus_data[476:474],lbus_data[487],lbus_data[484:482],lbus_data[495],lbus_data[492:490],lbus_data[503],lbus_data[500:498],lbus_data[511],lbus_data[508:506],lbus_data[262],lbus_data[260],lbus_data[258],lbus_data[256],lbus_data[270],lbus_data[268],lbus_data[266],lbus_data[264],lbus_data[278],lbus_data[276],lbus_data[274],lbus_data[272],lbus_data[286],lbus_data[284],lbus_data[282],lbus_data[280],lbus_data[294],lbus_data[292],lbus_data[290],lbus_data[288],lbus_data[302],lbus_data[300],lbus_data[298],lbus_data[296],lbus_data[310],lbus_data[308],lbus_data[306],lbus_data[304],lbus_data[318],lbus_data[316],lbus_data[314],lbus_data[312],lbus_data[326],lbus_data[324],lbus_data[322],lbus_data[320],lbus_data[334],lbus_data[332],lbus_data[330],lbus_data[328],lbus_data[342],lbus_data[340],lbus_data[338],lbus_data[336],lbus_data[350],lbus_data[348],lbus_data[346],lbus_data[344],lbus_data[358],lbus_data[356],lbus_data[354],lbus_data[352],lbus_data[366],lbus_data[364],lbus_data[362],lbus_data[360],lbus_data[374],lbus_data[372],lbus_data[370],lbus_data[368],lbus_data[382],lbus_data[380],lbus_data[378],lbus_data[376]}),
        .rx_clk_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[3]));
  cmac_usplus_0_cmac_usplus_0_fifo__parameterized0 fifo_sync_inst_ptp
       (.SR(SR),
        .din({rx_enaout0,din[132]}),
        .dout(dout),
        .ptp_rd_en(ptp_rd_en),
        .rx_clk(rx_clk),
        .\rx_lane_aligner_fill_0[0] (\rx_lane_aligner_fill_0[0] ),
        .\wr_ptr_reg[0]_0 ({\wr_ptr_reg[0] [135],\wr_ptr_reg[0] [132]}),
        .\wr_ptr_reg[0]_1 ({\wr_ptr_reg[0]_0 [135],\wr_ptr_reg[0]_0 [132]}),
        .\wr_ptr_reg[0]_2 ({\wr_ptr_reg[0]_1 [135],\wr_ptr_reg[0]_1 [132]}));
  cmac_usplus_0_cmac_usplus_0_lbus2axis_segmented_corelogic i_cmac_usplus_0_lbus2axis_segmented_corelogic
       (.D({lbus_data[391:384],lbus_data[399:392],lbus_data[407:400],lbus_data[415:408],lbus_data[423:416],lbus_data[431:424],lbus_data[439:432],lbus_data[447:440],lbus_data[455:448],lbus_data[463:456],lbus_data[471:464],lbus_data[479:472],lbus_data[487:480],lbus_data[495:488],lbus_data[503:496],lbus_data[511:504],lbus_data[263:256],lbus_data[271:264],lbus_data[279:272],lbus_data[287:280],lbus_data[295:288],lbus_data[303:296],lbus_data[311:304],lbus_data[319:312],lbus_data[327:320],lbus_data[335:328],lbus_data[343:336],lbus_data[351:344],lbus_data[359:352],lbus_data[367:360],lbus_data[375:368],lbus_data[383:376],lbus_data[135:128],lbus_data[143:136],lbus_data[151:144],lbus_data[159:152],lbus_data[167:160],lbus_data[175:168],lbus_data[183:176],lbus_data[191:184],lbus_data[199:192],lbus_data[207:200],lbus_data[215:208],lbus_data[223:216],lbus_data[231:224],lbus_data[239:232],lbus_data[247:240],lbus_data[255:248],lbus_data[7:0],lbus_data[15:8],lbus_data[23:16],lbus_data[31:24],lbus_data[39:32],lbus_data[47:40],lbus_data[55:48],lbus_data[63:56],lbus_data[71:64],lbus_data[79:72],lbus_data[87:80],lbus_data[95:88],lbus_data[103:96],lbus_data[111:104],lbus_data[119:112],lbus_data[127:120]}),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[63]_0 ({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 ,\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 ,\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 ,\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .axis_tlast_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .lbus_err(lbus_err),
        .lbus_mty({lbus_mty[15:14],lbus_mty[11:10],lbus_mty[7:6],lbus_mty[3:2]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[0]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\rot_reg[0]_1 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0]_2 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\rot_reg[0]_3 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_4 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\rot_reg[0]_5 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\rot_reg[0]_6 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .\rot_reg[1] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\rot_reg[1]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\rot_reg[1]_1 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preout));
  FDRE ptp_rd_en_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .Q(ptp_rd_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_pipeline_sync_512bit" *) 
module cmac_usplus_0_cmac_usplus_0_pipeline_sync_512bit
   (Q,
    \data_out_reg[447]_0 ,
    \data_out_reg[447]_1 );
  output [255:0]Q;
  input [255:0]\data_out_reg[447]_0 ;
  input \data_out_reg[447]_1 ;

  wire [255:0]Q;
  wire [255:0]\data_out_reg[447]_0 ;
  wire \data_out_reg[447]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [70]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [71]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [72]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [73]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [74]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [75]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [76]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [77]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [78]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [79]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [80]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [81]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [82]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [83]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [84]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [85]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [86]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [87]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [88]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [89]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [90]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [91]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [92]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [93]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [94]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [95]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [96]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [97]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [98]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [99]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [100]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [101]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [102]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [103]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [104]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [105]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [106]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [107]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [108]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [109]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [110]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [111]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [112]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [113]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [114]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [115]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [116]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [117]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [118]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [119]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [120]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [121]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [122]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [123]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [124]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [125]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [126]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [127]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [128]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [129]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [130]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [131]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [132]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [133]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [134]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [135]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [136]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [137]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [138]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [139]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [140]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [141]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [142]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [143]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [144]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [145]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [146]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [147]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [148]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [149]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [150]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [151]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [152]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [153]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [154]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [155]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [156]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [157]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [158]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [159]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [160]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [161]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [162]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [163]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [164]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [165]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [166]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [167]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [168]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [169]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [170]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [171]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [172]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [173]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [174]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [175]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [176]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [177]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [178]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [179]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [180]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [181]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [182]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [183]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [184]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [185]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [186]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [187]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [188]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [189]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [190]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [191]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [192]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [193]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [194]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [195]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [196]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [197]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [198]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [199]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [200]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [201]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [202]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [203]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [204]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [205]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [206]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [207]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [208]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [209]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [210]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [211]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [212]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [213]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [214]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [215]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [216]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [217]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [218]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [219]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [220]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [221]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [222]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [223]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [224]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [225]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [226]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [227]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [228]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [229]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [230]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [231]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [232]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [233]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [234]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [235]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [236]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [237]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [238]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [239]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [240]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [241]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [242]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [243]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [244]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [245]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [246]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [247]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [248]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [249]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [250]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [251]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [252]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [253]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [254]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [255]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_pipeline_sync_64bit" *) 
module cmac_usplus_0_cmac_usplus_0_pipeline_sync_64bit
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[0]_0 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[0]_0 ;

  wire [31:0]Q;
  wire \data_out_reg[0]_0 ;
  wire [31:0]\data_out_reg[55]_0 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_pipeline_sync_64bit" *) 
module cmac_usplus_0_cmac_usplus_0_pipeline_sync_64bit_10
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[55]_1 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[55]_1 ;

  wire [31:0]Q;
  wire [31:0]\data_out_reg[55]_0 ;
  wire \data_out_reg[55]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync_13
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_sync_14
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_sync_15
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_16bit_sync_16
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync_17
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync_18
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_pipeline_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync_19
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire [63:0]data_in_d2;
  wire [63:0]data_in_d3;
  wire [63:0]data_in_d4;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(data_in_d2[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(data_in_d2[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(data_in_d2[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(data_in_d2[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(data_in_d2[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(data_in_d2[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(data_in_d2[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(data_in_d2[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(data_in_d2[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(data_in_d2[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(data_in_d2[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(data_in_d2[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(data_in_d2[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(data_in_d2[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(data_in_d2[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(data_in_d2[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(data_in_d2[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(data_in_d2[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(data_in_d2[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(data_in_d2[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(data_in_d2[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(data_in_d2[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(data_in_d2[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(data_in_d2[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(data_in_d2[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(data_in_d2[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(data_in_d2[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(data_in_d2[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(data_in_d2[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(data_in_d2[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(data_in_d2[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(data_in_d2[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(data_in_d2[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(data_in_d2[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(data_in_d2[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(data_in_d2[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(data_in_d2[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(data_in_d2[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(data_in_d2[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(data_in_d2[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(data_in_d2[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(data_in_d2[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(data_in_d2[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(data_in_d2[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(data_in_d2[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(data_in_d2[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(data_in_d2[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(data_in_d2[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(data_in_d2[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(data_in_d2[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(data_in_d2[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(data_in_d2[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(data_in_d2[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(data_in_d2[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(data_in_d2[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(data_in_d2[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(data_in_d2[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(data_in_d2[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(data_in_d2[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(data_in_d2[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(data_in_d2[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(data_in_d2[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(data_in_d2[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(data_in_d2[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[0]),
        .Q(data_in_d3[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[10]),
        .Q(data_in_d3[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[11]),
        .Q(data_in_d3[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[12]),
        .Q(data_in_d3[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[13]),
        .Q(data_in_d3[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[14]),
        .Q(data_in_d3[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[15]),
        .Q(data_in_d3[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[16]),
        .Q(data_in_d3[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[17]),
        .Q(data_in_d3[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[18]),
        .Q(data_in_d3[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[19]),
        .Q(data_in_d3[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[1]),
        .Q(data_in_d3[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[20]),
        .Q(data_in_d3[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[21]),
        .Q(data_in_d3[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[22]),
        .Q(data_in_d3[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[23]),
        .Q(data_in_d3[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[24]),
        .Q(data_in_d3[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[25]),
        .Q(data_in_d3[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[26]),
        .Q(data_in_d3[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[27]),
        .Q(data_in_d3[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[28]),
        .Q(data_in_d3[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[29]),
        .Q(data_in_d3[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[2]),
        .Q(data_in_d3[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[30]),
        .Q(data_in_d3[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[31]),
        .Q(data_in_d3[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[32]),
        .Q(data_in_d3[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[33]),
        .Q(data_in_d3[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[34]),
        .Q(data_in_d3[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[35]),
        .Q(data_in_d3[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[36]),
        .Q(data_in_d3[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[37]),
        .Q(data_in_d3[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[38]),
        .Q(data_in_d3[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[39]),
        .Q(data_in_d3[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[3]),
        .Q(data_in_d3[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[40]),
        .Q(data_in_d3[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[41]),
        .Q(data_in_d3[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[42]),
        .Q(data_in_d3[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[43]),
        .Q(data_in_d3[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[44]),
        .Q(data_in_d3[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[45]),
        .Q(data_in_d3[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[46]),
        .Q(data_in_d3[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[47]),
        .Q(data_in_d3[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[48]),
        .Q(data_in_d3[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[49]),
        .Q(data_in_d3[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[4]),
        .Q(data_in_d3[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[50]),
        .Q(data_in_d3[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[51]),
        .Q(data_in_d3[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[52]),
        .Q(data_in_d3[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[53]),
        .Q(data_in_d3[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[54]),
        .Q(data_in_d3[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[55]),
        .Q(data_in_d3[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[56]),
        .Q(data_in_d3[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[57]),
        .Q(data_in_d3[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[58]),
        .Q(data_in_d3[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[59]),
        .Q(data_in_d3[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[5]),
        .Q(data_in_d3[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[60]),
        .Q(data_in_d3[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[61]),
        .Q(data_in_d3[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[62]),
        .Q(data_in_d3[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[63]),
        .Q(data_in_d3[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[6]),
        .Q(data_in_d3[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[7]),
        .Q(data_in_d3[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[8]),
        .Q(data_in_d3[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[9]),
        .Q(data_in_d3[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[0]),
        .Q(data_in_d4[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[10]),
        .Q(data_in_d4[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[11]),
        .Q(data_in_d4[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[12]),
        .Q(data_in_d4[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[13]),
        .Q(data_in_d4[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[14]),
        .Q(data_in_d4[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[15]),
        .Q(data_in_d4[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[16]),
        .Q(data_in_d4[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[17]),
        .Q(data_in_d4[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[18]),
        .Q(data_in_d4[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[19]),
        .Q(data_in_d4[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[1]),
        .Q(data_in_d4[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[20]),
        .Q(data_in_d4[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[21]),
        .Q(data_in_d4[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[22]),
        .Q(data_in_d4[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[23]),
        .Q(data_in_d4[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[24]),
        .Q(data_in_d4[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[25]),
        .Q(data_in_d4[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[26]),
        .Q(data_in_d4[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[27]),
        .Q(data_in_d4[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[28]),
        .Q(data_in_d4[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[29]),
        .Q(data_in_d4[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[2]),
        .Q(data_in_d4[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[30]),
        .Q(data_in_d4[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[31]),
        .Q(data_in_d4[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[32]),
        .Q(data_in_d4[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[33]),
        .Q(data_in_d4[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[34]),
        .Q(data_in_d4[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[35]),
        .Q(data_in_d4[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[36]),
        .Q(data_in_d4[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[37]),
        .Q(data_in_d4[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[38]),
        .Q(data_in_d4[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[39]),
        .Q(data_in_d4[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[3]),
        .Q(data_in_d4[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[40]),
        .Q(data_in_d4[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[41]),
        .Q(data_in_d4[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[42]),
        .Q(data_in_d4[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[43]),
        .Q(data_in_d4[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[44]),
        .Q(data_in_d4[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[45]),
        .Q(data_in_d4[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[46]),
        .Q(data_in_d4[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[47]),
        .Q(data_in_d4[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[48]),
        .Q(data_in_d4[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[49]),
        .Q(data_in_d4[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[4]),
        .Q(data_in_d4[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[50]),
        .Q(data_in_d4[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[51]),
        .Q(data_in_d4[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[52]),
        .Q(data_in_d4[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[53]),
        .Q(data_in_d4[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[54]),
        .Q(data_in_d4[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[55]),
        .Q(data_in_d4[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[56]),
        .Q(data_in_d4[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[57]),
        .Q(data_in_d4[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[58]),
        .Q(data_in_d4[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[59]),
        .Q(data_in_d4[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[5]),
        .Q(data_in_d4[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[60]),
        .Q(data_in_d4[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[61]),
        .Q(data_in_d4[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[62]),
        .Q(data_in_d4[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[63]),
        .Q(data_in_d4[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[6]),
        .Q(data_in_d4[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[7]),
        .Q(data_in_d4[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[8]),
        .Q(data_in_d4[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[9]),
        .Q(data_in_d4[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_sync_20
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_sync_21
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_sync" *) 
module cmac_usplus_0_cmac_usplus_0_rx_64bit_sync_22
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_tx_sync" *) 
module cmac_usplus_0_cmac_usplus_0_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_in_d1_reg[55]_0 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_1 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_in_d1_reg[55]_0 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_1 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire \ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_in_d1_reg[55]_1 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_ultrascale_rx_userclk" *) 
module cmac_usplus_0_cmac_usplus_0_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_ultrascale_tx_userclk" *) 
module cmac_usplus_0_cmac_usplus_0_ultrascale_tx_userclk
   (gtrxreset_out_reg,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtrxreset_out_reg;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire gtrxreset_out_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y8" *) (* C_ENABLE_PIPELINE_REG = "1" *) (* C_GT_DRP_CLK = "125" *) 
(* C_GT_REF_CLK_FREQ = "161.132812" *) (* C_GT_RX_BUFFER_BYPASS = "2" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "12" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X1Y44" *) (* C_LANE2_GT_LOC = "X1Y45" *) (* C_LANE3_GT_LOC = "X1Y46" *) 
(* C_LANE4_GT_LOC = "X1Y47" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL0" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "2" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) (* ORIG_REF_NAME = "cmac_usplus_0_wrapper" *) 
module cmac_usplus_0_cmac_usplus_0_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [55:0]ctrl0_out;
  wire [55:0]ctrl1_out;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk00_int;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_9;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_9;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_9;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_9;
  wire i_cmac_usplus_0_tx_sync_n_0;
  wire i_cmac_usplus_0_tx_sync_n_1;
  wire i_cmac_usplus_0_tx_sync_n_10;
  wire i_cmac_usplus_0_tx_sync_n_100;
  wire i_cmac_usplus_0_tx_sync_n_101;
  wire i_cmac_usplus_0_tx_sync_n_102;
  wire i_cmac_usplus_0_tx_sync_n_103;
  wire i_cmac_usplus_0_tx_sync_n_104;
  wire i_cmac_usplus_0_tx_sync_n_105;
  wire i_cmac_usplus_0_tx_sync_n_106;
  wire i_cmac_usplus_0_tx_sync_n_107;
  wire i_cmac_usplus_0_tx_sync_n_108;
  wire i_cmac_usplus_0_tx_sync_n_109;
  wire i_cmac_usplus_0_tx_sync_n_11;
  wire i_cmac_usplus_0_tx_sync_n_110;
  wire i_cmac_usplus_0_tx_sync_n_111;
  wire i_cmac_usplus_0_tx_sync_n_112;
  wire i_cmac_usplus_0_tx_sync_n_113;
  wire i_cmac_usplus_0_tx_sync_n_114;
  wire i_cmac_usplus_0_tx_sync_n_115;
  wire i_cmac_usplus_0_tx_sync_n_116;
  wire i_cmac_usplus_0_tx_sync_n_117;
  wire i_cmac_usplus_0_tx_sync_n_118;
  wire i_cmac_usplus_0_tx_sync_n_119;
  wire i_cmac_usplus_0_tx_sync_n_12;
  wire i_cmac_usplus_0_tx_sync_n_120;
  wire i_cmac_usplus_0_tx_sync_n_121;
  wire i_cmac_usplus_0_tx_sync_n_122;
  wire i_cmac_usplus_0_tx_sync_n_123;
  wire i_cmac_usplus_0_tx_sync_n_124;
  wire i_cmac_usplus_0_tx_sync_n_125;
  wire i_cmac_usplus_0_tx_sync_n_126;
  wire i_cmac_usplus_0_tx_sync_n_127;
  wire i_cmac_usplus_0_tx_sync_n_128;
  wire i_cmac_usplus_0_tx_sync_n_129;
  wire i_cmac_usplus_0_tx_sync_n_13;
  wire i_cmac_usplus_0_tx_sync_n_130;
  wire i_cmac_usplus_0_tx_sync_n_131;
  wire i_cmac_usplus_0_tx_sync_n_132;
  wire i_cmac_usplus_0_tx_sync_n_133;
  wire i_cmac_usplus_0_tx_sync_n_134;
  wire i_cmac_usplus_0_tx_sync_n_135;
  wire i_cmac_usplus_0_tx_sync_n_136;
  wire i_cmac_usplus_0_tx_sync_n_137;
  wire i_cmac_usplus_0_tx_sync_n_138;
  wire i_cmac_usplus_0_tx_sync_n_139;
  wire i_cmac_usplus_0_tx_sync_n_14;
  wire i_cmac_usplus_0_tx_sync_n_140;
  wire i_cmac_usplus_0_tx_sync_n_141;
  wire i_cmac_usplus_0_tx_sync_n_142;
  wire i_cmac_usplus_0_tx_sync_n_143;
  wire i_cmac_usplus_0_tx_sync_n_144;
  wire i_cmac_usplus_0_tx_sync_n_145;
  wire i_cmac_usplus_0_tx_sync_n_146;
  wire i_cmac_usplus_0_tx_sync_n_147;
  wire i_cmac_usplus_0_tx_sync_n_148;
  wire i_cmac_usplus_0_tx_sync_n_149;
  wire i_cmac_usplus_0_tx_sync_n_15;
  wire i_cmac_usplus_0_tx_sync_n_150;
  wire i_cmac_usplus_0_tx_sync_n_151;
  wire i_cmac_usplus_0_tx_sync_n_152;
  wire i_cmac_usplus_0_tx_sync_n_153;
  wire i_cmac_usplus_0_tx_sync_n_154;
  wire i_cmac_usplus_0_tx_sync_n_155;
  wire i_cmac_usplus_0_tx_sync_n_156;
  wire i_cmac_usplus_0_tx_sync_n_157;
  wire i_cmac_usplus_0_tx_sync_n_158;
  wire i_cmac_usplus_0_tx_sync_n_159;
  wire i_cmac_usplus_0_tx_sync_n_16;
  wire i_cmac_usplus_0_tx_sync_n_160;
  wire i_cmac_usplus_0_tx_sync_n_161;
  wire i_cmac_usplus_0_tx_sync_n_162;
  wire i_cmac_usplus_0_tx_sync_n_163;
  wire i_cmac_usplus_0_tx_sync_n_164;
  wire i_cmac_usplus_0_tx_sync_n_165;
  wire i_cmac_usplus_0_tx_sync_n_166;
  wire i_cmac_usplus_0_tx_sync_n_167;
  wire i_cmac_usplus_0_tx_sync_n_168;
  wire i_cmac_usplus_0_tx_sync_n_169;
  wire i_cmac_usplus_0_tx_sync_n_17;
  wire i_cmac_usplus_0_tx_sync_n_170;
  wire i_cmac_usplus_0_tx_sync_n_171;
  wire i_cmac_usplus_0_tx_sync_n_172;
  wire i_cmac_usplus_0_tx_sync_n_173;
  wire i_cmac_usplus_0_tx_sync_n_174;
  wire i_cmac_usplus_0_tx_sync_n_175;
  wire i_cmac_usplus_0_tx_sync_n_176;
  wire i_cmac_usplus_0_tx_sync_n_177;
  wire i_cmac_usplus_0_tx_sync_n_178;
  wire i_cmac_usplus_0_tx_sync_n_179;
  wire i_cmac_usplus_0_tx_sync_n_18;
  wire i_cmac_usplus_0_tx_sync_n_180;
  wire i_cmac_usplus_0_tx_sync_n_181;
  wire i_cmac_usplus_0_tx_sync_n_182;
  wire i_cmac_usplus_0_tx_sync_n_183;
  wire i_cmac_usplus_0_tx_sync_n_184;
  wire i_cmac_usplus_0_tx_sync_n_185;
  wire i_cmac_usplus_0_tx_sync_n_186;
  wire i_cmac_usplus_0_tx_sync_n_187;
  wire i_cmac_usplus_0_tx_sync_n_188;
  wire i_cmac_usplus_0_tx_sync_n_189;
  wire i_cmac_usplus_0_tx_sync_n_19;
  wire i_cmac_usplus_0_tx_sync_n_190;
  wire i_cmac_usplus_0_tx_sync_n_191;
  wire i_cmac_usplus_0_tx_sync_n_192;
  wire i_cmac_usplus_0_tx_sync_n_193;
  wire i_cmac_usplus_0_tx_sync_n_194;
  wire i_cmac_usplus_0_tx_sync_n_195;
  wire i_cmac_usplus_0_tx_sync_n_196;
  wire i_cmac_usplus_0_tx_sync_n_197;
  wire i_cmac_usplus_0_tx_sync_n_198;
  wire i_cmac_usplus_0_tx_sync_n_199;
  wire i_cmac_usplus_0_tx_sync_n_2;
  wire i_cmac_usplus_0_tx_sync_n_20;
  wire i_cmac_usplus_0_tx_sync_n_200;
  wire i_cmac_usplus_0_tx_sync_n_201;
  wire i_cmac_usplus_0_tx_sync_n_202;
  wire i_cmac_usplus_0_tx_sync_n_203;
  wire i_cmac_usplus_0_tx_sync_n_204;
  wire i_cmac_usplus_0_tx_sync_n_205;
  wire i_cmac_usplus_0_tx_sync_n_206;
  wire i_cmac_usplus_0_tx_sync_n_207;
  wire i_cmac_usplus_0_tx_sync_n_208;
  wire i_cmac_usplus_0_tx_sync_n_209;
  wire i_cmac_usplus_0_tx_sync_n_21;
  wire i_cmac_usplus_0_tx_sync_n_210;
  wire i_cmac_usplus_0_tx_sync_n_211;
  wire i_cmac_usplus_0_tx_sync_n_212;
  wire i_cmac_usplus_0_tx_sync_n_213;
  wire i_cmac_usplus_0_tx_sync_n_214;
  wire i_cmac_usplus_0_tx_sync_n_215;
  wire i_cmac_usplus_0_tx_sync_n_216;
  wire i_cmac_usplus_0_tx_sync_n_217;
  wire i_cmac_usplus_0_tx_sync_n_218;
  wire i_cmac_usplus_0_tx_sync_n_219;
  wire i_cmac_usplus_0_tx_sync_n_22;
  wire i_cmac_usplus_0_tx_sync_n_220;
  wire i_cmac_usplus_0_tx_sync_n_221;
  wire i_cmac_usplus_0_tx_sync_n_222;
  wire i_cmac_usplus_0_tx_sync_n_223;
  wire i_cmac_usplus_0_tx_sync_n_224;
  wire i_cmac_usplus_0_tx_sync_n_225;
  wire i_cmac_usplus_0_tx_sync_n_226;
  wire i_cmac_usplus_0_tx_sync_n_227;
  wire i_cmac_usplus_0_tx_sync_n_228;
  wire i_cmac_usplus_0_tx_sync_n_229;
  wire i_cmac_usplus_0_tx_sync_n_23;
  wire i_cmac_usplus_0_tx_sync_n_230;
  wire i_cmac_usplus_0_tx_sync_n_231;
  wire i_cmac_usplus_0_tx_sync_n_232;
  wire i_cmac_usplus_0_tx_sync_n_233;
  wire i_cmac_usplus_0_tx_sync_n_234;
  wire i_cmac_usplus_0_tx_sync_n_235;
  wire i_cmac_usplus_0_tx_sync_n_236;
  wire i_cmac_usplus_0_tx_sync_n_237;
  wire i_cmac_usplus_0_tx_sync_n_238;
  wire i_cmac_usplus_0_tx_sync_n_239;
  wire i_cmac_usplus_0_tx_sync_n_24;
  wire i_cmac_usplus_0_tx_sync_n_240;
  wire i_cmac_usplus_0_tx_sync_n_241;
  wire i_cmac_usplus_0_tx_sync_n_242;
  wire i_cmac_usplus_0_tx_sync_n_243;
  wire i_cmac_usplus_0_tx_sync_n_244;
  wire i_cmac_usplus_0_tx_sync_n_245;
  wire i_cmac_usplus_0_tx_sync_n_246;
  wire i_cmac_usplus_0_tx_sync_n_247;
  wire i_cmac_usplus_0_tx_sync_n_248;
  wire i_cmac_usplus_0_tx_sync_n_249;
  wire i_cmac_usplus_0_tx_sync_n_25;
  wire i_cmac_usplus_0_tx_sync_n_250;
  wire i_cmac_usplus_0_tx_sync_n_251;
  wire i_cmac_usplus_0_tx_sync_n_252;
  wire i_cmac_usplus_0_tx_sync_n_253;
  wire i_cmac_usplus_0_tx_sync_n_254;
  wire i_cmac_usplus_0_tx_sync_n_255;
  wire i_cmac_usplus_0_tx_sync_n_26;
  wire i_cmac_usplus_0_tx_sync_n_27;
  wire i_cmac_usplus_0_tx_sync_n_28;
  wire i_cmac_usplus_0_tx_sync_n_29;
  wire i_cmac_usplus_0_tx_sync_n_3;
  wire i_cmac_usplus_0_tx_sync_n_30;
  wire i_cmac_usplus_0_tx_sync_n_31;
  wire i_cmac_usplus_0_tx_sync_n_32;
  wire i_cmac_usplus_0_tx_sync_n_33;
  wire i_cmac_usplus_0_tx_sync_n_34;
  wire i_cmac_usplus_0_tx_sync_n_35;
  wire i_cmac_usplus_0_tx_sync_n_36;
  wire i_cmac_usplus_0_tx_sync_n_37;
  wire i_cmac_usplus_0_tx_sync_n_38;
  wire i_cmac_usplus_0_tx_sync_n_39;
  wire i_cmac_usplus_0_tx_sync_n_4;
  wire i_cmac_usplus_0_tx_sync_n_40;
  wire i_cmac_usplus_0_tx_sync_n_41;
  wire i_cmac_usplus_0_tx_sync_n_42;
  wire i_cmac_usplus_0_tx_sync_n_43;
  wire i_cmac_usplus_0_tx_sync_n_44;
  wire i_cmac_usplus_0_tx_sync_n_45;
  wire i_cmac_usplus_0_tx_sync_n_46;
  wire i_cmac_usplus_0_tx_sync_n_47;
  wire i_cmac_usplus_0_tx_sync_n_48;
  wire i_cmac_usplus_0_tx_sync_n_49;
  wire i_cmac_usplus_0_tx_sync_n_5;
  wire i_cmac_usplus_0_tx_sync_n_50;
  wire i_cmac_usplus_0_tx_sync_n_51;
  wire i_cmac_usplus_0_tx_sync_n_52;
  wire i_cmac_usplus_0_tx_sync_n_53;
  wire i_cmac_usplus_0_tx_sync_n_54;
  wire i_cmac_usplus_0_tx_sync_n_55;
  wire i_cmac_usplus_0_tx_sync_n_56;
  wire i_cmac_usplus_0_tx_sync_n_57;
  wire i_cmac_usplus_0_tx_sync_n_58;
  wire i_cmac_usplus_0_tx_sync_n_59;
  wire i_cmac_usplus_0_tx_sync_n_6;
  wire i_cmac_usplus_0_tx_sync_n_60;
  wire i_cmac_usplus_0_tx_sync_n_61;
  wire i_cmac_usplus_0_tx_sync_n_62;
  wire i_cmac_usplus_0_tx_sync_n_63;
  wire i_cmac_usplus_0_tx_sync_n_64;
  wire i_cmac_usplus_0_tx_sync_n_65;
  wire i_cmac_usplus_0_tx_sync_n_66;
  wire i_cmac_usplus_0_tx_sync_n_67;
  wire i_cmac_usplus_0_tx_sync_n_68;
  wire i_cmac_usplus_0_tx_sync_n_69;
  wire i_cmac_usplus_0_tx_sync_n_7;
  wire i_cmac_usplus_0_tx_sync_n_70;
  wire i_cmac_usplus_0_tx_sync_n_71;
  wire i_cmac_usplus_0_tx_sync_n_72;
  wire i_cmac_usplus_0_tx_sync_n_73;
  wire i_cmac_usplus_0_tx_sync_n_74;
  wire i_cmac_usplus_0_tx_sync_n_75;
  wire i_cmac_usplus_0_tx_sync_n_76;
  wire i_cmac_usplus_0_tx_sync_n_77;
  wire i_cmac_usplus_0_tx_sync_n_78;
  wire i_cmac_usplus_0_tx_sync_n_79;
  wire i_cmac_usplus_0_tx_sync_n_8;
  wire i_cmac_usplus_0_tx_sync_n_80;
  wire i_cmac_usplus_0_tx_sync_n_81;
  wire i_cmac_usplus_0_tx_sync_n_82;
  wire i_cmac_usplus_0_tx_sync_n_83;
  wire i_cmac_usplus_0_tx_sync_n_84;
  wire i_cmac_usplus_0_tx_sync_n_85;
  wire i_cmac_usplus_0_tx_sync_n_86;
  wire i_cmac_usplus_0_tx_sync_n_87;
  wire i_cmac_usplus_0_tx_sync_n_88;
  wire i_cmac_usplus_0_tx_sync_n_89;
  wire i_cmac_usplus_0_tx_sync_n_9;
  wire i_cmac_usplus_0_tx_sync_n_90;
  wire i_cmac_usplus_0_tx_sync_n_91;
  wire i_cmac_usplus_0_tx_sync_n_92;
  wire i_cmac_usplus_0_tx_sync_n_93;
  wire i_cmac_usplus_0_tx_sync_n_94;
  wire i_cmac_usplus_0_tx_sync_n_95;
  wire i_cmac_usplus_0_tx_sync_n_96;
  wire i_cmac_usplus_0_tx_sync_n_97;
  wire i_cmac_usplus_0_tx_sync_n_98;
  wire i_cmac_usplus_0_tx_sync_n_99;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_0_i;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [4:0]rx_ptp_pcslane_out;
  wire [4:0]rx_ptp_pcslane_out_i;
  wire [79:0]rx_ptp_tstamp_out;
  wire [79:0]rx_ptp_tstamp_out_i;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_2;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_3;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire [1:0]tx_ptp_1588op_in;
  wire [1:0]tx_ptp_1588op_in_o;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [15:0]tx_ptp_tag_field_in_o;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in;
  wire [55:0]txctrl1_in;
  wire [447:0]txdata_in;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [0:0]NLW_cmac_usplus_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_0_gt_i_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_0_gt_i_qpll0outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_cmac_usplus_0_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_0_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_tx_user_pause_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [7:0]NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_0_top_stat_tx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk00_int),
        .ODIV2(gt_ref_clk_int));
  cmac_usplus_0_cmac_usplus_0_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  cmac_usplus_0_cmac_usplus_0_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.gtrxreset_out_reg(gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "cmac_usplus_0_gt,cmac_usplus_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "cmac_usplus_0_gt_gtwizard_top,Vivado 2020.2" *) 
  cmac_usplus_0_cmac_usplus_0_gt cmac_usplus_0_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk00_in(gtrefclk00_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_cmac_usplus_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(NLW_cmac_usplus_0_gt_i_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_cmac_usplus_0_gt_i_qpll0outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_cmac_usplus_0_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_cmac_usplus_0_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_cmac_usplus_0_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_cmac_usplus_0_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txoutclk_out({NLW_cmac_usplus_0_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    cmac_usplus_0_gt_i_i_1
       (.I0(sys_reset),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_all_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  cmac_usplus_0_cmac_usplus_0_axis2lbus_segmented_top i_cmac_usplus_0_axis2lbus
       (.Q(tx_ptp_1588op_in_o),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] (tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] (tx_ptp_tag_field_in_o),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  cmac_usplus_0_cmac_usplus_0_cdc_sync i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_1));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_0 i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_0),
        .s_out_d4_0(s_out_d4_2),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_1 i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_2 i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_0));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_3 i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_1));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_4 i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_3));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_5 i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_2));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_6 i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_3));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_7 i_cmac_usplus_0_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_4));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_8 i_cmac_usplus_0_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_5),
        .stat_rx_aligned(stat_rx_aligned));
  cmac_usplus_0_cmac_usplus_0_cdc_sync_9 i_cmac_usplus_0_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_5),
        .s_out_d4_0(s_out_d4_4),
        .usr_tx_reset(usr_tx_reset));
  cmac_usplus_0_cmac_usplus_0_lbus2axis_segmented_top i_cmac_usplus_0_lbus2axis
       (.SR(usr_rx_reset),
        .din({rx_errout0,rx_eopout0,rx_sopout0,rx_mtyout0,rx_dataout0}),
        .dout({rx_lane_aligner_fill_0,rx_ptp_pcslane_out,rx_ptp_tstamp_out}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_enaout0(rx_enaout0),
        .\rx_lane_aligner_fill_0[0] ({rx_lane_aligner_fill_0_i,rx_ptp_pcslane_out_i,rx_ptp_tstamp_out_i}),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preambleout_int),
        .\wr_ptr_reg[0] ({rx_enaout1,rx_errout1,rx_eopout1,rx_sopout1,rx_mtyout1,rx_dataout1}),
        .\wr_ptr_reg[0]_0 ({rx_enaout2,rx_errout2,rx_eopout2,rx_sopout2,rx_mtyout2,rx_dataout2}),
        .\wr_ptr_reg[0]_1 ({rx_enaout3,rx_errout3,rx_eopout3,rx_sopout3,rx_mtyout3,rx_dataout3}));
  cmac_usplus_0_cmac_usplus_0_pipeline_sync_512bit i_cmac_usplus_0_pipeline_sync_512bit_txdata
       (.Q({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .\data_out_reg[447]_0 ({i_cmac_usplus_0_tx_sync_n_0,i_cmac_usplus_0_tx_sync_n_1,i_cmac_usplus_0_tx_sync_n_2,i_cmac_usplus_0_tx_sync_n_3,i_cmac_usplus_0_tx_sync_n_4,i_cmac_usplus_0_tx_sync_n_5,i_cmac_usplus_0_tx_sync_n_6,i_cmac_usplus_0_tx_sync_n_7,i_cmac_usplus_0_tx_sync_n_8,i_cmac_usplus_0_tx_sync_n_9,i_cmac_usplus_0_tx_sync_n_10,i_cmac_usplus_0_tx_sync_n_11,i_cmac_usplus_0_tx_sync_n_12,i_cmac_usplus_0_tx_sync_n_13,i_cmac_usplus_0_tx_sync_n_14,i_cmac_usplus_0_tx_sync_n_15,i_cmac_usplus_0_tx_sync_n_16,i_cmac_usplus_0_tx_sync_n_17,i_cmac_usplus_0_tx_sync_n_18,i_cmac_usplus_0_tx_sync_n_19,i_cmac_usplus_0_tx_sync_n_20,i_cmac_usplus_0_tx_sync_n_21,i_cmac_usplus_0_tx_sync_n_22,i_cmac_usplus_0_tx_sync_n_23,i_cmac_usplus_0_tx_sync_n_24,i_cmac_usplus_0_tx_sync_n_25,i_cmac_usplus_0_tx_sync_n_26,i_cmac_usplus_0_tx_sync_n_27,i_cmac_usplus_0_tx_sync_n_28,i_cmac_usplus_0_tx_sync_n_29,i_cmac_usplus_0_tx_sync_n_30,i_cmac_usplus_0_tx_sync_n_31,i_cmac_usplus_0_tx_sync_n_32,i_cmac_usplus_0_tx_sync_n_33,i_cmac_usplus_0_tx_sync_n_34,i_cmac_usplus_0_tx_sync_n_35,i_cmac_usplus_0_tx_sync_n_36,i_cmac_usplus_0_tx_sync_n_37,i_cmac_usplus_0_tx_sync_n_38,i_cmac_usplus_0_tx_sync_n_39,i_cmac_usplus_0_tx_sync_n_40,i_cmac_usplus_0_tx_sync_n_41,i_cmac_usplus_0_tx_sync_n_42,i_cmac_usplus_0_tx_sync_n_43,i_cmac_usplus_0_tx_sync_n_44,i_cmac_usplus_0_tx_sync_n_45,i_cmac_usplus_0_tx_sync_n_46,i_cmac_usplus_0_tx_sync_n_47,i_cmac_usplus_0_tx_sync_n_48,i_cmac_usplus_0_tx_sync_n_49,i_cmac_usplus_0_tx_sync_n_50,i_cmac_usplus_0_tx_sync_n_51,i_cmac_usplus_0_tx_sync_n_52,i_cmac_usplus_0_tx_sync_n_53,i_cmac_usplus_0_tx_sync_n_54,i_cmac_usplus_0_tx_sync_n_55,i_cmac_usplus_0_tx_sync_n_56,i_cmac_usplus_0_tx_sync_n_57,i_cmac_usplus_0_tx_sync_n_58,i_cmac_usplus_0_tx_sync_n_59,i_cmac_usplus_0_tx_sync_n_60,i_cmac_usplus_0_tx_sync_n_61,i_cmac_usplus_0_tx_sync_n_62,i_cmac_usplus_0_tx_sync_n_63,i_cmac_usplus_0_tx_sync_n_64,i_cmac_usplus_0_tx_sync_n_65,i_cmac_usplus_0_tx_sync_n_66,i_cmac_usplus_0_tx_sync_n_67,i_cmac_usplus_0_tx_sync_n_68,i_cmac_usplus_0_tx_sync_n_69,i_cmac_usplus_0_tx_sync_n_70,i_cmac_usplus_0_tx_sync_n_71,i_cmac_usplus_0_tx_sync_n_72,i_cmac_usplus_0_tx_sync_n_73,i_cmac_usplus_0_tx_sync_n_74,i_cmac_usplus_0_tx_sync_n_75,i_cmac_usplus_0_tx_sync_n_76,i_cmac_usplus_0_tx_sync_n_77,i_cmac_usplus_0_tx_sync_n_78,i_cmac_usplus_0_tx_sync_n_79,i_cmac_usplus_0_tx_sync_n_80,i_cmac_usplus_0_tx_sync_n_81,i_cmac_usplus_0_tx_sync_n_82,i_cmac_usplus_0_tx_sync_n_83,i_cmac_usplus_0_tx_sync_n_84,i_cmac_usplus_0_tx_sync_n_85,i_cmac_usplus_0_tx_sync_n_86,i_cmac_usplus_0_tx_sync_n_87,i_cmac_usplus_0_tx_sync_n_88,i_cmac_usplus_0_tx_sync_n_89,i_cmac_usplus_0_tx_sync_n_90,i_cmac_usplus_0_tx_sync_n_91,i_cmac_usplus_0_tx_sync_n_92,i_cmac_usplus_0_tx_sync_n_93,i_cmac_usplus_0_tx_sync_n_94,i_cmac_usplus_0_tx_sync_n_95,i_cmac_usplus_0_tx_sync_n_96,i_cmac_usplus_0_tx_sync_n_97,i_cmac_usplus_0_tx_sync_n_98,i_cmac_usplus_0_tx_sync_n_99,i_cmac_usplus_0_tx_sync_n_100,i_cmac_usplus_0_tx_sync_n_101,i_cmac_usplus_0_tx_sync_n_102,i_cmac_usplus_0_tx_sync_n_103,i_cmac_usplus_0_tx_sync_n_104,i_cmac_usplus_0_tx_sync_n_105,i_cmac_usplus_0_tx_sync_n_106,i_cmac_usplus_0_tx_sync_n_107,i_cmac_usplus_0_tx_sync_n_108,i_cmac_usplus_0_tx_sync_n_109,i_cmac_usplus_0_tx_sync_n_110,i_cmac_usplus_0_tx_sync_n_111,i_cmac_usplus_0_tx_sync_n_112,i_cmac_usplus_0_tx_sync_n_113,i_cmac_usplus_0_tx_sync_n_114,i_cmac_usplus_0_tx_sync_n_115,i_cmac_usplus_0_tx_sync_n_116,i_cmac_usplus_0_tx_sync_n_117,i_cmac_usplus_0_tx_sync_n_118,i_cmac_usplus_0_tx_sync_n_119,i_cmac_usplus_0_tx_sync_n_120,i_cmac_usplus_0_tx_sync_n_121,i_cmac_usplus_0_tx_sync_n_122,i_cmac_usplus_0_tx_sync_n_123,i_cmac_usplus_0_tx_sync_n_124,i_cmac_usplus_0_tx_sync_n_125,i_cmac_usplus_0_tx_sync_n_126,i_cmac_usplus_0_tx_sync_n_127,i_cmac_usplus_0_tx_sync_n_128,i_cmac_usplus_0_tx_sync_n_129,i_cmac_usplus_0_tx_sync_n_130,i_cmac_usplus_0_tx_sync_n_131,i_cmac_usplus_0_tx_sync_n_132,i_cmac_usplus_0_tx_sync_n_133,i_cmac_usplus_0_tx_sync_n_134,i_cmac_usplus_0_tx_sync_n_135,i_cmac_usplus_0_tx_sync_n_136,i_cmac_usplus_0_tx_sync_n_137,i_cmac_usplus_0_tx_sync_n_138,i_cmac_usplus_0_tx_sync_n_139,i_cmac_usplus_0_tx_sync_n_140,i_cmac_usplus_0_tx_sync_n_141,i_cmac_usplus_0_tx_sync_n_142,i_cmac_usplus_0_tx_sync_n_143,i_cmac_usplus_0_tx_sync_n_144,i_cmac_usplus_0_tx_sync_n_145,i_cmac_usplus_0_tx_sync_n_146,i_cmac_usplus_0_tx_sync_n_147,i_cmac_usplus_0_tx_sync_n_148,i_cmac_usplus_0_tx_sync_n_149,i_cmac_usplus_0_tx_sync_n_150,i_cmac_usplus_0_tx_sync_n_151,i_cmac_usplus_0_tx_sync_n_152,i_cmac_usplus_0_tx_sync_n_153,i_cmac_usplus_0_tx_sync_n_154,i_cmac_usplus_0_tx_sync_n_155,i_cmac_usplus_0_tx_sync_n_156,i_cmac_usplus_0_tx_sync_n_157,i_cmac_usplus_0_tx_sync_n_158,i_cmac_usplus_0_tx_sync_n_159,i_cmac_usplus_0_tx_sync_n_160,i_cmac_usplus_0_tx_sync_n_161,i_cmac_usplus_0_tx_sync_n_162,i_cmac_usplus_0_tx_sync_n_163,i_cmac_usplus_0_tx_sync_n_164,i_cmac_usplus_0_tx_sync_n_165,i_cmac_usplus_0_tx_sync_n_166,i_cmac_usplus_0_tx_sync_n_167,i_cmac_usplus_0_tx_sync_n_168,i_cmac_usplus_0_tx_sync_n_169,i_cmac_usplus_0_tx_sync_n_170,i_cmac_usplus_0_tx_sync_n_171,i_cmac_usplus_0_tx_sync_n_172,i_cmac_usplus_0_tx_sync_n_173,i_cmac_usplus_0_tx_sync_n_174,i_cmac_usplus_0_tx_sync_n_175,i_cmac_usplus_0_tx_sync_n_176,i_cmac_usplus_0_tx_sync_n_177,i_cmac_usplus_0_tx_sync_n_178,i_cmac_usplus_0_tx_sync_n_179,i_cmac_usplus_0_tx_sync_n_180,i_cmac_usplus_0_tx_sync_n_181,i_cmac_usplus_0_tx_sync_n_182,i_cmac_usplus_0_tx_sync_n_183,i_cmac_usplus_0_tx_sync_n_184,i_cmac_usplus_0_tx_sync_n_185,i_cmac_usplus_0_tx_sync_n_186,i_cmac_usplus_0_tx_sync_n_187,i_cmac_usplus_0_tx_sync_n_188,i_cmac_usplus_0_tx_sync_n_189,i_cmac_usplus_0_tx_sync_n_190,i_cmac_usplus_0_tx_sync_n_191,i_cmac_usplus_0_tx_sync_n_192,i_cmac_usplus_0_tx_sync_n_193,i_cmac_usplus_0_tx_sync_n_194,i_cmac_usplus_0_tx_sync_n_195,i_cmac_usplus_0_tx_sync_n_196,i_cmac_usplus_0_tx_sync_n_197,i_cmac_usplus_0_tx_sync_n_198,i_cmac_usplus_0_tx_sync_n_199,i_cmac_usplus_0_tx_sync_n_200,i_cmac_usplus_0_tx_sync_n_201,i_cmac_usplus_0_tx_sync_n_202,i_cmac_usplus_0_tx_sync_n_203,i_cmac_usplus_0_tx_sync_n_204,i_cmac_usplus_0_tx_sync_n_205,i_cmac_usplus_0_tx_sync_n_206,i_cmac_usplus_0_tx_sync_n_207,i_cmac_usplus_0_tx_sync_n_208,i_cmac_usplus_0_tx_sync_n_209,i_cmac_usplus_0_tx_sync_n_210,i_cmac_usplus_0_tx_sync_n_211,i_cmac_usplus_0_tx_sync_n_212,i_cmac_usplus_0_tx_sync_n_213,i_cmac_usplus_0_tx_sync_n_214,i_cmac_usplus_0_tx_sync_n_215,i_cmac_usplus_0_tx_sync_n_216,i_cmac_usplus_0_tx_sync_n_217,i_cmac_usplus_0_tx_sync_n_218,i_cmac_usplus_0_tx_sync_n_219,i_cmac_usplus_0_tx_sync_n_220,i_cmac_usplus_0_tx_sync_n_221,i_cmac_usplus_0_tx_sync_n_222,i_cmac_usplus_0_tx_sync_n_223,i_cmac_usplus_0_tx_sync_n_224,i_cmac_usplus_0_tx_sync_n_225,i_cmac_usplus_0_tx_sync_n_226,i_cmac_usplus_0_tx_sync_n_227,i_cmac_usplus_0_tx_sync_n_228,i_cmac_usplus_0_tx_sync_n_229,i_cmac_usplus_0_tx_sync_n_230,i_cmac_usplus_0_tx_sync_n_231,i_cmac_usplus_0_tx_sync_n_232,i_cmac_usplus_0_tx_sync_n_233,i_cmac_usplus_0_tx_sync_n_234,i_cmac_usplus_0_tx_sync_n_235,i_cmac_usplus_0_tx_sync_n_236,i_cmac_usplus_0_tx_sync_n_237,i_cmac_usplus_0_tx_sync_n_238,i_cmac_usplus_0_tx_sync_n_239,i_cmac_usplus_0_tx_sync_n_240,i_cmac_usplus_0_tx_sync_n_241,i_cmac_usplus_0_tx_sync_n_242,i_cmac_usplus_0_tx_sync_n_243,i_cmac_usplus_0_tx_sync_n_244,i_cmac_usplus_0_tx_sync_n_245,i_cmac_usplus_0_tx_sync_n_246,i_cmac_usplus_0_tx_sync_n_247,i_cmac_usplus_0_tx_sync_n_248,i_cmac_usplus_0_tx_sync_n_249,i_cmac_usplus_0_tx_sync_n_250,i_cmac_usplus_0_tx_sync_n_251,i_cmac_usplus_0_tx_sync_n_252,i_cmac_usplus_0_tx_sync_n_253,i_cmac_usplus_0_tx_sync_n_254,i_cmac_usplus_0_tx_sync_n_255}),
        .\data_out_reg[447]_1 (gt_txusrclk2));
  cmac_usplus_0_cmac_usplus_0_pipeline_sync_64bit i_cmac_usplus_0_pipeline_sync_64bit_txctrl0
       (.Q({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .\data_out_reg[0]_0 (gt_txusrclk2),
        .\data_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}));
  cmac_usplus_0_cmac_usplus_0_pipeline_sync_64bit_10 i_cmac_usplus_0_pipeline_sync_64bit_txctrl1
       (.Q({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .\data_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}),
        .\data_out_reg[55]_1 (gt_txusrclk2));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_15}));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync_11 i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_15}));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync_12 i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_15}));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_pipeline_sync_13 i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_15}));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_sync i_cmac_usplus_0_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_15}),
        .Q(rx_serdes_alt_data0_2d));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_sync_14 i_cmac_usplus_0_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_15}),
        .Q(rx_serdes_alt_data1_2d));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_sync_15 i_cmac_usplus_0_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_15}),
        .Q(rx_serdes_alt_data2_2d));
  cmac_usplus_0_cmac_usplus_0_rx_16bit_sync_16 i_cmac_usplus_0_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_15}),
        .Q(rx_serdes_alt_data3_2d));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_63}));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync_17 i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_63}));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync_18 i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_63}));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_pipeline_sync_19 i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_63}));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_sync i_cmac_usplus_0_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_63}),
        .Q(rx_serdes_data0_2d));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_sync_20 i_cmac_usplus_0_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_63}),
        .Q(rx_serdes_data1_2d));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_sync_21 i_cmac_usplus_0_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_63}),
        .Q(rx_serdes_data2_2d));
  cmac_usplus_0_cmac_usplus_0_rx_64bit_sync_22 i_cmac_usplus_0_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_63}),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  cmac_usplus_0_cmac_usplus_v3_1_2_top i_cmac_usplus_0_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0_i),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out_i),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out_i),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_cmac_usplus_0_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_cmac_usplus_0_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_cmac_usplus_0_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_i_cmac_usplus_0_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_cmac_usplus_0_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_cmac_usplus_0_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_cmac_usplus_0_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_cmac_usplus_0_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in(tx_ptp_1588op_in_o),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in_o),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_cmac_usplus_0_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_cmac_usplus_0_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_cmac_usplus_0_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_cmac_usplus_0_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_cmac_usplus_0_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_cmac_usplus_0_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  cmac_usplus_0_cmac_usplus_0_tx_sync i_cmac_usplus_0_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({i_cmac_usplus_0_tx_sync_n_0,i_cmac_usplus_0_tx_sync_n_1,i_cmac_usplus_0_tx_sync_n_2,i_cmac_usplus_0_tx_sync_n_3,i_cmac_usplus_0_tx_sync_n_4,i_cmac_usplus_0_tx_sync_n_5,i_cmac_usplus_0_tx_sync_n_6,i_cmac_usplus_0_tx_sync_n_7,i_cmac_usplus_0_tx_sync_n_8,i_cmac_usplus_0_tx_sync_n_9,i_cmac_usplus_0_tx_sync_n_10,i_cmac_usplus_0_tx_sync_n_11,i_cmac_usplus_0_tx_sync_n_12,i_cmac_usplus_0_tx_sync_n_13,i_cmac_usplus_0_tx_sync_n_14,i_cmac_usplus_0_tx_sync_n_15,i_cmac_usplus_0_tx_sync_n_16,i_cmac_usplus_0_tx_sync_n_17,i_cmac_usplus_0_tx_sync_n_18,i_cmac_usplus_0_tx_sync_n_19,i_cmac_usplus_0_tx_sync_n_20,i_cmac_usplus_0_tx_sync_n_21,i_cmac_usplus_0_tx_sync_n_22,i_cmac_usplus_0_tx_sync_n_23,i_cmac_usplus_0_tx_sync_n_24,i_cmac_usplus_0_tx_sync_n_25,i_cmac_usplus_0_tx_sync_n_26,i_cmac_usplus_0_tx_sync_n_27,i_cmac_usplus_0_tx_sync_n_28,i_cmac_usplus_0_tx_sync_n_29,i_cmac_usplus_0_tx_sync_n_30,i_cmac_usplus_0_tx_sync_n_31,i_cmac_usplus_0_tx_sync_n_32,i_cmac_usplus_0_tx_sync_n_33,i_cmac_usplus_0_tx_sync_n_34,i_cmac_usplus_0_tx_sync_n_35,i_cmac_usplus_0_tx_sync_n_36,i_cmac_usplus_0_tx_sync_n_37,i_cmac_usplus_0_tx_sync_n_38,i_cmac_usplus_0_tx_sync_n_39,i_cmac_usplus_0_tx_sync_n_40,i_cmac_usplus_0_tx_sync_n_41,i_cmac_usplus_0_tx_sync_n_42,i_cmac_usplus_0_tx_sync_n_43,i_cmac_usplus_0_tx_sync_n_44,i_cmac_usplus_0_tx_sync_n_45,i_cmac_usplus_0_tx_sync_n_46,i_cmac_usplus_0_tx_sync_n_47,i_cmac_usplus_0_tx_sync_n_48,i_cmac_usplus_0_tx_sync_n_49,i_cmac_usplus_0_tx_sync_n_50,i_cmac_usplus_0_tx_sync_n_51,i_cmac_usplus_0_tx_sync_n_52,i_cmac_usplus_0_tx_sync_n_53,i_cmac_usplus_0_tx_sync_n_54,i_cmac_usplus_0_tx_sync_n_55,i_cmac_usplus_0_tx_sync_n_56,i_cmac_usplus_0_tx_sync_n_57,i_cmac_usplus_0_tx_sync_n_58,i_cmac_usplus_0_tx_sync_n_59,i_cmac_usplus_0_tx_sync_n_60,i_cmac_usplus_0_tx_sync_n_61,i_cmac_usplus_0_tx_sync_n_62,i_cmac_usplus_0_tx_sync_n_63,i_cmac_usplus_0_tx_sync_n_64,i_cmac_usplus_0_tx_sync_n_65,i_cmac_usplus_0_tx_sync_n_66,i_cmac_usplus_0_tx_sync_n_67,i_cmac_usplus_0_tx_sync_n_68,i_cmac_usplus_0_tx_sync_n_69,i_cmac_usplus_0_tx_sync_n_70,i_cmac_usplus_0_tx_sync_n_71,i_cmac_usplus_0_tx_sync_n_72,i_cmac_usplus_0_tx_sync_n_73,i_cmac_usplus_0_tx_sync_n_74,i_cmac_usplus_0_tx_sync_n_75,i_cmac_usplus_0_tx_sync_n_76,i_cmac_usplus_0_tx_sync_n_77,i_cmac_usplus_0_tx_sync_n_78,i_cmac_usplus_0_tx_sync_n_79,i_cmac_usplus_0_tx_sync_n_80,i_cmac_usplus_0_tx_sync_n_81,i_cmac_usplus_0_tx_sync_n_82,i_cmac_usplus_0_tx_sync_n_83,i_cmac_usplus_0_tx_sync_n_84,i_cmac_usplus_0_tx_sync_n_85,i_cmac_usplus_0_tx_sync_n_86,i_cmac_usplus_0_tx_sync_n_87,i_cmac_usplus_0_tx_sync_n_88,i_cmac_usplus_0_tx_sync_n_89,i_cmac_usplus_0_tx_sync_n_90,i_cmac_usplus_0_tx_sync_n_91,i_cmac_usplus_0_tx_sync_n_92,i_cmac_usplus_0_tx_sync_n_93,i_cmac_usplus_0_tx_sync_n_94,i_cmac_usplus_0_tx_sync_n_95,i_cmac_usplus_0_tx_sync_n_96,i_cmac_usplus_0_tx_sync_n_97,i_cmac_usplus_0_tx_sync_n_98,i_cmac_usplus_0_tx_sync_n_99,i_cmac_usplus_0_tx_sync_n_100,i_cmac_usplus_0_tx_sync_n_101,i_cmac_usplus_0_tx_sync_n_102,i_cmac_usplus_0_tx_sync_n_103,i_cmac_usplus_0_tx_sync_n_104,i_cmac_usplus_0_tx_sync_n_105,i_cmac_usplus_0_tx_sync_n_106,i_cmac_usplus_0_tx_sync_n_107,i_cmac_usplus_0_tx_sync_n_108,i_cmac_usplus_0_tx_sync_n_109,i_cmac_usplus_0_tx_sync_n_110,i_cmac_usplus_0_tx_sync_n_111,i_cmac_usplus_0_tx_sync_n_112,i_cmac_usplus_0_tx_sync_n_113,i_cmac_usplus_0_tx_sync_n_114,i_cmac_usplus_0_tx_sync_n_115,i_cmac_usplus_0_tx_sync_n_116,i_cmac_usplus_0_tx_sync_n_117,i_cmac_usplus_0_tx_sync_n_118,i_cmac_usplus_0_tx_sync_n_119,i_cmac_usplus_0_tx_sync_n_120,i_cmac_usplus_0_tx_sync_n_121,i_cmac_usplus_0_tx_sync_n_122,i_cmac_usplus_0_tx_sync_n_123,i_cmac_usplus_0_tx_sync_n_124,i_cmac_usplus_0_tx_sync_n_125,i_cmac_usplus_0_tx_sync_n_126,i_cmac_usplus_0_tx_sync_n_127,i_cmac_usplus_0_tx_sync_n_128,i_cmac_usplus_0_tx_sync_n_129,i_cmac_usplus_0_tx_sync_n_130,i_cmac_usplus_0_tx_sync_n_131,i_cmac_usplus_0_tx_sync_n_132,i_cmac_usplus_0_tx_sync_n_133,i_cmac_usplus_0_tx_sync_n_134,i_cmac_usplus_0_tx_sync_n_135,i_cmac_usplus_0_tx_sync_n_136,i_cmac_usplus_0_tx_sync_n_137,i_cmac_usplus_0_tx_sync_n_138,i_cmac_usplus_0_tx_sync_n_139,i_cmac_usplus_0_tx_sync_n_140,i_cmac_usplus_0_tx_sync_n_141,i_cmac_usplus_0_tx_sync_n_142,i_cmac_usplus_0_tx_sync_n_143,i_cmac_usplus_0_tx_sync_n_144,i_cmac_usplus_0_tx_sync_n_145,i_cmac_usplus_0_tx_sync_n_146,i_cmac_usplus_0_tx_sync_n_147,i_cmac_usplus_0_tx_sync_n_148,i_cmac_usplus_0_tx_sync_n_149,i_cmac_usplus_0_tx_sync_n_150,i_cmac_usplus_0_tx_sync_n_151,i_cmac_usplus_0_tx_sync_n_152,i_cmac_usplus_0_tx_sync_n_153,i_cmac_usplus_0_tx_sync_n_154,i_cmac_usplus_0_tx_sync_n_155,i_cmac_usplus_0_tx_sync_n_156,i_cmac_usplus_0_tx_sync_n_157,i_cmac_usplus_0_tx_sync_n_158,i_cmac_usplus_0_tx_sync_n_159,i_cmac_usplus_0_tx_sync_n_160,i_cmac_usplus_0_tx_sync_n_161,i_cmac_usplus_0_tx_sync_n_162,i_cmac_usplus_0_tx_sync_n_163,i_cmac_usplus_0_tx_sync_n_164,i_cmac_usplus_0_tx_sync_n_165,i_cmac_usplus_0_tx_sync_n_166,i_cmac_usplus_0_tx_sync_n_167,i_cmac_usplus_0_tx_sync_n_168,i_cmac_usplus_0_tx_sync_n_169,i_cmac_usplus_0_tx_sync_n_170,i_cmac_usplus_0_tx_sync_n_171,i_cmac_usplus_0_tx_sync_n_172,i_cmac_usplus_0_tx_sync_n_173,i_cmac_usplus_0_tx_sync_n_174,i_cmac_usplus_0_tx_sync_n_175,i_cmac_usplus_0_tx_sync_n_176,i_cmac_usplus_0_tx_sync_n_177,i_cmac_usplus_0_tx_sync_n_178,i_cmac_usplus_0_tx_sync_n_179,i_cmac_usplus_0_tx_sync_n_180,i_cmac_usplus_0_tx_sync_n_181,i_cmac_usplus_0_tx_sync_n_182,i_cmac_usplus_0_tx_sync_n_183,i_cmac_usplus_0_tx_sync_n_184,i_cmac_usplus_0_tx_sync_n_185,i_cmac_usplus_0_tx_sync_n_186,i_cmac_usplus_0_tx_sync_n_187,i_cmac_usplus_0_tx_sync_n_188,i_cmac_usplus_0_tx_sync_n_189,i_cmac_usplus_0_tx_sync_n_190,i_cmac_usplus_0_tx_sync_n_191,i_cmac_usplus_0_tx_sync_n_192,i_cmac_usplus_0_tx_sync_n_193,i_cmac_usplus_0_tx_sync_n_194,i_cmac_usplus_0_tx_sync_n_195,i_cmac_usplus_0_tx_sync_n_196,i_cmac_usplus_0_tx_sync_n_197,i_cmac_usplus_0_tx_sync_n_198,i_cmac_usplus_0_tx_sync_n_199,i_cmac_usplus_0_tx_sync_n_200,i_cmac_usplus_0_tx_sync_n_201,i_cmac_usplus_0_tx_sync_n_202,i_cmac_usplus_0_tx_sync_n_203,i_cmac_usplus_0_tx_sync_n_204,i_cmac_usplus_0_tx_sync_n_205,i_cmac_usplus_0_tx_sync_n_206,i_cmac_usplus_0_tx_sync_n_207,i_cmac_usplus_0_tx_sync_n_208,i_cmac_usplus_0_tx_sync_n_209,i_cmac_usplus_0_tx_sync_n_210,i_cmac_usplus_0_tx_sync_n_211,i_cmac_usplus_0_tx_sync_n_212,i_cmac_usplus_0_tx_sync_n_213,i_cmac_usplus_0_tx_sync_n_214,i_cmac_usplus_0_tx_sync_n_215,i_cmac_usplus_0_tx_sync_n_216,i_cmac_usplus_0_tx_sync_n_217,i_cmac_usplus_0_tx_sync_n_218,i_cmac_usplus_0_tx_sync_n_219,i_cmac_usplus_0_tx_sync_n_220,i_cmac_usplus_0_tx_sync_n_221,i_cmac_usplus_0_tx_sync_n_222,i_cmac_usplus_0_tx_sync_n_223,i_cmac_usplus_0_tx_sync_n_224,i_cmac_usplus_0_tx_sync_n_225,i_cmac_usplus_0_tx_sync_n_226,i_cmac_usplus_0_tx_sync_n_227,i_cmac_usplus_0_tx_sync_n_228,i_cmac_usplus_0_tx_sync_n_229,i_cmac_usplus_0_tx_sync_n_230,i_cmac_usplus_0_tx_sync_n_231,i_cmac_usplus_0_tx_sync_n_232,i_cmac_usplus_0_tx_sync_n_233,i_cmac_usplus_0_tx_sync_n_234,i_cmac_usplus_0_tx_sync_n_235,i_cmac_usplus_0_tx_sync_n_236,i_cmac_usplus_0_tx_sync_n_237,i_cmac_usplus_0_tx_sync_n_238,i_cmac_usplus_0_tx_sync_n_239,i_cmac_usplus_0_tx_sync_n_240,i_cmac_usplus_0_tx_sync_n_241,i_cmac_usplus_0_tx_sync_n_242,i_cmac_usplus_0_tx_sync_n_243,i_cmac_usplus_0_tx_sync_n_244,i_cmac_usplus_0_tx_sync_n_245,i_cmac_usplus_0_tx_sync_n_246,i_cmac_usplus_0_tx_sync_n_247,i_cmac_usplus_0_tx_sync_n_248,i_cmac_usplus_0_tx_sync_n_249,i_cmac_usplus_0_tx_sync_n_250,i_cmac_usplus_0_tx_sync_n_251,i_cmac_usplus_0_tx_sync_n_252,i_cmac_usplus_0_tx_sync_n_253,i_cmac_usplus_0_tx_sync_n_254,i_cmac_usplus_0_tx_sync_n_255}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 (gt_txusrclk2),
        .\ctrl1_in_d1_reg[55]_1 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .S(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .S(master_watchdog0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtwiz_reset" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll0lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll0lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[15]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_channel" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(gtrxreset_out_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(gtrxreset_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(gtrxreset_out_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(gtrxreset_out_reg_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_common" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_common
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(80),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(i_in_meta_reg),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll0lock_out),
        .O(rst_in0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module cmac_usplus_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
oxsKH4iRxYzeQxcdzG1196HCvTejesB1g5/1mciE+Sscs8YS1yvOwRGzYo6PELRZE0LhbUGpLyhT
5OqSFevWxQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Xy0bEXWK/el2GCo1bfdbQm2RH9t4Dgl2xSuzpjux9TxuBLi6fNS4eAg6klt6TjLrP1OM6AIO8qwa
qm9r1ONHE90nVDfWhljLrWO1DmQkfoGheFB+wV0Z+cj3mGAoHo+BsdVf6yCM2gdMmOcaOPXtmTv2
WgTf7O7VhkRP6F7sGWU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G1LMra3Y822C5LBEuvy9THf25pzn31cw73IvfC+DxLXXlSkfA4bq061GEq+xzPXB77g2oRfokCRK
7N1XHbLnNfLrYtsLzXitJ2IWLNDKP7ue3OeNQzDnulWk52hnlZ94uL8LRVcryMwdRj7q+fd4hmD+
BgsTwJKU9XzcyiM3/Nb6hvkUfsjMPO6LVyboqLz1M3/OQJjejdO53WNV+PIu2Tg9qyJI4nP2itr4
RqFw0K66CNnFnLo7dNoglnChbEq6dA2R//7J1aiaNP5XQzpez1vkKzGLRJuFc8HQWtRSbEA4E0F9
jv8OLH5bgxcAu8BLSLVaU/KmgdvWpoNoK3Ryyw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UgdEhQnaXmB9AwFp0+I4XhzZiC6TG4hSgwikTseV8Vs56k/0CdwD0G+F7b0E1e/ea8IwKx08Ozcj
Ael6hLD79Ddz3nWB8tZiLsRcr8Jqzsp8zaC1qxc6j1eaPHizIrLb7ZXwut9OHcfG+28/fwPzoknO
uleTtla3xwkkks6N7pOYoXQdiJsvcADH7QGAd7mPJ8uHxYnPwDcWikdZ/+LYQdp1BCIbC48dP9sS
biz5qvmzXmUA9fFYidJ7sVDixgrZBE3hXkoWGVMmqTKydhJi+/ogSo97CN6khdVdXeTPNGCea7yb
NVN2B0++RrrD+anKUws+qheUUMvNu1h9zrW8sA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HtGAdjOac8QBqfrLRI5g0tHryitk2ZRCMukTge7QUatxlN2pVUTcpBvhET3RDwmy37gAy4yxocCc
wqzKsIhYke1HpwdNjPHITVP+LfJ2LKhw/I1nur5KdEMWURLQ2cGHfkVkJcYJhXuEl6q3Mrwytlo5
kWLEewO00X60e8bB8+s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I6SFuP/Ubghr25g7imSA68adwUxk9pK7aGithb+LLux/i6cKR+MJVWjwpVQvxm8wdaOcMZ0sJC6x
rDOEuIcRInUsLgd8ecUk7MiFh0eZbGqpnda1gRNV1J9ITLsr9azHrr6vxGCbrzmQ9P2nepW6NIc7
6eNvUHIT1Kw4B0PiUYNhXTh15WAxYGKKgU7jU34noTBjFqUPyIWQars6wkMvyJV2k4opAaWhBip2
aFiJqh47Upq0Xo+A7idnq4TT/g3v3H3BI+hRM2b3F03OGmjbv0L54eLdyN6Wp/DhHji44Jka/kEK
1y8RDUZ9RBAatD4C2jZ1ubNSeAkVUvut8XksUg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o3PKVoNgapO3TIy0mVembR0iHlLm5TG8WTQIKQkmwT6mWxlk69Lun62HGp/A2Pco0bRX+ItL+4NH
/BL5KJJV65JDMpyrc2xkU7W/1RMgTjK+DvpYVIvZyVFOlNWo0VTE3QwJzmF1LzCPvnnjV4Z9LM0w
6KgDar/w8cy6mUsk3NNsdtynw8tF47io4/ssfTN/mzLfW0g4vljXTQcWMCYvYjpDpG0MVccpZQRb
UuC1ZpnFn7ydJUpN+XwIQBqxY0qeDfQUMV2wrGIpmn3Xuv3Wd9Z+kVlD9kPctgHU0O8udWSp+DbU
G2zYVRA/6w1yrmqcisZsAkC/Fem0ROWjQK68Kw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oSYseKCHJui/1c7N+At8buYiz/jiuIZd5Zr/4aIx2J0lmZTodGb97EzcdsfYZYFn8cMFJnIsj88I
hR/hcJYc8GSEuLUXCewyN9pYOaU9gRNk/zprl5pm7qyYaVtTaaIOp6GqWYX/DRo4ovAutQCoaash
5GfA2FayEUujVznluUoUTrBrAJRaElrp9t5wr5nSdRFTCCoWJbLtISfQUv7LzZ5Of+xEdvKK1Jlf
YEFABinaXCLyoo82YUy/fIt+VWnaqdFus9Hh6XLxNcT2s8ym+9mmCwBzUh4OQWtjvifXUuOOOdmw
IFj1K+1493vUi0QkqDeBCcxY4yIJXDR+LWAmfg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UVk6oHy7z6LYj33VRevTMIIcV5iAjFQwatjvSHdwPGsW+wp7UHUGA/34ofc+iVM4EAnh79VkQG18
qJbiIDt1L8EikM4nuZOAgf6/Lc6NibsaNrTU4xL6tvzF2S8z+iXbcu8uug8AkGq0Jhw1Vrfe7fH+
BgQjggeIYo9CTfIn0xeCP3EVZD8CyzoywHxQubhCKTRHhUYPZPqh4PEc3aqhxdewFUbonkcpxXhF
TkN/lMsMmFfJdTrW1/SPDeoBNLEquziYu3rqFSNyQU+g+h1QC12qoMta/OaVG9hzY1lNXoPGqnBn
jlzJlzhkHbiz9PtGqr4T2gJQZ9ZtkvLv8dI/gQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
gQmf14ndP4MH8YamNgb0ZYaWAI2vvA0lcAMZcxhKZtZjmSMo1zNp+U45VW77MMe1dRSTide+a25G
bV8Z4aplS9MmnVywxm1MsyePH9ERJDocx+GFhADgprbbL2Lfq8lnbN1AKmqVhC3YvjbcPOB1+qz0
bWuHfsnTs/clw7nwMiAm9l4+tBWQ5m6oK10ioJiN/tIQ+gZY2OJ00Twnu5ifZk3uUEmIUZtjNMuU
53cEIt0/hVC8JjJQQaXWAqtUeAZ4Wa4psySFpEHlfDZjQ7rxxvGTeHpLl+CtergjoR4JZZkraW98
NEd/o2wnoIFV817Touo46+X8f2Y7iTgIDeA1uQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
wh8xWiKAaIN6s3QAlLBJhU5TytaGzCx4UfrGPQSZBwnz3qS05B60SeK5jVMQ33RYlYgHgCn2jDqK
Ys+DfeM37vKCdQu6mCLg66jOnsl7B+ZErWeMaQJpX9KRxe4m4GSV7bKaf4PhFdqLfWA8WH8ofNSc
2SwtfR7kG8hWvHtq30e9yTYIftqLZww9/Jex06Ek3JCVlXFJQu35uhgbn0duPyBpC6JBNP5Lp05r
Wn4Cpk31x9mvKBF4fqzBwic/71rxTbj9V9FQbrcviV0YkqQr2ZAWIpDbLOHbagaW41WvBaJTu4TG
D/0a2k5DqtCaGOQyDOamK3rN0L6M0Bitvhvnpg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 209104)
`pragma protect data_block
8PNhTi7Rd0NsPaRtnuOuM8FUgCoFIXmdtaCmJQRiCrig8tSSPH+vuq4AWme8J9cZMyJBJFxfuppW
euq2vvbOq5Itija+Fh9V0qjNVs1Pq0a5jO81LLxv6XBgjVFkHe2lLLTr4u+GsitKL4KgLOl7aZVk
II/AMKYOJUea7Mu0mjffDiWppyNjX1Q1Om3PQ5d/uruJNZOru0TN24I0mesH75Q/3BRCu1f8Rf0G
ULljcaVe9ph1KEoxOiQkK6DGwPF3YcssmIzdYvYddN1fewiQCROMQR5o3f0MCIlK4AcYLRB9Sprt
CeDHwPwJQfFldd20kIo4wmWMXFdt4NntlS/J0n0Fa7j9zxA46cfGovfXLbC5PeG+DzJWdls26e2B
gFsp7mW9plbbuSe8taW8+ZRTSO5bFcZoomLb13xKQrLCHOphpyFF0KQ5a98OV3+oNiFRic8wrNwF
hHIvVqLjKb21raxUd2M+jNyqnkUMYCBAkCO0Z503pQvt1Q3MflT5KsYZvBHPXVd0ieOfyYb2CWsb
5TwK9XeJ3N9WM5lgrxPhTv7vHwzr83SxUoZQgOT7ktKqfSwsup0cBZC+/ing4zTsnxZDBYEb6G/B
ps0n19Jocjgm1qL0WQlkoBD3QFQ9493YaR8eUHteYkhr5DykOwmx0P7B5Ao6aPuEDez8ypLfZypf
kxPasiLkk7TxiIKAli9GkWp3dn1SCLfaj8K8Gpfk2WUe1HDw7TQP9L0kaVbkztAdFowkxjb9/vkv
dItgT7eojsVA9GsyqUvdkT5fp3/0O4r+PHP4Jq/RYCdsvUDRNsDnF0jEbFvqGKoz/qxXwQtex/x0
1FLL2xf5D85OI8d1/mwDrmrlHf/RLLMk1m2URXrFXQSQjWEX4hwqiJMMaMbBizaYhoa24pbV1Mol
At/op9Ex6nKH4Cj5HRXe2QsQz8cmMgpu1+fs38wG3c4elM3vw52cA5iMnRdbnxPzOhrXZUoLeuPs
3x8ng3iu9PKXno5gpxmBEnDQ5odmlShfnUKBLbTZ+MSWHd2BrEkL9Ovl8cLpq1SqJD/gH/zuYso6
6Y/Ur4KfPo+D0cU61lja4rXUic2Yp+IVUTTNrjhpkyqkoltWtWET+4B/bDXEffblWjEQhgMsA4jK
sZTWNQmzfnDEJ8QasCMexZ5aQzTs6LYWCpZCeWupApzzzNUNnGhKsxSuAr5B9Lk9x1Hngk/cadJy
08QeMP2QoT4wI+63hTI4SHyjqvQZqEPoxflWIkn7pNMUz/mFu2cS7SPjokaQQyVd3VZtbsMotfvC
IDFuyvhLT/4QFlVGLA6MC4g7R2Lzae2rDCm7WeJnAqUrz3WS7Dk9R0UFjoyzx8pDB4nwKkuyeQOU
fKWK8HmlTk4KY5s/VMnWx4AUqU1AwQfi3rypjNYGc2utDZOaN7upuDITPyGl/6B845TM0UCHnawz
b3Qz7NWyGzDm00IUS/7h6yt89dpOix0vxdxafFNMJlsn/ZO0EwV04kSPTlwBXUwT9KqAHqoI2XMp
Yq5tq7kvkYUTuY1Yp9lQ+yuh1RRTo0dimOn0WTUzVOaIQITI5sK7slNQoopqe31ZCXZ+Dg+9kz2H
g6P0N9aWZlaqMe/dh9hX8CfuQ3k+gZNw3yjZbhEiQ5051Hbty1YGyD242Mtbx6BXDcPrXzZEZsdi
tpySELPKtLLqX+fd94Bxtylb0E/1JuF8bmS3cmsch6mZLpTplQIFqyDm1gb78oddY69PCJYSbada
v9cQwsKiNNwZbZczJ9SYmKiBS6gA/LcgRcXaE8GDRRpoQUQueHOQEpyXcdM4GIQde6nDLaf32V6C
v/GDFdbk2zcF/C223pEMivWKXKpjmATDDkb3z8fEuMceCBWMpdBl1PZbbreXkr0Q3Q43BjZYczYG
8XkbcdtcpYNDHWROZFJzP6f7ogYzMciSWRHopvGm43r7STlL7IAxWUWX2MBiPMO3HWDjlox4Cm9c
9qPFIRGIpTStIzGCE9AmupuwgmrcS5weURVNdfpjALZq5BUmJSLzkyJ94uyc7AeHdVkEnzLtVnjV
PoiRaaFwCzv3TWRfASAVUB0YNQC/YrPeVlDAqhA4P4zFdFyb3FAPLyhr0oDzt1nmMucuWxgNb4jP
T2YtwH3EX4YX5UpUVp0KUkXqQFtZcjT/o7K4uhd1EMFNTieO0mUrCuFGS3OjBTb5aeBR+KNQn/Ce
rwq86QuWyV9o8O5sF28OrbqVl80TtQi8asUzUwDNNvr2zb00OJCdVfDJ/w/MOY5ZlS2/1txbSTWB
UHjZpxIErhUQxxvxNoRVevKHYAeavRXqxpB81+GDTdE9hUl5CTKy8qxWqBXA0pG8+YJzak2qXZwr
nc55zHRJ/hSuA6+vHxdnw/8jwbwDs3QKMu3ACgkEycG1PduBjoeMZHPYfaJ2BE8xqNth8rPDu5l8
1qf2o7gtEF/08iK7Ld++VfCtlYz7NYEXvjnJ4I6PpkAZzwaB0Iwjbc2gZwMv0oGz4b1Q7QDLNpH7
qr+E1cV64bhj+m3H49mVL+PvU4CCSNA7O/yel7WXOcwpoF3smQ8ycCgZEn7j/idgWsUKxOxl4Z3D
47ihrMBS+itAk5lEaSRJJ0y4MIE2N1ap1UFoikEmaFtXHuXkucxF2JmcSVeKBCZQf7mRgyMdcjjV
j/nRAYKkJpKNDuPXApZ4j+A9efUKqNqM7yCPGhO/Zu7FRDB3xnNMRs3XlmHIyvV/e6PKFX3S/e8x
JRLcxuuOQou77k+M34Bj+OLf8x4LuY/vy2yyhVH25sJslGFLSPCl4Y9kyPQHJ4lQEsvK6WU6RmS1
f2rgSD74tr8ymL/iDnFGkSzFwYtU9yd6DAJLdnJl9BI/8zxXw7KqUxLOzW9zGuEJnIfXuxvx5fiy
aaK4qKmBnS58SScZMzVxXMbSyOYMJxe0n/eh3TP5NppsXXWCUfsnHBmDVe30Qi6ZgZ1q4GyIdnSb
pj+vmbSgngAktKL/ajGql3Kz++uPQRK3SeEXe5q3XAhsMpbPLR2qC11+aV/AW8qhYWCFDr411xR4
wWDFxJcSK/D/SxlVX4hnqvMYOZhhVN0e6MCehOiemidOLTHSqaVmzruXU/ggvRPrBuiTlTqQOkcM
bx2E0PDWaH9hkiPgXy3EbPogJaFVxZ1pRkBbVz2CGnZ3Ge3uvoGy7AcabGbPopFWIpzMTqNHvB2M
HEdlJ9C9o05nmrL+cZTix0j9XvQRUrajJ68OElXgQkWrzMlu7G/MiIVEwFJ+RD7iZsVILpSLyjs2
ZE+i2JxVUQ3ff6sPcnKFsH8ECPDszRgCjWeg1HKwEiVu8ZddVLAEnlhJFW3X4HEU4JU8+9KCXM3o
TOTD1NHMjcPvo6qvPLF95KsZftQSvw8/UYasaFYdvo7PRz7pkJ4pNoyi/dcVltBaKLkWlwczqmFJ
NL5wmvk6qH5PdrBt0++2od8bjUhcIaGMFL0K5z1iHw/68Qs+5ewVOHiBobMTNkBLsMIiq0UHLhrb
s8ULB5D9epUPok4BVhhNaBzsXS3MUNCvps980a7Hi2HfQiugA6oHBAfZL/3UmXZPW6ooZzY0M06j
lTCxU5W37IHcF0mVQAM6c5/JxdC8KvnbJ3HcKxQIdceMTgCqChMUl/aIId3aBycaRO+QvT1MC3W0
RuDLjpH/QnWIJVlfUXj5+DSahDj8z+n8VinqG/Kh5kwAif+V4FOUScnMDl8eH2nODEiQ6VICDX0M
Hd7o9/T26FkJnkDD2UKKg7sSNj0dYOwJgt8BmCzjmB3KOqioaCV8qFIC6g8gtbQ8huKn/tG1oxgD
z3lJZqRXdkaaI07PnXVrMb4IyeBZPBvarLfwaFd7fcwCAuTLU1RMBXyT2/UGcN7vPQ9rzajccZ+U
q+DwBYyihzzyHb/qraUTa4Gy+/CwgSK/8QtnrWIULgxpMnuohqomMICQGikvGJS8kd3OrBQlZqGx
CFPSCevcBVOlTt/7p5jHe1CcU+KzQZ8nsGdDkkRqM5AwDlAjk8Qiq2tHe7ADPntz/ng9NmohtPuT
g8KOTx+6luifkkRcDMSAHO6aOZMRgeCZjig9t+5PzsgkXviD2XO/u11rjT+Gb46sTd2Gl1+uEyCe
CdGaaJCTN4CbmIXDxAmJpYfQKhckkOETVOZIRSSdAxXqe9/F+lGkJZr98i0vjLXNLdzZBFgI4gu3
0zo0PmGETF+3CdkqPzL+6CdiC7lWD76A/jlMMOKb0afMvpC7q4zcQioyMnPNP8bMbVp4fKgi9BpI
a6ueQ8E7OcV0HRbNJRrZcIX4t5YpaMjvc5puSJo/yFqUdx/EnDoq6h9FT+dxDywonofEPIUnZe6b
hUMhYD8xe/Q3g9edbYtrOjk/OA17UBYFQl95bH/k7YuPzW/04t51Xm4uzqsogImWN9FOzHMcJtTl
ZWvCF8ByQvGHd42gxbsNV6p0ALNyFeQzsUwQ84RqRHL1E8xmSqsbpiJA4CTY9FKr4OalQ5IE2t3q
xS37NFXpJ5Tb2QT5cxKvJtcAypihch91hCdKLl9TeX0OIEPW2yUDyT5BMyrVzMw5pqfKVtOOPdYW
iwyKU8WHG+LJkKbY/RDXtOggc79tO/1pC0ejNv0BoGyUEn8eNS8f4/+J6EAy3fhU34kMaGH0iY8+
o1RvODnBs3tW9BvY4u4l5MiTRrNEm2lUP9Kh5UB9+aSjpWm233whEASVrMfZeIlZoRGX0tLj5ufi
sX+SnvFM+KIo2rJyRXug/l2yNUA9Th/Dri3O2L9QfQlMsIj0aTPzE9nFwCmlek+AgUCHojlNCbgG
unkcxizuB3I5Qhg6gFZuAHxH8lXl4jtYM78uCvAdPN0v2pfw5V4/oKA1bUR9YhMQiMKgXKU2bCsc
z/LrY6UZPjpmpfHfpquRS7yd4/FOIR+4vpIziUWLM8N42LBN9HICSRc2XxDRsN33M0eyN7O4E2pW
cVldkveBqitj2vAKZOaS+0ORXfSkxEjkZaoD8jIgdhamLeMD0HXwomVwRCOpwUNeEinNW2cC1pHo
GXiMXcvn5HrIB/fWtLuEAzneCwP9HZ8LzNmawSutgYd/dIDIJXuDGy460P6IHfnRHvJrta69NrLA
qQGumodIYMKdNrTtEMX2ogKqMW02soYVzxfdK7b/7Lsz9Dg0EelQnVfXcSRDA6O4hg2AD6yTB0TY
FsOiBUneAtvi2T8XdCSFmnsrhMvr0tlNgc7Jfjm9/7zQRYBFX8QoD8RbVQ803xvFwvSzCWNFCTBj
3WhO7tBnJWvkvDCaUUSNC+tZP/q/lsyTc+e+6iPEQXGrFbJ2n74gA9Uj42W8zNt+H/CP7a2p2abj
4+b63qtBLJycDLjeA3mn/L7VddVZvp1OZCeTUTSlFjwBaTmdRovZTWVxUyE+eA7265fKeGAvy6sj
avA9Zw8lgFQQyGWg9imS/IS+6nW9rXxoN9oU6aY9DR7FpfNpDfIbShoDfiuFGVhD5vOWJeIPqTqd
y/WxHVzhtiUaLBRs+VF0RImeZZavR/vSlnjokOeo2AMKsslo1pBxbVYyWMhKsgqiLG5enLlhlcUr
YsqWzCrDeiRXm5+eHUiOj7eYKbV4/ttCw3fXDPEEzQO9DkYfw58RRBPPAzrZLamlOAOk+bOYiM9q
0+UQ1OB4jAbObnH5Vj6ilde9DxdX6s9ecbI5zHCbB9bS0CsHVB9zef/gDODx5n5sqHyK39m1uc4/
DEl0Sy6jbWSrZhAt5cykMi45WBJZCchxYIHEAIYZBArfbH+vm6jxpln4w+mEu+b09/gaGJ2YP9B2
OXKSiynZZaN4Udo0AQGwic4BnzGwy/bIDg3ivt9Xt9sG0EqAQiUSsKwPmEMOqVLQPOSCl7xRZdjX
zhOurXxecNMWh//bWlI0IA/9l5UV1e/fNFaIZM19gisPt1Eh+0z1sEYmSqTCRNOYIMbW3AlMq9qS
nvuKo9tlZ19AHXZ/H0sV5WBuKmHIOjYEjQcraQG4QUsiJACLsWUec99wfwnQ2WvK8FdC5zQNetHM
pJBmYf+AYO+oM6gAWvletUi66PT0oAFQos2+6kA+nsLRg5wwWE5YmhewxSF77R4VnkSxQg5aRH6n
02cuftolv2fKN2XI+sW2HNX3HOaaUAhmGXBoCAR0PtQUgMFxX0YKKYFx3pqc7++Fg2T8A0aFFDUS
4DedsadpyCIR9xEkSGxE7R6AKrndWm5XUsIErjXXZpjQVyp7UNuOiVzVRR2Akpguaer2oWsszpxQ
BJqOCeaKhOH7Om0WRzmv7S/hIZW7vKvEbFvTtxDEOdWuRpQVSGqZqZdiUAyORNdgnvIw2+NA5yuZ
ppEmR3P4N1xOXXJv7EIZIg218f1MvLXoyXGId/rYztc6J+BXuc55i1/1y/RcROPf4eO6S+c7okUd
jhKUGVBtdfJotmLXRk9DQfFtEWoT7VdpeNPBakkakeA/o8nSzVWrv3EDrCjf4WQtizDRKgftSBjY
QfoLx/uU496+h460Dkam+nNGCyeXciyhO+reV/UpNJbGbLeYslb8Ywrnh91E7/CxBJefAxuLoZPX
/ZNYrVKkg6S90s4VFpyr8HALBmapPI5weyU745XilEdTPBlJurqoalig95m/m1d3rJkL0liT5KBi
uR9mDKTbhM+CE7AtzqtBlcIwRT5YTHMuukcQTxDT4eMnWUPnPZI7K3AesUGL+ytrhSwi/k3dLma+
YFXiTYC3CWL77rFoPXQOGVpQArERvDPYOxkljstj46LTuDZSVMZ1BJMFusfuFkic3uLqBXy45TSM
pXOzxpxbc79nNqFOPbiaCgj2QkdF5ZzKO9aYgikga0jDbjWZ6I08yGbcyCryGghlnthmzhoksW6d
gJg5VuEnZVMFY2cNnKgbPCA9dSn5WqEg9tityXoMgoYeiicZTlTqprZCvkSJPMeSqrleolaMU0PY
w5bkb91RQbfYWZUa89fyQPb3AvTNbF0Fh6rzv1LZuhsc1iNlMbac/rnBfPMnzkCM2WAW5TiPk5G5
Q6by9nzQ8Dd0hVn17ywTqUPynCjkL7xa+jNmLzQry68rtYmx6m/VkfBf5NUldkUD/hBR7c8ePK3j
l4m3zKnyWMOePRIiA9l4TOULmBdoLUC6jQO0vevxKqoiMHq0y2Vh18QG7GlosnK1ev+vg9lAfYkk
2w8bv3BmG6jLPV3TyqJr0bBMQCY8W+DfMyfZwwLllBPrxc0tJTYm+Cf+iHf7RCztCOqoPo2JTraz
6V1A1kDR+z3RkhOzwyTVfsw40MmynGeovnNm3skym9Xm9i+sKqBnXQZk/M1fN5ikOdXo27y4DnjM
+T5KX1v/nTvres0ILJc52hxFNjslwKz3zX4J0YB0qWqeLuj5C9Hlbov5S3EIZul+IFRYpKPxZbKE
DVwIaK2I+npPJEtmzs87q2/COYU6D8rAJ1NBnwE7wMaotRumtFB3zjxh+syi+VFIo62aPoEQs4Aq
Te83yzs4N08RFGZ5iJTpr7M+fQgsg4i0opVR+BuJ2BBm7ZLfoNibWfIDGtPuvoR98G3DKlgeIPls
Ul3fshLjiS9grV8hPs3QtvFIvuNEpa1uc9N/G+oU1EngGIs8WJCcMX1PceA93ErSkKu8+pNed+dH
K5hZAnbIT8jkLhCMQnWTP1sQgO6jjmf0V9TfWMQYVDLLvqZty4HnAIOwmkNCq/tsrZS+Jm7iuEkI
aMPtUeFTDcKBMOLJCVYtssTGDMZaVB/jB4SIR7o6sTPGLH4FsZWbqw2d8+rNAkSNBjeXk4tp9jH7
lp8J10hm4/A7yEATG5En8AJDKvmgE8aseESMa0O7cX+JuqdWAItJXxVHkF/3a3wktKDnzThLnutf
kHEgkeNEw6Meq/Je7XoZjrZCBbDju7CnABxGMQWT4+KJ3n9d0LHROA0h6KIAkBVI8rEVcgYbKwWM
+zStq5xVZoCJ2VTFwFVI6LKId0ZVrtmnlroKx2DynZ/xpnJWre4gY60pFdxELYQorofJ5ihgDRMt
Uqh2SRjzafU0DbQ0/Iw/q3H4vQTYvLqsrxPLyeXPS/jpjy44AyEVWBqtfQ5Y/hGobQDmEwFUvdMI
WaRCYZ44bTs9/hdtY6MAjH5WYkXOqKPxN2dWCHKQHUMmUShuW2VJ1YRUOa9XjTp8k1fT048XKWIQ
D3rp7AEb/q5fgjfaNS9tPyNLdMjl+CDmne78GV/0S3xGOdFKQkTAMnz3+nJsuG/PajDr0ugQH9i6
0E3O15rGXPAIQYw3DoylP+gDo3o7Nm6RYNQ7k8pOzsS20KmzPPnX//VOq8rtDdhQdX9uXBpITMz0
9GzXFbFwlY7W9wS72kICv08Sa/j+YtJqVIJYWOlU0q0QweRu7o4mcEqLR5FpoGpgbJF9metGo4bH
+4moc/diUgpwbsifw7u6HY031dqqeGWSxay6p+bHLU+gwKDWoGaYNQ/3bjCJzDhQSa8CwMohas6a
9UijiZZNxv879fge+qPB4Ue7KcRBpuAhL1p2k66PcG+oq5PtO0PkqyFcIVrnax8hZXUuxHmaT53/
LwAH+IhyN+XSKD19zih5yJUiKlBZmr8OMqi+Vi9V82rL9OuJd0B7X643RXM1AsmLIFRIS1QoiIt3
AH733Gx6lvSlhFOVj6ZPns8508+Sw7m8386PBQIxHgUIqycJKoZ0NGGsoha813coZz+KLaXb5AaK
mm7WFCtS7yBnR2AKCk+VdJfTRQu8rByvCOL5hMj0NY/DTMhqcgz7Qbtn1Fydpaghx3eKzNbvNdNP
m5POq6hr1HyjDG/dK6qadxVbLD23h/CL6B5yJM8R0uTl7XNbf5YOEx+C9Og9w4onYpte2JuFsajB
vX4j98q7R7REcbARmSb/LaC5Pdc/AsYvW6K2FmZaQlx9AwUyGdq8aTQV5++M3TD4z/yyeHTmK6BF
vSOx63DV7fwnNT/ocPwk4UTokb9KSJOCLMXtlcfDALVlszmTyF093BXl3FTtRlDpx7KqVrAwZPoY
JTervJ5wz4Z4lvKK4DkLq9adDQI7FoECEGe7I33sqiMrMuMewq2Jkhf++XbetYytGpfTH0Dnykr9
a1KCGKkxnXeuAWD2UO27bKzWKJGP3Oez//ogZvwkyho1ooRyaV+22wL7D+PTeYF0dpIcejUN17fR
/sszslTrKJewc5w+xpczOeDJw0ixl9ii/42s5px+ojMeEzDo53xEBSE+KklIPwowHk8SQ35P1I4A
cIZYfOfZ9o5vgPoj9dZOqvjJRReLTxx6mNqKKqdYDeEBhr0RTT96nd2msK7CyR+eUKBMtpRUiie4
cf8B1yt4djXBVNvoUkQ0Kvbw3/jF59c0faCjKG1sCneZ3jQCV9HsotmFfxk5wEBVWgbAIueVTIY6
O02ydqKjyiiOQx7UWIrtquLwPvQr3iXBzvla8e/axIVNFjvFoUcIeBIVvFHwqzCvbD2hFZc4EjAL
MVtY1ayLjiY7Unqiv0yUvbMVwVqUJ8eFJrzNUV9W/i+wZ3/ImQ8Ziu9hqpfUZf4Kbye0U1l2g/CI
aInoi/FGsa/w989OAvq1XFtcj9Ox9Sz2C3xZRjWAfiSk34/Qxbfr9UOPDYxfl+wvxFTxxQHfIcAZ
tbR8TzhPloFndSdXV7lp84KVkYH91uINOPw17PzEtt9dbf84dpUrTSqa1J6Q4jbk4R2tAvzgp1qV
iuIBs3aveDlOwfvh6gCCLqClXl+NDoWaV3xvbq+7/YveMUDX2bZo8TW/NCrThrU+8+4Io2Jz+Nn/
zaWowCkbh3hpX4+hdKqEKsoXxdTDHZQoGL22ssdDHGjzkzkqBae1YP2jMkgCoYP3P/hyy5rLGZeY
qUump/rEhnhHIz5udnXogps5F7MXQb2AlWDwRI+I59Xbqa24DV+fpX0ClbwadwW18ipTVxDQrAm5
fxgP49mdd6I4OJm21FXGSVBgEsSjHqLTSD7ckB8IbPJkE6jyQTEf3mat9MKPkzc7gMT722lCFfqC
7WdYPAclKh8sk5sXvj21JIpgtTIkZbOZK3GDLZj+0AflFjx38wgRrkGlDRR0QrkDvr/xkkSAXNvu
JHP5dHuIC6byPCg8PR+xrlXQO58lgLTh8zKhLQpN52uBtM2ZsyeSsiOaY0m+LQFSUmK/pbQAfaOj
yyZUNifU9bH1xkzapw3xRqmGuVNA/1X+rHUvr34tq4NGxFTe2dSAK4rg4fXAtE2wJ4MIN06memY3
bTv651YqsXbRMnQ933ArnMO8zwQfNlVIV6qOUx65d5CJfycHjj0hhfQs9IBVEDCjA/hkXo9bt1bg
VAZOJP4L8DgY1y7S21DLG3s5zEH6QjooNuHU7SmQcexqibVGl8EnlrQqT/823p7nL7CJfQcQWDog
TwaNNmsH+TQcLy+aDn0PhdDiN83sEvkWslW2tAszzbRty2XiJBgmEqZelSK9tqsIxSDR4xcQ7/Lw
535D7+taeLtzF6ofxIWXNYBT8OVCliBDLe+QoYlNjVPXG33tHvPxgvRn+smlKsZKkU4gseFIMU6z
JGnNAnWC9KpspaNC+fh1HocI7hAuouxyxwHe1Fp13FX6L3ySxnHDW6qbUyvnz2hdEmcVDY5J6Kcz
g/CkbK/nuGyzNGbwCKynJBPPjQ+e9DBEpLhL2McDJZOyTCNqr4GfY/XwUc7H98x6dg/iOjVgkcag
VwG8LOuUBwZbN6B4aTH6ts/eBGAhEuoHDWlzGQMWuNcZ941W0GvJOy7h3T07l1RX5o31gTnSfzYs
xSywSf1hzL86LG7kP7V3XKT75Hv1E6dIoeHRURmSljnc0WWTR1n6oB0WM6SDh0+bSPJlvTK4Rpxc
CGmysXQYdv2P5En+YbnblZc9qk+BdoRqPnzK/wlspn+FyDkhIAT8wqK3ISJYmBwFZLfpELNq5NuO
SyavG08QhMZpgCKca99U7qYh+EmyTCcsh6w207cWl2ZNQ8m5F7JLrkAb3gxARssWWaYM5aUrsQY3
3PW6gDdg/HmVad8LWakDh6KQCnpaU4OZHDk1jCgwK9y2tKnXmIKPM+DKALThVM6YpkrrW/q8Xzmc
z7UcjopXkOwxDzSV6okTT7ncjZGb2YDXNW5KTcr21osEYwKVcEO8jRd/SmO+nDljq2FUvdfxnxSW
k5Afo90xjij3p++IMAgsdVdR2uaOVq8vUtHjcWN+0Jz6OvCNwxNS5A88qJBIxf8vTD6qdgrtlKgL
DRqQLOtqNGlHy2hQKkJ3Q0D9vQXF97eRuXubKlrRt/6VLocUnFboXmwimeCNZWScGaN0qjK4Sk3i
W0s5aZfs+Ez+nLmpssbuyNU+Nmeo3xyONhvbA+zkM96dsOYeZR71nFu6rfp/+41ASQhzYw8mQSQ9
/z5a/GNSyg4I2EpIip/YdB9J8/53OC0UgniNtqWQR5g705Tr1D1BokSHDAky88gunUWXvELOD/xn
K4OlEmJ1FzMhg7fAG5HvaqvaWN/Hk5jh5xksgDdPz44Zk7LkXDi/qCzfP6vJlULLv+kzUyiJAxj0
QyIJbbf9o0rUNfa9j4Fv8BoLoy2t+joWZVNOfft7ZoVjAU16nflPu4dq956O7KiMmnie6Ebok4um
fFSvbM2CUpTW4PC0z6Hc/aPMPOWJSC0/ZI/TKDOr2bThoqyI8t1ajXuzjnxlxTzpdplsyVKrL6gm
GHHsz0HJj5juARXJ8qeYnRdnV/T26A5xnZoBKW+HH7LjFcVv1dcpjRvAaS8+IxRumTILNL+o+a8F
qKhqludcWqKP2PyXqq5l4S5Ia5/nef4LNdY21tisHiGJdxEnis0JTTP1H/EupRd5b8j7eah0VvUQ
/JyRhcd1KtK4EbD0zC4PQlev4/UPEpgVs/YkP9bIYgukQaTfTV9AiRx0qSyMoMxKrFWUfDmvqi+w
j0F4GfJclvn5vo58KTd6d7iNr9sIl58KKeXZEa8VFIskfj8WE+I7oMr4vnsRmiShPn/m1OnV5Bf2
VNVov+FOrF9GE8Sy7WpBHBxJHzsksfVGNFLo1aX9m7wWFDNFDc8TwEI8HqPR9hpBHKyG3zpaj0j1
kCroYit02C7mdJVrpgIvBSIGivL60Kt9vAsTi9YNqb/uqs762CgZfgtOGntd3lNzLzlv+6RfHbTV
czsz7aSgGYmnVVvQTw7EzqCvfDieQaujTiDtAmRcogCgKuq269hNwQCxdjshLouBR/Lqic1HpP63
ehPmvNgNVm1ctEKf1UPNcCakvTSme4iSxEbRa3bPdcBaCjbMQmhMeFLMCkkCk3m1w/H16rR+a+U5
DX0QGc6/oHFPBQLbDG5GGBnkHBvw5mefBRb4WIS1es1zRBN40K2u4snJkzF9t1ueN+Po8qvdcOSi
h58egffqckouKsdpeQbpRmk3lgOGjAjcWqjGEXVtOayRZT3PjhKJyme/kjxGGTektNuBarMdWVeu
XXlH6zr9VGBa64IpQZS/9mau+1U/DRKRbIUMSoqdXJ/kEiVb/YGEeq4TOh87kpoH7wTrS4lxYkZ2
Lpgna586jkHNaSf5R28xkYhRrysHcVPR+V9fvxoqjpOqsVWAzj/qawcnOC8GzhT6w7/duviQwDFw
NGrBmikG8N+4Kh6SbwrmdKIrrCwRfzSFmGC5MfgBiMJCIh1yhjRGH+keFLKx8nvQyU4WOSUnsHpi
ob1IKQwY7QHzK7KthqHMfJl37cJt8RLHxHfI01bPHpGH8OS+UMGTw+XBzC6cf/HVZi5PCagf9mna
A3TT6+2JiN0Hfeb1Q8ElYAzVQElvwFD2Ef+fzBIR4NKkhcIt64487dcVn+6s1S8Mt6I3d/okj19V
VV/HJhypXSADsy55dFksnHYUtOCHWZMsi++JSv9bOg7OiBZhEQFYrSxWd8LZqOLZPkAesg4CqEnB
PeZnJHlVgHU8TVZZZcY/Z/En+GYAYKQzdNEHQd2xKEK9zCyUpebXey5EdJkIO/7qKX5MT8Srmfws
flwuWm4+5cW3/DRglb+GyoQfnt8E8tdq8beBTXOPIQLaht0xq93CI4/wgg80I/oy7EV5qrOcp0Vg
kW3uAOfAZuw6dXZWlKoRj0y18J86Z9RqxpA9hIq2I5IVjcunroQrdgd9zfD6qtSV7YfY0IRPxk5N
rHmsQNiTS2/SKmIo/unDzlXOHVTF+erU0JKt8KJR66OUJB6lPLkbtKVHXp1Ik+kCEmtmenjCHErN
h8b81FwyqtQJ1d9HVhtemcaeNK6dPIBQpv+A2B/O+xpH4vx1Cp+BJdz3iysN6ccdMW0GgiHVowux
8aNFtw9tLG2zUAKTEkS7OPdehb3LmfstPOKlM7t4Et6zvdvAwhLZDomFkwGkuHsXEhHSvcPWuXum
XPFNHmLKcw4mYp+y0+2cQPaPog83HxEA1/mKxcpiAAgt+gMMvcq5ZydSLsk+rtKddbjf7cCRxMAA
P8AKyX1goxebN3n9YpF6XyitkJSV7qNe42/1X+CrUV5oo0+FhnNflfV1poFcwEMwQHzjT7ViM79a
VRDpbLEk/hMHVBzaRsGXHt2MPA0SimrTfwL0P3Ixeyg1sjAwzbRgYz9zKhGgNnK2OrfcQvaqWioi
M9/8T8zlMweUl0bIKzBf6EaSxLR+rvvdBIv4kE49AGROqIUhQfRYh76yXbsiuTLpS7LmXieOG7rA
z+lXb/i71R4gLRHBfT9FNFSIMbbbDd4BhUUIpBsODhytPG1ITIV229yfZ6zT3hLew5gwXTNMWffj
apgaNAUTKzK7mLVcJF2Tr+I9o/3adf0EhTRDsinJQpunhLfbB00NF7AAVvuwMuLGD8q8HykL6Y0X
a2YGsJhOYpEIS9GmGEFbhVuQelUTTBERYd22ardstePrthfe3rDXE93Peyms1m0w+SJo4qpsYs+V
lnq6zeV4wcXF0cWi+1QhySYbfbzDF1d7zN2rMroGbTf1oyy4iZVR6zUEKNEk55vAAJkn3PE/HdHd
0eO0xoG0Po7wDAoA0CBKCvxKh0bZ/XIZv0UAcdV/yBXkd8alZEF8mYGMc/qKs3cQNXodkuIoDOkz
u/xQL8W/kMcmG2uxmYC7/TdZjWtF5DX9xXgu95s4roiWUy7bzwxjhJ4KTY12SD5PAG+u1EvZq/xe
rb+2ZFNKc1uGfv69RD5H4EvcQlz4FShKJsa/LXrUz5ftvzTxel2LiLzSWzKOYHIohLFUBnlB4N2N
WLJErLk8xUZHTipSxnO1Qu0QmlDTlDfheLwIMU3fmO8PozQGIatOsl88tVqopK3z9Zl5GPMJpXuI
qDR6MoEghJbIC0jmiYGdycrqtZcrZ4Iu/B2mlLf44FhXrkQLjw759NQbnfJDa49BY9ufGR/ozIxP
8yKmOlo3Xay7CGcxR6+aJEadf56vxpi+bP5hJnvKcsGzqJ1/rNsN3LR8dVv4ZjqmmzsRT9HL/gMA
0ihdD9qatv5xHfS/v84740Gvfo0dykHjjl36KavaWrTFv3FrK0ylWmIODIODdzsYiMQktes50OZ7
tDPjbxBDCSnlCM3mV14srylqqdvyy9mfM+UBb72VCfYNfEs7arFWOqHgCxuaHA8JtwQHacF+OGu/
UDLKHYS4dEfTx07gmDEGBe8jv25IoZFEjFue6s9rdI8yz/Hl2dNaOae2auxZTvxC9HcAhZOPG8dI
T89UKCR+b+TERmhayT0Ah25NtusFgIvtSZsy5/+zyFxzID82FF0NuYhiJbnbQ1x5VIlKkNlRe4IP
O91d7YIEVhEvVj0Ed4gxsAAO0292vNHblCijIMJfgZZ4YACj5b6Lg/CHI19hth8HcAP/eVQWUUEE
fgTkXDJiCEuwIGdeXGBPP4fSZ3s5ZjOFrzlFTeLEWqBU+OQ3WfJkiaf49bm38JCl8jmsQWBRsbl0
EtzjmWJwnP7+A/9r++mgi0PQijs/UUr3Bo8856ahb9U8Cfw8eBS26b5G8Om5nKb38gTrID3kI4rQ
M660bBePoka7SyzL5dBtkUdGTn4cnJEjT2dQRLght9DYoVdlQqazGlgnaowXzW/Kb6svhiNTxV2Q
H+YTAJke5Rci8O57FqHupxj1bKVJeIBrL9lMDT96tb615b1op0gbnGrVVyI5o8IFxPAAk8qVd7QT
nlTr6pkpq7z2FbPTWDkPe9wXNrX7+2bWWGqy+GVuJJKGDcCB2ZpdGUbuZYgn5UpjxE6PL+EwDouC
WHermPABiqpuSlUsaxV+4HGZcWqbNKEpKyULVn/B8fbjf4sTvCd6UU9Tde25AAsFMJSoDpWOv87o
At92Z7jTLNlqIk+wGCCXVgwDSslY0HcPPH7y0mO5m+adT0/yoKRq0PSrf+8eipEuR4TaKkQUM3VU
ptu8fYnGUIYVKDtQuGbqIABFE1U0wPd2WxXsxWvFGPV/X6A4QtHvHTwjO7pp7OzdK2kA/BsjCUG5
wdHBVLVzPzh6TKT352dbNorAoX522ZLlIPKtNA4fLdVUOCVUP8H1g3yt+fHpGP1t2MhdatYlM+nj
Pc/aorgoIf1KnX4V1Kwue5YrAl9o8nPsIJcFOsYFBRgcCn+O6U4coiBubxpkSgLkDJlIim65/WS3
qzUXwDRxGb0AVw6P3NDM/zg5m5X/qOcQGNIuoFpIdVpQzA9nPPfj8KAg/oEakP7ajoibyK+ud8am
YIe6VDJ3CFYwnBQKb+WGpH2OuoJ7c7Pptl/TBkbUVBv1l12rrYFolsaaotyK+nrf0jAQCFkWmYpx
OFnC8IVbMgnt+WFNFo9JDTr32VYJMnAk1+yDsYotrhz5CJ4t5iSdorGaQ5vTAT5Vxu9lIoJ6wxCD
a8eylP78YE1+pF91hg5MKwjHOpBosFS6KgXk7o383lZGysAhj3XyTApNAci4ix04HzdxGkhJNLpC
ITQAGdHqS7r6lCmKWkvuGI4QtnI5k9SYSEYhxYrrq0902Q+rvtWnXSUwBnwbVxLazBfygsD99DCD
1kKQbaVtsx4KXEbB9T7TU2IyAM5Jhf+NENbYXoOvW+5mvQnpDrMFHcfT2u1TgVW7XluvbsqgrJ+R
wh1U3yFqsAgtH09MAsQvE6Uz/DXF9oijvzgVxb8L6KIsLrXTqhzRu/rl+KNRHtkgysZBo8ZIxzLb
u5gcXp6BQ35lDXYc+O7zyTJTBnTP4VP6LmrD4QArRu23FqcnXQf8QYgys/CJerJ+bz/mfFgmSyBu
6YYvBANU4CO4QujBC7d6GpZKGmZunb3bErPexUm1wHG83nI1QzJWF8EC6PCEFAqpHP3og+zFxywz
WiEFNa6hmbRdtPqsyCV5J5x51hrlLL6ag8JJJB6yEAO8/baBuV+NgC3HQZFUwiShzEr4rDsmU6MP
AnVbUEmhCWlnuoYr/0ULB3mc7nQqLIPdktH0Vl0917gQzPXEkh9j0LI7TZXxh6WwKvYU+aHHF9nT
KwmVvAnTsHKWkKpYx1JYCtd0AAr6YSRLpyExWW4Oa/XEb31PLzR7i00lC85WjCD/dCc7gh69xGUh
NvlnTY33r2HrUYl4FJd9hZ8hNFkT0s8GKXaWZ2mjAqHaW7kFRsMWF7bfsjm3GsT+6WEoU7aKHs7/
7ptawa9Vj3KSTHfZEQemOtKqvWD/IipSZY4SeXuuSfjeEo2218en/L196UhDEMiP69hZJ7Ucx39o
SbB0XsqeSFcnydUX86IyzzsE0F7HU6vVNtybjzXqe70Ya/otAC5t36kF5fS5wJLXmAphUG5R7HEM
z9YUkVG0giG4mOxTFqGgovuFSiG6jV5t7LEXAv+iVys0mfSXNt5AxRItXiJ8NMM/Jp3sEk9Mva/7
0B3OSgo1by2LbT2z3/fG6AiehloHzOuiG/IW8owOJ2UpuhSrpwr7UUC4ygBEbUjQMZbEecNautVB
NTdmUhPV4uqJL1OAVz5iBnIXkQDF+ENt0FomJAn3pIBE5dGOLnE+pd1S3INNAYOofKn2OZFkXc39
ipyDSDWvRRsXA3OeAlu3u5D3ujKPRU6gSMtyIAQKh0utazOZ+1UKTCIAe5mK1VarC9QtWCNpPxte
LXeqCBhjIoszoCQ2y8+qS1a3ZNXCEW50VpoN5GVCdbsUTw6MnbMlayPTRnHpWkcTKmBJnXAgomSw
KE4fg1r/KI9aMCEJ39WfRCCmod5mOCwH2UeoUPEpNyy6ZUN2dpUsg0mfKR0IGpCsJrI7I+YVqS9k
QYLMAlVxVH2bCcPyFPJyHw2+Tf3cZGsCn8DerODvm10obj4ojbTfUFQlNXyTPC0uVp+KfPJhHF2X
LMPytMEcRLA1WWtnNaP8/gpAsXQmnWwaJAMag4fZIouJPVHxHXFvkRmGuE4wkyjXCN4Vn0cKXRl4
CXvh6CSFBZ14P4AQYU7aRSBNViaEPoe+VIgL2QdT5U5zqOSPeCqw7raeUt1atywehNlrQ/R7I61O
Zd1AkQI+7anh/ef1Hmurv3fLt2Db5Ilz4LBPgTTv+bUNVvlpoe69hcTn7I1PY1zcFypnyOgwWI1V
mcn3/iT657SPxFGZa54j8ff2ef4sYBPikbXn3BIK6pvLZfAVysMKyD8IfMcunyRlLUDJDmgbRdP3
mXPsBMGPe1YTBlWZJU/A8NGNTzjJAy/TMWzKrbhcIpvqqaq0MNbJ5Jd8XAIXulYK7MyP9B2YTHKT
M8RTxg47Mo98dElJAu8Es2/uJxBlM/GYr9Fg5rdSa3hwbzZs0aW1qjcnZNznmblLpgxukmMys2py
RIzIbcYjeXYLrIgCPltlOJdC9lftrCxpscxFpJrqwHHvKV3AFmcitZ2/ktN3KX9KiFwzmHBHQzKv
Sf4+Ll+KZy3215WPSgR+7SSHQX7R4PQfmF+Vxqr4A0L+/AHFbW5GFy1tGdtQSyKd0Ipsxh52FBNK
hO5SoH0Ugz6a8jSjiy9iUgkVFyLD6p+pHCjtEE0UMyltNIfq2glrJ/5CrN8X0/I59JSv7cFWqc2Y
gMcUnz35ilDQj7q8l4RNLDIHQI4MrB5S8CZwQEEHgtnUxLfejRE56FPhw5hw3EfYNmd2DETUC8SH
0j3878dUP+SgRNflARWrVgaUunIl42EMDK8wIkSu3mNXXexfmR9ZT1Ty/t9H+G8ITYyGLMLIx0g4
6YbJ2jebzNiooP2BJQYzf9dbCBjI+GVxOhB1Zxs8RVm9UeUo1MvJJHjnfk29H+ZxkDdRdLyS4C4B
l0DlJWiJXd+8jo8x/yGJB5cT7AiPdo3u0y8/hUU75VD491/4EcOqsrshzBtBLgqzGwVe6ideSsAq
8+WxtAEY7PDOddhwpVi/MGRVLlzZgauQiATpNZu/FSZo5FKqFWjy1RHNcg6wwK66ZFHracik4e0b
8B2n6KZG83RtVMcPSsUm+KEUPJaxR8+Bq2BZWWWEf/sjkls5f+X+LIboEOjVS13IYvxA6Q9/sG8a
lHN3VBjb3ntujrR2USLOl6FIDwBpyhI5gEHS7XixbSJLRD1ny6ijJmC44jmQZvIVstYxS+yEUPB5
t0lxpj0j3MMDtnrO0w42rqw2sA1egklz+c3wUf+D0GdxA4b1aNf0jb9vjwD4FtKkbffRZCGkB/8i
JXCz7XigNd+JMQx0nIq+Bd/4rYGx2iI+B/yBVvz+9kXGOQkoYr6cgn8W/G/vxQaAdmzVun91eDMM
TYWmIDLxnda7tuSJfJ/dxoheQD5132YLDZdktVQTMtbi9ByARg7zNJA+zdRpuBJpoPuN2hKhClAx
9O1k6NFk5RYeM+9c1m63aI+eUDtYzQ92D4AR89Q1nx10HMgUqHxWRQDEXIum9PckKpgLnruVRHJG
ZX9feXFdVed2nCHa0iS/fjkiibw1LalVjRQTt+kQZUETG3Piw/qefApFMNZKNgFuVyxiTrOptFrt
9WXP0+qXKUCmBfLjO85znl4stv11Jq9mwmQM0rGzhXuQ+V4BKnJq2RlawrbBrj+ZwseJUv4jvc+j
gjvw0bgSR7kmSpkAfO6l5GBhlVzMahAKnLt3RLKKhXwHkj84zFMUuRTKITGtu+Q8QXZpK2NrQPXi
bPo++S9TD+3K1XWcOayfefDgJl55S0xNKXih8oMrmK3YDnFq/Bk3diALuoXaAv1okxTxK+emREOr
hWbDFyLyYAFCGQQf4J74y5bpz0dLhRO8gMx8OjRnYEkhOav9sFWrqopsk/LnQMCAmEGtMKJgp6Vx
iv55aJSKbYMQm6cF5rBDZEm2HpYGwIMWGT8+sWtbZC6dIiYovdvnoIoNi5oQgnlZf7cgvzOtWXOZ
qVpabkgUJcJv5sQq5TX4kM2p8FbOkDpaH7+JOsCFFX4HSbZdrTUYVCKNE2BwltmBnGpjsbGVV0SO
ybzev8bq6YhhpgiXRXEilIWE1cnXsVsL9/Qtk5IAoHKza41fVZZFzRAY6j9ZauLW1rFmiRr2Ar7C
NSlUIccULDWgEIk3pONyXiIZ4oCDiqr4/mscGGOeqyhiDuohjt6DP/x0fpHF4Q0VlhdAvCdWgfBq
UsvCH7VBNzIItTKho0O+pllBeV10hS4LVh/LZtCzdurBcDod7FygdxmpHJ463Zy8/G1IZXdikPo3
K+aIy6Pr4d2H82EdwDcWAe4iuLwq67n8Wu4Yad1tTYY7dyYAE+LFEDr9cTo1KpZM5LQqhVUewFeL
JAxeQfK1n6Vq/ZqHsKqJ3QvtkhjzTHJezIv2zoMYK7CMzghQs7jbJ5jOHMmjKJWDXBXk3asAvMbP
j+jw4KSnqsLEPVrQPS4gExsDY4Ofo+D5Nt0zQvDRpL81uptnfLqMaWMBGebjxQXmbYiWr+oJt7n4
v9n4K2wuNwiukvmbY4z/XtTFopCT5zAXP7EnoCBHThAZefsP5plnptxWrrVqKlgA9odn2u/Pt+3a
2b8Y9p64rAi31dFY1n3SYN4YXRsXi2RxTVRg0OWSSm2zJ5jkel2AT8FToYdQMnkgrfyaAQ4bWdW9
HW7bSROZyjnfBV9Und7dicSxzWtOLcGQX9lPumrrDdwCcSB09svCYLI2aB63Nq0brvJe4QCvtJlD
N1BccqQiJdN/llBxVixyOaii5Qpo3ZWBR6AIPFW7lN5olroFYWdodqvXL+K8YcewLQk5hE52NF6Q
wkBKlEL5+R3ZBEuGN/bsc5mY8pnEnz1Fyq3yyIP7qFsHH+Xj7sYqkZWDmKm9pKn3GgcMygaT2uVF
M1IvonuE23ZAN8rcHMefj1scvDBB/A900cQdul7in2hp+jJwkv9Zv63rUS7MeycWODxnd3Sqf4Z8
Ggzp/fKDKk9H1wMfAFFpSRVFaBFbn1GFkPBNIKhGLcbC4nhks9aZ2tu7uLpR0uXlAaqauScMc0D5
GluPouqdkBTgDN30UDWjzSLNx+AO64+HudDXXbEpDDh0wDehmB4qZM0NFwgBWzZHesuAxIfwgmbX
H7nvLwt9vopNS0WkeRuvMgEFVdxp/7QW5QuV8t0eCrJ/RA71zgoHHHyR1mZPoD3/6Ze/7OV02yso
BSSjIhCP6XcFbKSgW6nubiJlo8Tc3P5Oein9gyuU/M6v6dSTOuwlxbawt/gibmC7aWfIgz0CBa5I
SxLO9xGk9eEwA9n9LQnm9OBG4QYQgWw3g0COidM2w14xf84Z2pJn6vgHH4cTuf6lVppUsiPPTkf5
N+2CdXcCy1bK6m8b+xW3O4cmoh2c6ZVXYvwxqMNud5t+pFXoyqi8lP4PV4P+YaApvC8G2DBYeUkg
4Kqn2MZOi9w1but143PPncGuU0enUJHb7SKRxHzXduDZmQnFQv1KkuljKY4xOmCXfZWTGXa3ukL4
akBLhSws02k+3/ChZItsk2fwNTj0PqDLswNRqEhRyIPldCclnL6PShno1P5XIF54PL57KcNGTsgJ
TO23uImFKyag6U29gJOvfewufuunWRMKMEGJG2YGBe+cSZp0OPhWe07pVzZi7GeDt+5mAfWH0BkD
KwS4L2MM6MZ1d2vZtCOqMc7UqTE45VHv95Y0lz6MYT5GPV/XsuZsPhByflIV/fQV2+pCP79mWdHa
Xecc3oKTT2V1g1XwfspTC+LlD4ncsvW6immcfiW3dWlkLwEgxKfZgaVqyyEbwE6QuSofsv1oeiPF
ZHZ/9fWyFGwf6znt5RM5hytaWiTiXpZJXAzDJd2eUBLcC+yBbojCrr0LF3yLZ/wmnPiMkoXXDQwZ
C+moPWsa1lezHZVMhcraThCG59PiOhtxgpaGiSxl1LadpXfSFKiX0AjR7CuUHyctnJ+h0940H8ad
Rx9METpzUda60F2KxI31k0MByUYaCy68OiycH1ULqTxlLlX0GLcp2SeDj/d9iuI2rXqQZQ6RMuxB
inYf42ROzEPW4aZm9e9Es1PuHtYEAbCbSvdFiYLg2o9C7HwVQs3BOfdGe93yPfucbo3RuQfMQUPD
u/sGLm+6Zshb5grAtQ/OTXJetjvlAjrR00XEREoLy0Bxy1xM3w9q5t6gaffwB6XjbuJcWbcIECQn
LULJBRsm9QbRAIkIZTNdnaiqdoajWqxRoDVnl0N3T8ehIqp33TVTgVUu+qmA+b7WKur0zikj8SyT
66ARr+Abpvep76d5G+HqplxGtcxxibAfrCOk+R4T8vnIajq/wkj5HzATypnYdc8r/stGTpPq/UF+
rYr62DSRmsizcn73kPwNqIS/7ZRTKSd6MyPitG0wS9mf25ZepkRwkSnHikRJT4kCehNbsETNXMQF
lJ61sWI0tdM+cpUz5XagCGAFQ2OoODVPNr/vLHnjUagiHiXzyBvliWNMSRdu29oc25jS1cBwsZvx
Lo5JsnjSjz58adtNcYrrf6qRGllwvIq6fDQzKMmQyQaRglFnhdDkk7GgNiV/zi/FWtjndFlcOcP3
QpN6f1JuwBkZT/val9Rhi0Yv2T4tBJVc6CyzJ7kKx7AJ4wf2yBVex1RyBB+VIgFZXPyzMtf57/V6
Fc67RHbYh7yYAcbxBuyEDf0L2+XYkLpceYLtmM/7Dcf5BQsISg8jsDLKIm5m/11V8WHvFCAxapdK
YqK+OlRhX72oshd2PC8BzfQJ7c166Ifh7CzjczuGOBi0890QtEmjsfGmTcPRPKeZz3hNfnnk8Hb0
8pbDmz0bfcCXeDMOt/kxt+PMbOHSIuhwEtJipQjZaJOiEBTQeTtAVEBVLyt+cvRsZ72HFkAwiMoh
zpQVCa0XYEfdE1jffdGfDOgW0CJmouEXTnK35uYRRbKPCUL5cUilfk1OqjJDM/UTpqs/x89ei3fC
O2mIIDPDiKOdh4YYXQIvADceIZ1fqwCLHgBopWSkBB72WJUFOaYqvHB+X0xFP68eMdhcZglLd1xa
PDLIOFELFKsynIJSjq1lnDjhNpftNWtuijXba/KWkZkg9+Fnae2kwyOlryGLWnTl5OcdNwaiIFlq
FA4S4LC8r2ZUsBiEbrX1G4EOablgByRkyRQRLQaKCIsFeE5m0RJwUVfMKsWSko8DzoVf13aH7PbW
vGJB4A2XpxzoogQuM5hKYlnWhOf5Y2q8Od/oHlZENalUCS1L5yYhsIGLTf/BjL2zbi/fz4563OAe
WmWFnXT6ONTrCL73KJ+LRuenucMXbK68zYT8TcsuyjQqjJVyo8pMfa0gCJ4avBIGHRR9FUuwRT5c
tuM+JZjHK5e/wkZDkrCIzEwIgDxFl8U077sDgY8t/ixn2MiCBAwrJWbeiqTKS6QPjn1vck51OvG6
DFPvBvryVdux+VuRlp6Rge1Lj8qaN1jeCkXgKhen8IGk9uhDKbwE90i+b1UbKwbA1/NaEqcYGByV
YNGaaqlZiEl/XT39iasZDZd9n3DJA0Jrm3HkgG1OsuQ+Vnv4qLUtjCEkOl/2NwWstd19VOX6u2Ma
vET5QlzrGE+3mvnnyqcZ6rpUVOM+KCWfnd0pgWFjatxyNUSuQsWnrkQsLiXjepoM8q2VEmncqwUJ
kSPLTpx4H07fzFeYCIGWeRpL4vHjEB4WL/ZE4EzMlSesD7o+rHwZwOKwtbBuOw4weipPQhENRxZK
cPnth7ErocPVnnL0Zt609aImf+jgWeN57BpA9r6Euf/uFE8m2ZMc8kF/wBVSKAMPmtyFLZ1V9TpV
Ic6QV65f3/H7WWeGDS4z1Lv3q4q0V5gRny3i/E/9tYTefGZuUQIY9HphVKlzbFWZ/CuFpgERJo89
c314KaPVtUr93NDNGu8ahzSjBUnv08d2bDdqXNaZ3rAa8Q7gtuYabMHhV5/N/TpWit8qYHxoSYey
/nhHF23NSgtqTqQG/uoh7BKVudnwaBhDO65pLnj0Lm/HEUNwkTianEGATSxGZgidpATOMGw8+r9v
SWLQDcdiZz49gkhlfwi/+3H7uQiJiDb1xAbWAufWmvkrOTgWnQC+nkki9GxhuUq1W8BwpCXyy1eR
k76Ie5G4hN9FPm4DWJ0wW9/wd7rdj/5v67zi91z504xv7XBvpOubGgNZetadtKFz5QIc6vWmtMvC
kRI1xhqugog+HaTyd+7NuxXzzEea/5h2atlFGy/IpPOuV12Tbbk+NUyihdseJB4cIqaZDSdsQg/a
1EwaYXRvusUSw39tfFkjhNQ6uEC5bqm/xfkFBXj6V2cMCarpyZ0J2IRtBMcOljQLCu20KXctYhEA
M+jJCwqfdgNgM0TbqwnsrKaaWbAE07Rlwie0LQL1mfgOgrd/dRPMzC/Kvr9JBi1v9g73xFT7+O+1
V0kC32FZGzhzEPMFJKnEg1EfySdNCHASpKdu5/TOIJjR4qAg2zis89aHN++p14I2dAblTo7qRJ0F
5VnB1uA6uSpNBhE+jPERbkq3xCQy3cBoxIJaHhM6HQShQFgb0A5QzD7kvoXmogIQ6PfMxyOy2jD0
CDc4sU94gpadfwSLm/smgm5yK36CbqB4O9VJ2NxENO4Prk+WKFU241RcSIKz/yFRz10tpYqRnx7l
3xKu+Hft4YqpZ+K/VixF7wM2FiMkwmhul6kl8WRvDFjMKc8hlWC7aKsIa1FtAsrbt1a6hj/ASiFv
3jceyOhP4K/5UX6cOkKGYezOS5gToIjC7Um/4vStL23JO5S4/LcpHLPZNuW5XGuJUgIrCJUEM+B2
jNQLObhcwQLud8mXFMmom+PXQwhHuaheelkb0MoulPekDQCwvp4+Dyf3+/llHOR0V7Y4X+8sJSOr
hpptrxovlMBk/YjsAcY6n/Scnp+7KvApcBQGYGKEtFS0/cba+xZ2s0qe7esIWYqYc9QSY5LwwkKC
mJ8wd5XGV/s8/YNYg2l5LCFq5Dyc3R6yGRzbdaj3qG1a3dlsfjMPP9O9FJ1j6+s66K966Zc+u3R7
E5knDGAsfB6ddliabPj3ssNQJaPhUJWShmc31awmMzs8816F115Lr2KLF8DkAVYB6rPizihgyUmP
ai4MV6DzolLNAjb9x5T+zLur30FfXR0sbCoDqW5OgpLZ0fhezxbgtWBe9KvqvouM5u7dVkoa9UrD
q2Lkgzt6z+hvvjRvc6Bml7DXV0qpjrxz5+L4363VikbOM6E9dgIQEMOCue6Y5rJfO0P86XyHEkaX
1XE/trXtcWVUBfXta7S6PED5Fte9XetDtyyV5YqUt7/lJ0mERKqoIVKNWXRzri/SJ11B4qhif/zG
btOabzLkzX5Ecl5Qj3RwQS7WmXnXSleXlEWvF+ZIeL9fDxcj2DQ9fo6iJNR0cJWQ1u21ynuuK2gk
MBaGByW0ArkYKucg4TowV+kVQXZbp+HOB48BD+iVG6nrqwRzOAU6Y/3E05g5zB7xEnE95lFaeiUq
eMtdJaEEOLqmRTnNubqBvuWxBTz3asYPNlnhNEXXhWh//Q+e9iIhv+R6etwu5393+7r8gnHZPOkS
N9DWokpaolW7ZOE04wm35n0rCoLf0A54HkhtDTN7BabksXWspkwSUtDXL8yRbBHpmpTxo10QRNm6
v0XXV/8Z/gUxLM9Wq0AV/7w8KDaNspXsqg9CCziXparf3JsxGZZflR6wx/QKcGMgpi9IsaV7cfUY
kCQQtFaPeKuyPhF+cU5dPzeL+OWb1bu5KI1/JpBgEx+O8LXykZbeY0dFu0LI+4/OyXjdvAub+jAM
Ac4Nb11FbU8HKsSSL5UPCtJRj7YyN3N4Ilzy9o/VLpa1YP7cSkudlCzazQqAwDLlrzwX1pFqrSSS
Csr5N6SoqnpV3Ek0fFX9VCxHvqZZuuQJq17PlxSfczden9BZhRNeJp+aKnKrQdKf7Q3NMud2/aqu
Rmwh+iKpo6sHF9mMCBxkag2JzkjHy7Aly7zpA3yve1c0Y8XtWLX2Ath//tJQhVHEQcw5009Ok6D7
S9OOewy+1iCmWfTSGlaX3u/EEFjKAEFFY65dJqp9mub//QKfuLIC5M2kmMcAkdUqaibesoUht/t8
PFmy78DRJsb0I8Bq3vqh9xA4XAm3R8VvfYyygTLLDAp57QdGbmVeG++0OR86ax7/wkhCWpCw0FU5
ix8DwrL+bkhQrigEZqQqyf3JquuUSwaUR2oYdYqnXVAWwOZi9Y/0gfqwOU5DH+my/EkShDhsZcLZ
/dI3tEYbyMli1JV0d8WJxkOeWG+mKfZ+O00zpUboYH8xgZTY6xaaB2aR2JRVcvIhYZhRR6QuSn2m
Dyxg2Vgi1Bhqx8AZwJ5aGlMsFJiuECK3uvCcUv/dIXAlOXHQKz4UVOWvPzHfgn+gWE1Pd0D1/ovD
VEgU/33VfSOP3TFRjKr/m5yBuR615TYukzNI7fXwwbOyTqnsL/+1zIeOcIV5YrL4yw6woIK75Txp
2B3rPsuo6SxdCB4pTuApQ5pgZ+gLfOnDKGBei9JeJftFubrJ/l+/QxGuvPN1iIi4xAEysILb5Z0Z
+Uo6XTxkEzDe02Gyhkc+JlDRqKqrPgtu2KqpGopOuoAgAxPR7kexHjq/E8/Tu98d82xzJUlPFbcU
TSNrIuf+oSUejvAcjQT2yKASn0sADwU5mCdXLa3DWH159+HvmnEQaA6o2oq94amaISyA0ES/cAn+
tj6kRPLUNId4AMqsQs5rc12RhCMyvLjX35DqXCV77vEsWq3WUhBdpg3Iz7d8fJrxg4giRDf09u/Y
YWnr6NVkvn9ak06IDVOt4itYdqjVn42ew2oA79nmW6HMWNEoPtsmd5BNbZVzZgEsm6+mowh9a/bq
C9dGwXXffM/91p2WV2KMx+AhRQwaqIchbtAHlnenlaUuZlXC5qUhjFebuMosOyBZSqafSlZ3qFnd
ABVdYqC+Cq6NNPGTATidql20voy7rICuiWUiB/XMtFJ6R34p6ys8kt8Sv/8bVG8DV0MuTZkv/9l8
wPowBBxjQn6Ry3KaoTC76ZOVeJGMAvN+mBkHEdmi8wOXpDNCwjfi7dwbzx/Ro8E27wCMnWObVYMX
nohY+PSv303IOAeKJH1XECzuRpKrbwJ5ZsokfmhaljiKuz71fU+4VOHmCu4T1jEbQvDakU+NrEf+
LgemkkMtfPEkZBwgm65jxVI1ObU3RIJCuaq41k/3BsFXoO5j7yUeYSNxpDjaweIDTH4q3sOj5GBF
pSFop7C2VRvWfaN9XiyvXRfyR8PUg+IzdJ7DalHKOxuHU4Z3TnxD8mFC2DzWP5PdSS0pD6iqBUEw
ADSvDdTgvfBDdVunlujK54L3qmSRnXiuIib97vtJICyaBcMDT7bDLyWV+m4WObAMs8uhLr8aTr9c
igPg3hScECx+aRRst2lcwMb88jiylN5T0NHy41UGQ4x6QId6izMVO0IGqTtu3GKWy0UO5KEvos6k
0AeV+ntgB5IsZQl+L4Tr+9mB4WqpJjfEevH3GkFktdxtcpTIKPPhRx2SmYVhAGEdev5IED7y5gRR
9j/ncZeuv5I2X9sUMfycBFX2NoIJnq093jRJr7wtYVMSRoA7VAJibRciCutitbjvJHjEirJ0m2Kd
QDlx+E1XQbymAUMJWNb1BedggKOMPMX6QJ3wquI7ierY9i4MTZR04KC2GN5XgB5mvbdLXS/KTq8P
rxuNho8sUpSnPIf2ckWatUO5h3dLJh51/SEmIe3FU16SWk5WhwbDnmq7/7pSvESvAmPcWhH+Jc4C
CAfGgh15V0emigd/eUUNf4YDZrzpdA14aZjl2M6xEBE0MN9yZQ08mZHy1YblaE77joKSicroXYe5
EIVmxn/bg1hzIlg4dHaR1CgMf9mVfKTKGUpRrzmEs5cWNlsv7maVFLiCT5upo3L4vIPWsLQpJTPl
YvARdVJuyCW5HSXiVXeDGHSmq4ctPAij8apv0TxiVs1Q5sQcymT58dtLlKGTkJASWhjKjZ7ZojYo
XTVh6dEZhJFQjDVHCL1ORfsywGCv76WeBWG9kqmIW/hXwaBA0bQ0Bt+lvUg+sm45M/biV086dZYm
4Cl2Dns24Gl3sPFjwXo/SvfhzMTLj8lBZqMBKJSPSVAk8I5cK/Teo7hzDsjM/YvIs/BY5CHzA8i5
DTPa9g13s6y5b8/aXd02LSLdF3ZZ595G15f/oam9imhTZA5kfXE1clxI8zsWdqfpt/nBNzGk45Pw
WZ7Q6rp4LAGcJRMuFKW8F8nxjU2gQwI3sW9dEn9Fbpo3NrP/6PLPVo7b+NdWnJxj09c3WC4T82O7
wh2LSYF7lKKqw1jviy+ncLpM4KmQdEfzBwFJxhhAZT0qngRjEKqFMzF27XkzRlXDoO0MWsBteM/b
PRwtpRPv8fXcl6eVjsuTGi437lwgIREfWeJuWu/GPXQXbmfHuAcA8TYWxRhb1uLtnjqzL8TUAqPJ
XZ8ygPwpHrFeNeM9oHda/zaFJXX84o2+DN3ij77+bMtrDBJUzqJNtCNlITShWGe+gRU25ZH1nlzw
W6OpUfWTjJkpsi7Y/pjCjr6ucPtOT8Gq29Lt6YMw+AvJvTieI8NEo+qSKbP/JXQDAQIbGlF3eb/h
HX2Stqy2XlCTNaxIaqinqmVpIxZP8PeSvvU/8jlzPYfphAnCRZfwAE44jYv4vIg4Bk33W+nErUuY
EsIyr3KsWuaKw/Pi1Tdg2jSzTHhey/e4HNCfiGs015v6KFDVcEZSS8AInBfzVwH5OM+6oCMVHhsY
ENphMrObYe7ZsthtowbeeG/yUAH1O2evjMtOlyyIcuXgTk9AlRJxMcQrFk1FlYf99+5YrSE5hNt9
+gRanNDp4J4CSA8tomlA/0Mwf8ki956pwH/ekBcP71l3GqIQHWreOQ6a3kyXPlpUS0/RG3tTQ+1C
4nO7U/ZrWosRrpabw43ho1gSZ6gtjEIWo3hpo4/xsYwsz7Y4lruffQpNN/Lb2DbD5+UJh3oFdtaR
0vqdGmXbqzDoQ5OhPMeWNlGsakVDitQx3+de2+pi1M57MCo9K5/4L7z18PZz/GefHoQMwVaIMD7G
OwzOjbywjCstWsfJ/URPmNiLNzWAaplrH9+mv8pxjbIWYPmHFtLEA1YJIFW83/voho45tk95MfQk
MxAGBXnjJUHmfRStxdTe1TaeIhBEOwGplkLSyjT4/RT4uDZBDSkqQNhiR9mIr7bj+qyCCenqm4OE
EoXXu9wP/ZSTaruRgP7JGrYj2uNqChAyoIZLG+V+1LptOlPSL+bu4QXMMQqFEPqqDguDOPmMuuWJ
xSERWGzFENb+kBSrsisyfcyXOX1y+an7hJTl+b69xgomgnQo+aa5S8a/p/vBtomBS3Aysq86x7No
3Lt5+6NVtWiT5NwStX8zfceCswR82ZVKmAPa8YlwTrVU2Z/GzyOFkRl1ugdy55U1Qir47WdelfUC
JvZCpeD0kmo4jbs0zrsl5/9yQRUOjBcKtXdQLWEfr26MhKjzOcXSbqF94qEV1ZO+tqydr1vJnDHi
c3hzapr2p8zIDWi+jBllrsGS9n+SJMT+/R6qEXU9V33b6pJYKizbVNVQ3ztuXSUq9Yn6CT1pdGmd
LA5zFDipVZzCcRzJFXBbO/ZGobMyhhEEpQr7gCj6RRIT7H5qdNTks3PCiADmr0nqcjlyvAmddZnt
2xkhujg/iC+sBY3BDzuPlCETBdTletqYLZzANW5RbZPs8FBuggSa6elrgqicJSwciIQqKhzQB2Vy
fcnqozQ6xCAxZFwlWdMtdaCyFmbvQDLAgwlltXkOmjZRleGphT9YoUTN1lZf2IbNwQ+wx04yLlph
K7AfTfULlbP4hxu5ta9mkZkAzleh2Fk1BJChtR7IC2NMfDeRCLsDKcNB2lFYz4QkRsiFtppUatR2
jD/Z5HE/3fQAzwrXODCaBXhNwhcYXY7GfDItoMfTcPGmyv0shBi1Y05cDGYxL1gh2DFU9VUGQjb/
7diP2ZVvKSfA3at6RXn4lIDQ3HoU6ENfqo+lBsOZVacFpEcxLs29p1k0lfazsJulq+b4ObBPm5De
Hto7PrkewY19KAsgaGpdUZwz34H6qeOGMOaMO3vvAR8lBXcygLQn53oYUilHcSJ1fUgQXBabecHt
A73Ggdl53wMFNLonyKuz0Z4kBcc3mO5AQYR1IxrE2le0Y63Pu/+moVpCaSMkyVRqIDAwM+GyJT5L
u5LOvGKYlwiKH0vSBV0tQUbffM3gVk6kRMgwGV+fPKByzFSEIIV7zfWmbH+AMIVQNv7mpF47T8Ni
EW3GykIwxrEPiKdLV5tXSdCg1z/ebqvWUYi6WUyU2/coI6v/AB7Eg6kjUJ6q51QvqdZg9NQsM4JR
C1/Cs35IHgDfM9orGIl6IsugbiMK6WbG30JVg7YDQ9PlLl+0jODenypqb8LrS0EJFixSFl1Ia9dE
cHDLD7uI+WpXI6ZR31uO/IY40l+Hpt/PS8l8UHuYwq0p26wPsN/NbcOkb4+NcVzuF6EOokSAR//G
V+Rx3ietRFZrFIWCnzbfB+93uf/vBoZbqukOGQNUo9JZYoIa5QBg3MqigN2lpyyF+Y567MIzSGdT
zOvETNZB4gFV6MoxiNSPJsPQ46GqDz7ehOdckbHRnjtYU4k7dCgJ1E92E3AVspmsXWxmGH1fgUwv
rErGMRFWrNrLR1o5CrTP/qgrcItfpuKfysyW104N10fwGt1otMK4VnZbxdZteEAOH48pPrEsqfm+
vbfPfD8GLJ3Bsgfy+xg1RbKTcjAQSs6qxaYb4fPz0YNm53t2SVp4lgb0VLwjN3MtjEz/6az2LKNf
syCnuP/LE0asAciddY1+zmB7n19C5Z62YvS8ZUqc1wHQKcATqrWjFlijazFQS1f2xnvTaDKR4St2
rMtYg5EPteMVRFgKKyIXPq4bKMVIHfFZW/Dv+kbhYq4LfpUJHP0cAL1+r7YLIRZwKCZuuD+KSlL7
EQGJxlk/vlpY/kx5VAV99sF/BCwpVrxDhutDx0HpzoE3Oe2upt6n18qFjnJK6eadI50ZyolHcd//
5fy2peKPFx4YVEoYwDI795Kp63zSDIj+xXikCcfuIaBeqZz7xCWJxorQx/jS22VocvpMAPntkrRK
z02/R7KA2BQDTzeGWFIABgVkmRZ+YVmUSDtdYGxK5OKLLR4J+0qMPL8Wk4gp8qxVEy4HnA2n6/2M
aeJNQXPdO98eaQx0Z15t23Nifti76iU0DvCGR50w4H4tTmKmb4rqKyiVcW4Z13McWvF5vKkGo7y/
1j61b9XPIAoRkv+1ZpDbd2wb/gizobcz5K9ANKepdfWNOk1hlgIFK3rZEtAKDK5oQhY7JovXuChE
r4zITsnUP8c/uGqz+GGDR4qBCnPY0l7ouvuMbKohsh68U+7FTBscQAUUUrPtsmIlgIEimWP/m4dj
AtxvpKsBu78SFRq29uV9vHYz3F7s2U5JsnJJe9NVeHDxsQ9MrexGcbL1EmfVR4HizSWO00fMpU98
v5M+Mal/bwBMdZ7m9tetPIyTYOrs0guB6UVh2SuGq+Lb+B6R8jAZm+3qOm905oh4z18TydXyLx8y
5BBWSMyGd0k0QFL9DOzefK8IbOaaaIx7TSs5B5Q76MBuuqvjUTQzNwOM+rzOKTHwcDDxVP9ac5Gj
3eZv0ebLzabMVLzu0QbuAlSdQC48ejQ6IKIxnPnsHupDm47N6Vitdq6LzLkO7c54SaNtUwbjHmpA
nNFqmkRRA+YJ4rYJIBs2ATp/dWFB1kGiotUE+MgnGmXhoiovWn0DetEr6lC5SYMCv/sjqsUBzzb4
eFsNNYmDuHvFApPIoipvDxl6LTbyr7PRjRDvAnkyj422PAt6VZxMXJT8HhQd8NhUhHs07N9E085s
MusVWhS+FCkcUW+4JpasDmRCCYRW+kHUyenoF+3/Avtg5pIMI1U3jreBFQ6UA/bjgWIY7BMqUIeE
sIZgFjALusEKPzCvCLDmWylTNzduKTjH+7UihOj3oXrA489wvvbW4w1vO9s831PI6vLAIvRv6cvD
bp8Jub6cf50UhEcD2fQISzI3bckKl0atKdZPLpVnqPxpHoanX0kOjma4if34WKEYaQdu1xNg8vWN
hy8lUH5gOVJc1sFnwbXMd0rRA1+hx6sqcWlKOg4nYzIkHi+uTobGz334+mFd0Ba3wT/TCp/TPLFL
JT/bSe80qRKPUXZP2eFncmel55ruBf5Q5NnTzGFBeCslO1JDJnBddWTl4FvHONpVuSSiE7N6kydz
wahp//+pZTt/7UF2RjT4SgF4KImFT8Flio5eKuMePZxndpYCwGc9km1Eb3GmTKpkFwF6mJ1qIsBg
t3DSiPyXRAfaNacs1bqYPXdx7dbM8bmVlMgrzby7dlQ13j61aazo0VV7JueGr6hZ6uSkIxtTv1JF
sBo4JkJum0jryKMzdCZZkcdL+LB7WtN2MYaVPHp/23hTFWA0sdkNl/pVOg21tzIA3fsrDlOukZPq
l+8K9pY9OxpNfze1YQJgbYiVIQqveM5KV5mHoMqMrq5oFnrCQCdoork9Hn2Vh+r3RfMkcmmdhE2D
+Oga1ks3h1eeGLHvqAdgu/tvSz2nb8Ut+V9VjHoP/RNVc3YJ/4tHYiA/J9hFxYgBt9eu9LXEth63
FhNgpEj3lX/pba/GXyAE/4KS+zcvVPv+WcgnRfLfyls2I/yw9yoRnXXIsRQFQ8YscQbSwUXzL1rx
Mik7rtHwLfWp33UetppoKdzIPjdh5IEiHOl112fJWDSFm/cSKDv+3WL4ydcFgSLTj06wnVuNTN/3
E/5csOA1XFb89b0qvLurZ0ixaVQETY7J844aSnZJIb3l6K875ho/QV5qM1gNfuiHFyZA8HTTSxx7
Cpi1qd7iB/dWttK9EiQ1q4RHT8kWAfhxRGAsMO6idRcSMIEFncPFjCcnm/VDmI17w4LMCKCnhwML
ojw7hvHBA+jlVl7Mgv3YB3Ngb9UP+bD814WoNlMn0YxfEMSbDWVIsavK+NqipGXsyrFdS24UBxcZ
OC7HZ20Mh+gHaphv7PIkgXDRR7+qGlDKP2Op0zSzogWEZZr8xw5sdeIN+gzIZJsZAOaSfq0mj8C2
jzE/dAeSDxTaz0NZINd65NsLR6lUtXoBe7Y0kCrLI8Lj2s3qVPT4Ktw+t2YMxLEql2mEHW/Y4JUY
XTPc2U9l9GA8P80lgab+TbIs81toUSMwh9MxN5ljuFo3uXhb9SSWfaUz8L9INEKoLDE9ZqBZabRd
HMn9hEgIUJenX1bd++C2DubO/2Pq2CEuFWDD5cIeqO9RMl/HKrAAIEJdYmvDBMGa0+EpixD6Mehi
5qlNScQi2amMeenm9NVfSyDWbsAl+MXXX2B1EglMS4rXNToDApPdnAPhPXyfNZBDF3RGNGYKhih6
wQwb0mBOGRG5OYW1d2PW+TjWHYEc7VxDYxXf8z0OUFbadLP9ZAYVBTXOR0FT04+E8JR1wI4KHjfa
XmH6voNZbIAioN/GCKC4h1qi1kCdaAlHLgUgHGtHXiss1FWWMMLJWo7I5KpxbGZd1GyqBhNvoGU2
/Tw4LIBBYZ0R/9HSmfDUSsHrLnuuIF4oHdLrwbgI3IMuazJjVna6tdN3DY0SZVDZkmFn5yiJPm6r
1rlatj+OE4/oW/P9as68NgBLJrJQJ2oXsrhfrPrJFLVowzswH6MiTkprtChhs5N1URZEp0sgvWBU
jy9ZHGPn4i6o9FdteyBwAruPJtEXtC5JroOq1I+l4qSjzlwrca16mSGztVexeziGs4tNtMXGVGeE
rcN5vnVo52MwK57EbtuYO6vKYbJhfzX/bXfJkJHGuX/ykdtn/+w9TG28x27IxCAmLb044unK+5j0
a4Rt2Np+UTusJ9jpmcE2AobjWQ2IU0x6vJT0QPchDfg7TxZhdaeEFeV1AIEFLpPTpvehFmW4xobC
nvNY8FE5kjNUaQYrgvd74hUrlrMExgFDNW911LJIHlILTlPEdiT/oJ+H2+6ezn6DzCytp2OpH+J9
9Y7tuP2elcHpA+X0mWS/NiBdN5dqoaRTwjqG1vXLs0sy0nYQffI0IS7Iq78Mx/o24uqPksG9qfR5
NsYyLLHZFsxkspvuOF/mw5/q4s9uLlnr/ZvYW4ySi6rz68dg6ya9bzO50edNTCVoYEymBRWj2sub
XsiAvc8IMsDNNVg0ptBp8wdN0gMk/YSZUC1aMfWO+EZJlHHmjzagMyYsFE30BB79/d4rdF6r39Ly
5UHdKuJmLXjI+VuVH6yV0v8NV6CA1Zd1Lw/vZ43UgMVIyvrHHXUfXCXDLYPPp03R5O4joXrGrm7w
xy7yaJdjgnyF3TR3kYXeWHHb1GUkf9RIFzYNBD9Ez/ReFF6LByR/s2WIlesP16mCiYZ4YHChxpIo
9Ca7nagwhXGAHCK9RNBF6e4aJyh4KMWyaXBKiUwpsYWxfp57FEcS8v7a9V9GSyXPblqrHe1jZOdy
5d7pnzEdOWUOs3L9D+4iBRGuSAVDWPtuaGATwVTpSoLdknl70j2YhAcIcvoNqDtl5TU6fdIkl0SX
nWzUnm+L9MJS4MeKlKZs+wQmo7zZgnIo/eOFl24lUR3/wanEv1leGAXjaRu/lsghMP6BdT+jNN2x
BrEeeity3m1eTg/7ngUEWmtaDzCdhwwChf+M+gMh72wtMDxInZ22tzFoD/zdjmFQi7bknRb19jEr
YJseLkhcv1sXztx08oaGIZdVvTU+La+gkau2pUgjjxTdsot7FfS7R0U8en4wtSGZ6uEwFLPgYXIO
aALC93rHvzKo7PTO1dZHWkr+OoLMEdnUXtYA/pFKFt96ioUc04ZvVufi4U38I5A9bFzrTdQ7ewcQ
1hCSlWNXftTrzrt4+KmesLW4YCs5rsMH0a07uQAcnF2zOM/mkh0P85MDvVuk8pzvhQEjcrQPOvtI
YAAEoPBGRIQEnPKjPdcjlI4ZNbtBAWKkIIyyE4NH+n5Viq1H6DP5fmesRFhj2kLzrg36myjBmYB7
GTIR0H57sOsInO0ebk3eszI5SMi4i9poASk4CswnM5waO23DOQi7G0ZRvqJHBD+tbW11DUm3FjVH
BArMl4lqRhdHxebMEuJ05ZBhfR9N7ITnjLXcc6KH4CtjOScwFNkhVICgUe84jnyFgbbQ4rynvnSt
GA4j5jlnWjZEvUalUkqNskJ9f3nzf7T+rVv0mT486r1F9Kre3w9Q4qPb2Zgh6ETYuHqWuiQ6Qan9
3vFy92Tzr2e9Z6jzbl2eSAzbxDAZyiF5VCaC/QxYzY0/zhAe7jMtVzWzSmIkK0nKG2V7QANtlUPq
L8XVI2yHpxbGqHrwr36f4EA+iHn0QGDJYRXsw3PF/gYT7q/oWDEr7GYxt8UIXDvWtniCZlu9UM8o
9QCi5IZtWsyn6iL51STG+5L8NEusX8k73RKRc18ESsdIEF5sIHdmjK8Z8G920HwothkMaNukxRn5
fzCRsT8qFQ5VeyO7+eG12mKEtRS1WZ8OvXt709pTCn2wnW9lBMvl9QYVLw4ClttGllFkcPQqIvM5
C/+uzbyi/QuPILDA2a7DhxQ2NNlh3g4HdXj6Lf+f8J2GvdnacnOSwawQBd3Ub9/PpC7UAcMcYbXm
3+vvOoWsWGqGQB0uf2VkWWiEmjqVFOf/6tE6K7YXELjGF9yySzAqyZLmwhNVz3FoqJ0roOk7WmIB
WaE1wdCP/TCGTQX9GUifQyt4LpsJJxOCp4kAV/ZOweOuawNK5pttMbuTqCVg1aU6nocrLvsdktYn
/9P8Hdiz+Jm4r7MXqv02TpnIcP4hSTkeKGcwbu7c2gDhTgAMIZXv+G+1DP5JbrypKtm76TwkpCh3
P1CewALyMVTopdnHczweF0AKlqe5mkJZpMn/ZwLzB2XyDtX1rIzsk4CDZQrg0pvkuSais1sQ3WCw
NyxWNYaJqEBKZOClXpXXZSoBgOVbMdtFkSwPzLGk0cjeBORVe+uvoZAKbGzT8JlGa6oJmFMlnlU4
S5psRJX3M89xMNb1CteQTLiJdaAMwLgOMKrNR3Ur9SioAfOZtb/L3e7ERFw82K2hzsFdBgQ9WukS
mFlj8s1Re/WkZl+3fIN/0/VXVqvAlpSn4B9A9Da4MlHXD9ClXckaYkYodqba5wlvy824mYB9XLZI
dNHoDfT7OxX33Jiz6hYLDvEyxJkR0J24QbMEw+m0TD3/vp9p+CfU9Ycu5z9HU9ZHqKmGVA/q+xZA
nk84ZbFZUVqFGTgooxgCLCUIGA5PblMH2rTOb/VVcZpDbyPmxDGIzG6dsj0JOTo0iAmgAWMQ9Z7C
plXNiSffnThZS1DYcKKh3KPvI6Ck5vpt4bJwHlCW2yetlvUIUpDTmXqHRcTnNfbjN00KH4yj9ikQ
6zW+uJM7JbbabKK6ukm7PaRJ1h++52jZUTjznWPJIu7W23x0QVRfOTQvNlWbbGA/lNQUFzo21XIb
OVVrBfF6tgmzliunJtWaJ4orQ/hsLwM5yObjDoOnZfFb+0/PRvksaiLloqje8506EAH4fBNz119/
wZZd9psHIFuN2NK8wlDG+48cY7Gn7Bcmhf82ytaJnZXZJozKnbSe0ibcvw4qA283dpj4DJw6UaBS
uQSXRCiGuAkDaVa2w4wKGZh/Yfb5bMHarjUjMw6dq58OPdJIojejgZft7HREa88PhTd81MhlE4mV
3jpnyeypmGCvFSkaI++9z0/6eftx2vB7O/mr3yU10AV4EhAVhAxuLED7nKAr8hbIBgAdeLCVTvI6
CVtYD8qcO1zNRgfQaemZQlEHW/FMJ4fKwussSw1EK8pOiZNbi/cQeuyO2zCCTnV1yvMLNmx1r0BW
6+dLqGFW5i0hIf3qQsKFrNBlFzxAfrlbpoa1zJzgr97gDG4H/3EyobqlQxk1Ns3DXMH5NeKnIK6J
rHZHQevHx7qCWsCJXDs70zPtZ7UzNCNtv1lgKU9r4zZNUPF0jSoN20Ajx7ucKnNkEqdyU+n8B4nZ
B6k+UaL9bW8PAoi3rVLMxal/QAcYZ9l/MAQtd2iSR9s2li5B6lmRriTizegwaIK4K+FlltehNh3+
KIdroozFvqD7bjjHYytAiIBWkC1AtzIcyiX4NxzoOTCLgC7ESe41wPTaIjVWe9E3IaNl5v9gpryj
QJXBJqNZM+jzWWgOZyS+kFsjkyp4woU3FULDzDPEkK7jQxlEeeIgezQ359mh16xKSHXIq59Uqvu/
4krbvREePVUNhuK9lbMxg/DutTJwEytVYB+87cwVvW8ea4RMxSv7Ggxa4peUT5cIG8ppK5uGzzU+
dbzCE6SjHAWW4yJCjbfemcQZm64oSgYICguyT5NCUOxV7jK7oiEaZDPZVI65mNV5F7CI/v+PYD0I
Z/I3ogMiHZ6s3Vu9hplI/7F6NsEvMzREaBX+BouBB94eyeTgp2tewRT5c8UX1MgJg+OtsPZf7XrF
9/hElkef8fvHZBUh22pXhEeF1kezZiCaCUMUUpSQ64NIXaVsf5nY57YgP5afZDXn6AwaQNttAUhF
PTLSPwZwuVCAlkGpVvAv0sqDFBGDl+jG6HlzkAmn9CfHWeZphtlk5na2OdMnJeKoQinLetJm1I7V
mCqhUx9cm9gSpNl68FcDDFksTyhAlcSj2BMtHIvkJElyywjBmqfDMLBxFiplDlIlj29zP/1hOUYj
YYXub4A7xBSAmTHQd0IUWPJ3BcGiNvj9WgyylYsH5Scq6SwRc31vODhrkRZMvI8afN1nEaN3GaE6
xRn6GPlAgZmB4j6ChljqPqi0FWG4Aw7w0cPGmq6AI5q82cCz7pQ3sI++u22Us5+F4W5TGN4ewAXO
QRLNy5jmfDaGidVdKe5GI0m2Ly0V0RjJ49dAmUOzOgz53SI9jHySIiPu9P+4Wui9QAm+L8HyLhJs
zsXr5f8eGKkY/eqJIFm8J8UvGwaAITSEYUsN8ZUUKkoP9hjE1UOA4PLtb/YU5QjwIZdaN4NX4y8o
C5lYMIUkegWfQ1RIFete6hd2yax79mb18vdLtQk9fEAukYO8Dn6UElpjbh+hc/ihAFAZO9wcy2IO
YLfXG+Xa67Atngu3iWRFvq25ZSzEV3SDJ5BwGagJ3OyTgUvu7TEYF3tFbDs3XrfXXl3dBtBWx/lw
lQUr9DiOtl+0QyblBdiHURDsL0LmY0jk8fFwwQxHI8oeyJDy/KmcSXrdgL4oZz3/1mlhsYav6zEq
Er5V7CFE5rmQwEkDMOB/zQDYZG2hdrqp2iLtleS9fE8kJ0LHvE4cDhwgsx03RfajPdO+obAMWsH4
ouoKS+jo29k3maz7YLbUZdufKR+0hhmhHI4xngs+VY3lq8EC+jUezbc8fX/njZg4y00/meVUFTSX
OqLtGt/ukxxF0gVImxwkK/keb3UnxluJkpFdR01ACdnuig/t5sgNTqrsG2v5v0bVXyFejK+4krut
2cTrqO58chbrrOr4asrgaxgugqoG8atzoEsX8XWHljErh3M/wl3pjCRe5E1C4KWbhFUfjzU4ANjL
3BijIldTuQxyIpUVgieYQj6RoS7zXKqsDLafJlFqB1AIBfJHuuUVsymYAHFy2DWF4V+rsakYWzHT
CmetvrUGQlzzjpEY8X5GP1Uv4ESTy+csa+sRyb1+xCnsLQ8q4y1s+TLfnBI3XYVeByTRSVc4/NsV
9zVb6o6YObEtyshXtfcYWFa/NfzAJkbS5kofc6W3z2ClYgJhiFEjM6y08VB7FUgy2NUMpuBCQ+SE
o17he8IeB4S8MkjXw8ctDQlhmvGI2KrUnCRcriMnnQQMPPKVk+GA2akFG2NFT2tRJ3gubwnqdjIC
gwFYLuK7qOnnBGXYHaTi4/5LRbYjxgoj9ksNzCsR1eKTj7Zc5KMIHvUu5OWduvM9Mh7fdiLpPX66
b8gblYzNj6Ch6d45nrQucn7nsQjNU/nj36WxOxfOHgcCsMGxtC1G0yBWI6RaPHVmpRX0dlrbpedN
PJuu6/7YiNh8P6uNqhqVabhCvnkb47KHPbv15CO2PhzdZqWTUy1yCfrzQyyh+LgozZkAEKoIpXx0
RcqecIROvJfAEIlPX5moJgMDG7n4JnmyhwwNVPAl7SjKxas44dMaLJph/9HnlHaawdsZf/oGwTNt
pCjQx91vgnfFLOBB4bk/YOSjoA3jtJ07iCJdc25HvgE3vdZ9NRgy8e/vAnBbZxsBs0rnbEXsVOfE
a+iuILMoH0aofyUsKzLe3DlNDJXkagR0LFkLPcP/2gGNw9RnQBENdLyXtetT4mNR+KIUmKDbnMCg
Fj1qCnPi0EeH2QPAbZ3EdOZGq0khA8G7S6kNlUQcFzY8ToizKIFGkakkef8YKmGPbymLu/BqmqCJ
lLu743YP1r/4fv/Ihw0cW/pMvOoXtNziTaYduo/oCBmF8U1W9jC9GfY4Zn2SrtYavlfmYRGxUt26
5l0/PRz5320cRvz65/ch6uyI6CTbDuZxHD937F9b3Qr+D5gOC5Kmv+d6lUupiZXGvlBkQFxzLA+R
v3gYBSZ8MFX/rQ/F+/Zzuzu6dqcJLYYqtddQ96f6ZFu8Ltxk/0UvPM92x4rNbLiEiwY9zmBm0AQH
4yu2BrAlVNwll6EmDyjHTE9HheTcju/0chb4XVujPWq7GOJZikbK4suJfG6IZ/ih5tnvMc3KOIPO
34nXzKFz573noCFsQfkvK3ndJT/5l0RYU0PFbQN0kFm9tmTIwFLNYd+aF9+3vB+1eE2vOnCgLnBD
L+uVah3Hsxi2ylM3xcDp/bQUOP5nUFdfsdG3FXUs3i1GQ+IOX9wxKX2Gjc18sPE8HFbhVBhCL2hD
w15TyiRO+6fWELjVuOdNGMoDpqBXBOSNMnbaVMqQgL15YsijhoySElU+5jl+mUbQDew3X2OsCg+b
NLusiZ7Xw9oTxsvvj5Ks4LTW/j0/fHAC4Z/SaYXGZWS1f9jp9eOGQPDASFPOfb7lE7yW7Gg6wLyP
e8KkH4eXVvyBsFLrAhhNpIZqkBFLpuQZKVjiqqU8GYWK0RSg909oPQOgeasouV80wMK0qVnQszok
DqcDrc8LUfWlCfxDvWYAkPTwlCmhlN08tPOPTMLujUNm616q34Emc+qNxtm3U3adGFXVOucq1nc+
5jAA6n3lSzEV5UYEbyh41YBr5z/9zvsToiBvfJYFV3+unB9CdpnncMnsWtwvIZhqL8P3JZSKnQ0x
RRf890cKoA+wZCaU2T+AoZ4Y9GAGBAevW0Hy3ZgGandoFGArCa1XQbiUKOIE9xR0Bixhr2kZUVos
eT6lYPHHUFwXWRoo3lePX9ugzEr4tzM3sEzafRUtYgGfnFgrYrxk1DhOv/Ic3BWxBSp3hUPoFc8C
po05ZqxoUS5YCqUQY6fVh2mAXqB/+YZ4kDLxlzGbe69EuOJ/cxqpCRJS6PJ18KS3mtMzhfeNG7Xl
j7A0iG4Q0J7g5ayOVVXkJUzO1I51jb3yMBPebNkV7RreNS7tGtH98dJmk37phvJhzkTVqde453PL
6S+98V6WT2jpzn+SLW0/DZ3iIyLS78ker7NcC1Ld8qlmqFAPOWmnQwSnROYGkRUJn1VkvxmzvHHK
Wmcz6dobWRkp9DxeBwh6HJrJn2nPSufgN5oEV9flEwQ3p0nNBezaJbpf3rv6aquFbifVm/8d2T/5
icNixM0Vp9FeF70+A4o5PoCHlzeBHN8ifBX2PP7+F4cjDa5htd+JVNfoBGGV0YSCmk5BBkLm1QNC
7TNEOoDo33KEeqBq4hNg7YGCC+PeMtnn3ZNE8w4h8INMA/0eurQqI5v0oYggDtUo5S8jVC1nI8aN
io2vJLkxE8z18smhCFEr9DU2n7LqajR6vfGkErfHzerCmFZr60It2gLrXBEJ8wAUJmr3iFNhb9GO
QITyREVmu41UPhcSeOBHSAMiWWAYjf2fp72WG/ENfJMmhGDu/iQOmM7OZxpsfVB8PWK3AeDJgry9
Yve8XvFkWQgo8QUXILgazRp01GftKjy1MXNvrBKeLPw/ikd6oOxjbLBQ4eMFSBfWEcZQEwT9Lj6g
/5nI8I/+H+wXUTDo/qHn6kTx/71PRRSDXqzNtdiWHKSSpJPforJ7EIqaoyG9Wnuv9t5rZDsCr2NS
GfPcoxVW4uQ78OWjv9/pbTJEw5kDdtrf+LxzmfAiPNUbIyl5Zi2ZFOf7qlDc792p4nNUrlc1KVZs
7vJ3EYNsjiSEhT6FEibztK26DKIxAp8ONwDL3hHCODCwUkgU0hlTEsPgkWnYu/f4hcBSrg32q5kp
21RDy4sVaW+rvd8Nfoj+g2BzCQp6MWst74XUTv+S1KAOE5alhPbEa3ZDsW9DT2VsuGdpDJlv/MUM
cTgmiMAyaVENyXOJwiOgJSwkY660boj9dC6dbgRTJbY6Ht3PL8T/TBVbQ7VgcIiJOgx59pnHyq1g
0tj60kdyMJ4h6F9OUJjdmhwWYZgMmt3MYtbqgsGpFn5vN9xZedBy58g2GKI9an52DwowBryub6uN
+40IEnViRQxPJUdkZhfq4w2oNZp6h4T5fvCXu2sdulehTEUNfioWZrOLzmXfut8OeG7dtLHNcX1/
HeUXJ8gmxL8Znvsf2jR++NSmFSDu1tsCX5M9bY6Bi/rvJL3GmC9nIj4PxO/6JV9bYhW7e/+p/9c9
g7A4EzcccbwHus7F2inEYNeDeBDGTpHvr8gWP+CF5xPyuFaQarexb/9kqVZS7w4d2x9/hhfzBeHT
MW9Cez5kCUfGRNax4lMRsH9s4xeM9y85KbH3IJBixnv+Atv98ON/XcbHAHpJL5q5wWR8BhWMbHXV
nafSG6Rgaqj/sLIM2B/wsKM0W3HOJbEn6a4FQwOMgdMdeanKiW5XrVxeXLlSxsP9TElpNMM3llqs
Y7I2cmuO0Hg4b36z0UlLtvQ2PS9r8/4bXtI04Mm+UYemkxvgQ15Trz00c2CHez4M96IrKkAS1dOp
aF5+hvGaqwkUgqrNe594FDfeg7eOfscTRnsRdIEG1LuJQ1XhExY3vjJcEcSTJ8EZ63NBeKUylxZv
hp2cns0+Zn3FVnFQpRCXWzpzVxASpZDFxNWVnLXfg0SwcUkqK0KYvRLn5ilwkoQ43lz5O7Oyn1H6
Th5Hus1ZiCZf8XCQhHCdxf7+DDMawuUCJpvQChjjwjzzbTBkdI4/QBySwP91ZA56kfosGzk9Qwss
iIMJVo36jA/reGi1W+zDv29sKhxtGhx+C5N1eawMyCeOrhGNyKU08NaPKZgIC+lcngqG+LT2rk6I
6l+bagSZbmu/tHUX+7/iPExs8Hl++onVIdvVu8HW9TGnQinhfJRsIdQpO7Zx0fXjItDmYRx/Ozlh
P/klzI37ie5VjhQxa1QH6gX79TOIRec7JWqqDjdeozrQGNdBYjB/Zjo3w/3Os7fbBOSrGIpRUlus
Isvz5absAKNeLW1iMjsJP9fLGUJtN466zwM5juJfcjXWgNWt16PH3P2Zuzawy7aojScEr5UJUaxj
rop2pdxAbWTwLDTfEE8guUELuxHHxOYFzFtkdFgc1gc2Z6L0XHm42/rgR7cY38bxigvZXFb81MIf
JBa9N1AltKroqM9vc+GoKmY1aJfuCpo1BFCNYkDqBGu3Qyrgyb5km8RfTZQ4MBsaGUcxnpJNlhRa
BSFeOmoQc9zNbDE+TjpdKC6SAYvU78gvNXpdR3vwDo1lKOYBnCVj/yZoN7dBLZPkgs6LjsUMws8S
ffSWo63a8d9GGB+4037Z84jyyJ00VxqV6EM8gWWgLSm4AzSadsN4d4KAM8OS2ZiQxAjz0PEEtcdj
1HjbkWjUMhufSuzRYQhyYwTGxq6YvItlUOz9rk36RcYFOadYDeefUyeGKcXkoC7MftCKkMygk9ng
JJNcwjbuRsu5DQOT2ASIQdYE347LXxGO+05anS1WZqkrY2P2YgCw9j8L2X+0QcN1Wo5pPCKrLtVY
ddnAqL0CvKdZlYaVBGVSRdIYo/z4Q4wLBFHRCKn4//mwJJ1ADDuQ7IfGDz8HUaRtmuVTjUl/SzpO
4bfNmh0hNwxJPtkJmN7PgXCs81KkkXi/034Iq8EPkMO7LNfMb0zxcOC0zsNaYFJzfupd+sfhT5HZ
Tpn4zKg+jaGVtggVQH4MaIuM6RJpBJFvnImT1E1dSjyuHusZi8pP0zUG6aH2DZpvGQP1JznVsHfJ
8axedhk18SSXaydmHbmIfC7H83GLX4YItnFM+fSrjTWSLtRdtcAJ3EqnCX+ifAz4Vn7vuG4r1c2I
W8p9AzVSA9KEF/ZRg5VaMja87J2wn90UTu2xUzDkvNFMqqOxN2wc1S5zDtV7d/KXLA1qiwI+tLWr
pyGccRclHSa8VnpZtRtQ0E9VfUJeeZc9EfnwQPVrbXg5BF6Ezp6z6qF66fihI2WzntHUVhk/OcuZ
/TJXKn8riyip++m6kwDRsfMZ9RWk8CMu2t25r3pD2+ERiqEMrYZcN7m+GcBM7F5EvvoUfHjZg5nq
Y34Mv3kRbOnR7GlH3nKKefKRhMvnSOh5ALXDDLER0Cfs9T5A81qsZXhLvStS0l25zkYlkuapAjNO
Del1yyq5uMS4bcVCckAUAq77lCcZEkYNPmKgNT+YzSujlJVdgIzuWG/+0cN2ItljpfTsXXTIl0rU
jdrewgO0pb10zPH1Fwgbqf3T2vvF6l/b8H5zJ6a9W4JqUCF+b6iWY2pTiWSGr2XGUsgyqDjdTAib
gZTskXtOl3lkhEvdvUNwpG7ckTLOwUzBh4eLdvAlIdE2i28F3sfCnB79S5nf6lq99dHl2FQRTR73
Q2uhfC4g0Q2DqcnHfPuAdkk33eb6ztyTAC77EcrRR9vPQ5Mmy/pR6ThGC4iDMFUBpICTgeYyXe5s
QaONhT0tM3FLkD1kfiZ+TH4Vh0+quH9nBonmvSoadjpj+AQvIjX+4JkaNYHSHBDfLUkmU3KihZY3
PDv8dgw2Pspk4hHWa5gfdzK465GTyyHx9qZCrhMJ1uUeseffXLI08uNaSfvAxXDIceWh4Ev1pjkS
2Qq0J5GtAskCSGUidDZq+dXLs9SfUMd+zJqeyxXYBZSwr7MJXwuo5lG5BAGge+FqHWBu9S8V0TPA
EEGWMlPA9D7Uf/AUQw2Q/4gDL6sIsGSTPjcboaV5YN2o1hID9/veHxtax6N+Yac1foGZAC7LrPCh
ifSSVSrkrkO55fg+jOLDpo2nkZD9rTpmPHLkW+x/syaPbdE5st+S86uJvPTikquUq5syPgsJjeHk
8bX8HexuUcWAFtGWsB54BVG0HVVDPVjqObJurEVXIkxksdOZWhUqQvFWxj4AXqpeeeNdIpLHXvbg
17CC5Rx5HeJK9Xfh5A2vVlBxb5Yi4yQW3xGnWCV3L/odQke0ewgjJHnNfTRkfuVc35S5fg4voWLE
KpBN6AsRYEVilsRobfppoXlnHLc0tm4DhEi3jcWvheyna+t2wmPjeIB7HqIU0C5k4CW3hYrKq4f8
t40lcCuHAnqpA0CTOnT3VcOfmw7UNYsPkQPqYqq8z6fQ5EtngNMUrgVB8jxNpA3zr/SqHkeApQjl
OP5Nr8qzHJo/0wpxyMsa8bhFcddToZG4cjZZE+uWbuSx7YGAHJ69eTxEp8Y5TsiZi34Y95Q/QZ0/
mS261rzW92zls7Q7krwnie8FKspzayicUMXLQRVwxYdL7YeaDCL3VeRKqOEDIoLjKyNnFnWVqe2F
aIdO3xMG+cqIVo4RZsB2+vn6y4J90sA2S/jBkoCJUed5V1zEFSNxCRZQrLdMq76YpCymT3yYk/fv
d2QHYZYuqikIwI32rJFEePgx5WlEDBRTJQse3lUOHoCDTb1oLDRXKPCO5vEZKQm9iutBRmvYeqe3
QV65Ed5CArvtAA1fH5SOh0PiAuudNMF946yZUa7zpaKNDDXE6pS3tpc17NVQLhdKLkPRbyc6VdMc
O1WFnyp4JF3KDD3mjoBb97q7Qijo94Bd/ZUBJwKupJBL3FED5gh/ahTWkwIJtJf7LAxGKZShN6JT
DPiZ7gxdSrdAK4XYZB9LthQtrCTdo1YoDSDFTI8r2FHMdmigl0x6Up0G6iM456SyT951QW0GjsUy
0VdyKnvM1OYNo5cFec8V9IT32DSwHOI/RMf0M0kLb59JYxOcwucHzrpnby1vROGVL3kOwFJEyhkG
1DHy5I0hYsxVcFvpCQW3c3RxZDzgn9t1R4qYoHj4BoagpZ1YJdJ/omC8CZoXocVWFhd4uo7RRs2X
74UWHY9ykcnB7/chZQOpN6O9Dj6qdZj7wQWnJ9pYkvqoEmINYIlCSMnwZs7A9ygfTAJwTFNDZj1f
+1vyK7XQtibBjf+wf0n8cZOgPMxQKqoIk1S0J0fZThdm1RD11rHufRZzYDzqvb+PCVnvpWmPwGSx
cYWPEejoNwReeLSLBhT5W9VfforZojbPrmmUKjLiKiF+1BEA18KKtR/b4imKZFhIkKzQA1bTWGju
hqsRVk8KzfQMDwPy2rWLAs2/IoENBBesK5rz9AKJPtwhAUvdgZbc5hnodR6lwTeiI2OoFvpf9pPX
eANUeYFYDATma8VJts4/RZoGoSqVALd1wBpM68sg1ptOCRSMo2VQdxN8TprXC0VueVb8SKxLBe26
BXBErhq2/ZioISTSubUmNNG63kp0doK86yVN68mjTiZkTGoHdYK66DnFA+cbHicXbrb5fcAoz8Lg
J+l4LICvTfckK/mn/4Wm9IwkEjtpDVHsgutrxDqaqsDkLOYuD0DAHALHxI6I7bmugBVhh4dqHqmJ
GpOksghbzaZj9Etcy4MrJGMCBQ98uLJ0sOH9wptsfPv32wjrkK2mMdT74arWjclKR/ix/w9amYOP
NoAdCO5J+5eYA1KzSa1eZgIQwka4yQ6PBnFFc19OFR7gClWcaXhzOoRMM097ECV9nODfSgNPNT5G
U/54Q4X2TUuyrrWHs5mWk3VtEQ9cIfFExm4yqfguVZZrXUthMkbne8bY6Ep8sO+akUfEqUcuxJLU
EANZqm8yYS7cmssLCPumzI6Bie7u3Tm2bowycAGY0LR0j2Z5YafN+eaCEH5gpTypcSGKoprBtmMq
QkjcGJ+f59cBeQvuqpLdTQXpo+kot/KKICjuonYfGRXGpQNZ5Uz1jubRi708eHVu5MCXarDzrjWT
SI9FONGChMynWCidbi0SPe+NfWIFisZ5ij85NeS1bbdNyGQzuUO3kutSCw0IHRCw7SUJEQfZT7y6
4GVdcJYMO3HqsWgeqgPzfG4PHFbp/IYjz5JGxoE2qUPyzkzIFHcPvvVBfDNAIoHSfCB3Tb7Cc9oG
TG5MCHpZ/ZmtWemNOG+gZaan6nDdm6yt+0x9iT/dV6cXkLIaCGAIvtbg3MRoawH/FWLQXff3hCwU
RGZcdnHAhJTjgCgbM4rOZwqVcFoy7gOhF0wG8o5Rdk7SeRwvYZKaJot3/pw99nsEwXem6DzoGILA
CFsRnFS7WdG4nOGjGoFCqAThHhfW/gjee9Nuj2QGPZ1v+lunsWRbX8/1wLjAsY8vxacD5LeFKF2o
K3TKVXTFzEHTHuKuFCCOwLl6odPh+4q864vAhER7WypT8wP/K8Oo97hmPX1hKX2z1ggX+mrT6GPd
5hv1TsRgVO/d1kk7ZJpubYqN/RnnjNsDex0MwriXm+gJC+cZtPdzaG71/ExeW7PSEXtqidw3+t8K
jTMJBG8uPJSQ+Tp+5/nLiCcf5t0QzkthWifHbht3/rO/IkJ6HPUokxRGfKuikJ2g7vQut4SKd2nN
8NW3FEcGT77fJ99EC7+s150DpjR/G1eEnT1ZOTOUP0SZMZu/22HKQ0WMgAk1BA34BEpdEj34aGux
a5hSrnvPUR/8QMFUiEPCuOHtppMvW9f4qsPcuCw7qmAqxh98NGvShh8yzzyGemUdRs0QjzMaJlVW
aVKbqX3K/5VxHp4Erdf964de1kaSjEPfHUyzs2y43tr2dWRsLgVRTwqkSG5QhDhgqwqaiWb/JVOf
jAONL4FDbPMu54Hz6ROOXWr/X5IeyiMUDeSn/VznosXt0Racy7i+Y5BD4ylh5puG34dYcx65sowf
Ket3UPWjlOA7DO8Q6RqvtaGdYA14ALyEnsa/Jypmqh/35oXaQ7T0wBAwj9MOEjh8yUAHsqnf+jpv
ylzna/MCeYEd7N1Vhq6bwuGhHD2oZs3i89DArV7ghIHgwzUFICW9jnhfjToCWINEpe3a7TxAoN0M
7JE9Vb3sQAD/HeSbhdzJKEnr7whqJc3o9+2iD+o0EEJnyKgzNWZiqAuXgDP5toApAHn/vDz0QzR1
ajAbLb1Us69MwVxCUmVsaIdydk1SkFBNMhT/h2HqL0Ffvie9z+oi631ofKvJXk8/LnPwSFFquNV+
2Y81VyngsbfdA3tjXoPw7+Bl46x16tGq4xI5bHaWv7ttfX2gxwU0YcNgY6dRpqtN0RctvQiVj2xn
H+fHPaHpZGP3/R5Psufl82AhroAWSsCvLkT8R6tTd2D3wrIr2k/Aypi8z5Wmj0kGN7UJ+TdowIDR
uF/PePPy9LR7AvHJXeluCQYl+85hksms3q/OhtOxl1SN/cOjZwM/pT7+cBMo0KzE/QM8IkHVtk7K
BTQ7/gQUR7H+4d8aP7NL5nwFdeht53n1BKuOKdcXDKajkEEaBSdF7ih0nYutdMke+x/Pc7mv4Sd3
8tCIFFA93toqEHODJByJUbGHjO3JRwKiPkCLBYfGA97nEARsJBFZFH1GrDjrTfKGE2ueM2K0oYxs
G5dMImCLhwikeGcXumAauCA+ftryuiZE33/16ccLRkYmOzR8hlMp2eokHsUox/T09pNNhvnufnTF
3DVOiTfgnK6B3Vpcyux4y8iJGTb7STu2+scozxbpNLXWm8CUZ4Muu++VJLHaCReTPrvAU5TnA+ht
W+nZkHOUrAg9u6Fw4DUGjz+E9O80xwCTzOsHjxNPl4CJjOQHfu4XioZPg220+Y7Dmu1l04iZ6nsU
xppLA/wLvk2kGOWkxIAleiBQ/qd1ziDEIMCoSHtYUq5qHo724tJL1H6KNF0tgO6xfsrPSz6SfWo8
01k3FNClIQ+WpUslAycn+bFN1ODyp1kEvwsGFQs2EX7WG/S/QKTxicLGuVG3uUAoLRV5jn0Td1v+
OqJcEDqCPRM0Sf8C5LGX5ZvjAVtUlk+H/5PuS9rPzFMpnyASE+1yRyAilub+5hJ/O6J21Y0PjkIL
0CiTrkhvOhrtHJrg4QBRXINE//BNUPheB9/HsRsmsyp6kdmyl4W8dAHDBgbDZzxQ5+QzOTETckEs
jq2diV5xlrsr1HCWMSegvaMNVQoYEuRvvuskNXOc6oR5UIHF48JquIwTT1Fw+uN83D+c+DYNDPAU
nR0uIUrEwagBQSlNsIUeiSA2rRN8nJCHAtTAOZ84Ys+rMd9LB8ERXvu6YzFXC7gl+3HeUPVLKkJV
eG0/D+S8bLtGH9PCprAGjsPTEgJvJOh254mvTXIRCMoK7zcaECcGwAulwhyFKJ4pDnYHgwpiVSjY
q4oVtHHmsKRCinsbR1rJ3anxmCra5eDaouNJawjUHy5V/TXrjzZMr2wIgpHjfWj6H9hhrreyAjsm
ylqXw3/Bt32DomPPM1Tjfbjqc7kail8Y6XXmK6nZlx+5IMv7SYWgkwJCkU8Zfo1cvTM6/YPROFqi
o94P84QDpMo/hlisDAI3zg2SU+agA/L0CSuPKjgf7GWBAI4MfqBA9zyZWZBOuNa9u+mb0rEV+cuK
jmaoehCYhK4dxFK7WTf6RIxE2NFBDfsN7+yLOmJ4tmP/nl9QzD9KeoNMu+xRcVgx5ZEWqmV88AQA
fTnL7jpK33mheim5wHqOHpvUo2157o/nw6yEqbXx2RRHw65VLRy74VzMb3A4I6xtVHpU1SokxePX
ilqPMJTDtncjlqiUI/aLMRYbGUapKDeG5jYYQQTiiaey75WEgKuwYqa22vlQMH+QVKLWKeVvc+Vj
hJWPFaVB9eoPW0wRRq4y1ruxValoG1Dt+mOI6cmnTzgV2lcW+wtaaUU1YR8OQjQ7Z9OY5EtZH4l2
mJMWQTkhCHuqwnU6z9KEBeDwSe+rRTnQl/e2MhHHD8zlatSZOVBwSg6V4aK/HvHfvrkqsQKy/DGz
NI0CSsnHi5joTci712USvvVtJ1E3bJXH3NexV6LMVIBjJNhO0MCB6q2JhthHkSNvpyXx/tppSNx4
PnRZs8JwKB/wi5kPVxwPoNaofmqmC4xeCNuQJ/vBdpz63PIwrFl048aJRDmpvdwcGHToQvjLgWdB
L0bI8Wb+f0MpgtFgd7m5kP3enYHqeffht8e5+nVatPjINQmkcK+53PIurB+TGcwp2TFJEHdCn3/L
F74XccrruwhSzL6fnkdDSYOwhrSdKgU9kfJVhq2GyjPrVBjim1CBb0dPIAHzOHZcuV+FMta5kym7
KySpS0c8GACH46iMnoHHe9KOuh94+1DMjelTJvGGjEUL5fOZVZOBoMxqa9akZBxHrrGHawo4S7Wf
cxlMD2xAFFARsHYokXydjUEb1MNCr6aOaAN/hm+PgyBEuWJxDxocyzJAUqyL/Jy9SJJLE+Daj1ek
HD+kDovYl/L0F2uOSIRwwoXVImDL84YIdkH1wyjtgfM2ivONKJv+kYRdf1M82C04yfHaZvqbvgDT
BbSjvkJbi77qlmq3iKsve5wCaGPstCPZWx9WKi9x0CggqNEOZXVUfykq0plzBR4GAadD2GBQKITE
miuLPhJ6NSX0Ln+xLxHPHQRGmLKmX6eelOpPiYHe28PAwBQOtn69ydVPHc7mhfJn3B7Nd8ubL/Rs
oqnMjGSVTZlhxUnRCVbKFZtTbTmAuVL2uliiY3DzmD6MO9oCCzf8xK7YI+JLeuQFuz6OIjTOMI2l
uQc3x0QtiFAzYT4RMVTdQXzYtva11MrII7H81AdaHky4ULp+qdTV+uAgDnEmWgXOqk2ukeiMGwBb
Gjyuz1aNDFYHjv6PYSbM6vb+jJZLOvBrsjqs6aJRs1xMfgcbSzDUj+dFwzM6+r/oPKCcoE2GeEWK
H+ANLYafOsTgQul+qk0LxoB+WzrFhj2amkgzb8EtB5zgmBXctCbR6hECBFA63Ev7w242aRBEUN4t
ufy3gcMS0uKvbUyscUxTMe0INUB3TPjHWAg2Drh00WHrfmYgG/43LnX+x32FLEnceoKrKuGrlyR8
yRp1N2cgPUatBfJUgetFYblY4YxAoyf9mTccxdjSKWbUSOA36X8UQy354qE3VzzrW1xKgb7Q2Gyl
CYoCf3CRBaM/qnJ/9pkTJ5mSJ7k8EMaA3unuSUbQv2OKLqSZpX2GP+oH+7b1O+yLLH3RaFPSxitn
eyDaHonhAfYsZBRVyyxP5ZiH33Th9zqMbpjdj0KwAG/PrAvZYV4gom6bgWduuNj/p5tWcPbrKDzu
G0Oq6WUd3pVmieO32gMCheDfkP+ogY/H/xxgdikOHhE3Eqd607DZGtH7CERPWJkKhmxutkn2+G3U
Xc6CHishGRGDa/jlbe8iYNRz2KgEGoPsBBeI3FcrQQVAB5xfyuBCx5vJNoFbZfaB8aQaUh1bdRnh
DWuFBSI/90Xx2xGGylFX+R1CjwVuLYMm19F0rbIS6PmbKQJAAjfTgMnGcSctHeGuHB6pnlR/H6kg
4fJhqqKeXYqSmdXBycyLUiXWbqw3U6UgcSGZr0hyY+sF0keaX9od9j+MFbb3GAXeqYZ5GMyeOKUS
/k42oYuMbTOuIzy8kKUNHHBTClrar3Rqe5Vq7WHPveVXH5/TSJo0RGiaPpqH/KHfh1aca+EVLceo
cTP6YzI71XL6fZom4dVmLNqUnJsD1XqeeIrnt9DFW71T9OIbovs/0E4g5cyQXHMyhu4tlyTfAj4u
eiXS90QLasmcVMrKar0R7NkmLsjYoan24osBRXX/EUcdQpwrc//a0gzwuJgVz0yDv/sfzEPo4V2o
CZNDINYR7Y10Oz7bbZTf/0zeCtOO04URGGu+h0FfN2CJr0cLInzhsceaTovQ2Qh2MQUcPkcK1q+3
8SV0iJzkbbemM7sm36uyVSG6qL76PAf8NuXhj9lB3m00OReQUkm6b5HSU/qQwcliGnbl9LEoxTpm
Ehf3ZYKt+U2QpiD0bxrEc0nBe5a3t86jrNOZ2QqqJ6wxQsIkgIwCA9Ec+M07bpQjK0xp7McsFefh
6NjteEmKvSE+dQPrv26TZP2/h/IbCX0UeiEYAxzSkOCMq95VEQqkbqGnPZdhlSeITLL1bOSI49Ex
gqVrJid+x4eDmIff2DwGj2mRDw73NBavWkRlqdosKz/LxIvIR0j69hZLYpkTaNn7rZmX+xNNdJCo
z9q72tct4ypIXk6mF4km8Kfce5UqUJLiB/G3TDENyY65rcd8p4F/z18JD2Qm51t/LgxYJ+yg4Qan
03F65LG4dSjDDApA63gQgbUDrNFLscHhGhddlf/oXR0RVJAEMowTJ2sAx8AgFR5nsPATmittjICy
DZgN4mQgWeDJtoYcDWsHShaJ2RGZNPM9dSDrQSNWElt3oBE48AegyKTiWF8lEvu3XgzLlE+oFOIc
fPfu2mcl24T8CvxnUuRW1vkszeA2nrOUF8EH5v6KR5Mbv7ynqgdWOMGF7q9KRsaDNzROqLSu9UQ6
J4QH7zKRjbr8hBd3agx4WY8LaH3gQFpuR7ySYa7pyXfVVr4EFhK7igCrvVvsfFfVjCCOOWUmxLJo
S1kkHHen3Z5U+3mn5k3KuCZvyOSuMexqCKoWS9i48PaDoZ23VOgl8SgClLzvyRUnzta7vCAol8Gs
titrEXAQH/ZL89Xq2odBoEhUEiHLg2XmW3KR5mrSjV3acpjiCmmbnaHP9Cq0zyPUbs5xMJ8iMGwV
CKT4KwSOoS9cX9Ta5kSJkXL4Ake4Td/xeDpGFBSkoJtXvbmj2Z5j5HQmwE5Rb3pWaFGwpbyCehgA
YT+o2tt/GWGBUjTY1S+tJLVU9LImKaHRPcGMHUVuvFWIoOto6xpeuxKbsoqodnBhvjGHy/6Hmm7U
PKP6d1X+46rZsE9FLS4dgIpMaSF7jiWQapCfsVafMC6eDK8FxJqdl/oFoZS9lLuOE0Wh/gew1Hfx
e2ZMFn3LA7X2siSjIZgmzL/p3GQkn2SbkZqEZtUMzAzxEK3xp4rRBzfCq/NtMe3hfBomJLWNy7V5
mPPUk0BmaLi3I/kd3jNiLteMvPmy1DB3sJok0c4XZqTf2wmvrWi7pkEnNGhmOoMHQd76tITYjYD9
6WWNxwxMA3eMC8o1moL25EM63tc6465MniNzyBegSKQbJOkVUXiMrj2G8B1EUesMp6q5bCmdV6t5
lrE3vNXK1PWYl+ctpLZXcGpOI1Mfr3x9QwMUXpReH2iti1fty26++t7oD+NXX2EJ0JhYDZQfhwbF
CFPdJofRGZsE2mHte/lp6wcaIuWqHC6NzzRdcCvDrnKeKuxlfXSzT97w9NYISCGJJqApbhRd/W/h
k7pYK+X0aubwulRnNHsHGVmyiQgEE0sJ5rrSHsnZlzRqVriYi51M1zd4CQHIYcWhJlietzMfJwMr
QzaFYqDY0dWC6XbYWg1NTGo2rW/Lcnj1TyC031V/Rw8HU2q445HzSOSVC7dELBZpQnozbTxsRNA9
9zNKO3tDkOmVlwDKbgCrvOXx2ylcUw7gfJ58ljW9KBm8KKLRadaHRaWPbPAr/o17FM2PoyhtLpdh
pZXpIbpkKU4CEpCxYobPcZ99AqCiRExw9ouq0RynmOfRmgagpSFhJF8T+ZwtHcBxZ6tI1bUDIjlm
1HnCLAk/BtO5d0h4xL6fGClfR6ylHqbkheaX5R2FosfSWnwxf0C6qMIQA6GGdZdXew9hTEcqDwBc
7MsT7vZjE876jg7m0ELOaKY4Nhb1lEWY9FYh3L7oRFJddh4334G9ECUOJwGtTgqFRmEanmGjNHlW
hgR24XSj2ns5pbzoqk2hK8aGUhbrcJdweCb6ojldlegitcilWozquWWL8vGfg4bTLSRnTH8DG8+/
hpn8UrL6Y2/jYVtq/cZM7aoKjjx/PyeQimJNSUXTzjvr57v+FawIXKUHQGPoTcVQDqS2GXdlmZMD
JdKekcxZixHLgZNpYvg2nfUfWxyyqVaSFsR21YOTBiQPezeJBbt6J/pDv1FHKO8MlC5wLROC1VAw
OaQwRZC6hSrvd8HJxqif2H24rXLT3ImmGcWCIbmt+XVkj6owneXFsoKkaLSGA8yy6rIZjAlg7Wee
8Ada9sUtcdYFfKd+GoMhb8E3gVEM/el6SifMW6KjTnmoMz9iuZ6UYSBTyyFn9TRkD6k4juVa39/S
TwougJgDoGCtiMoYP80oj84FihWribf3hRVxqPwd2L0NWPzv8SSpvp46PEtkFdPbbOaoPhY+fRFT
BOdM8r88OArTpzlxjOzcI+iEoexGORNZeY1pIz6BJW2NN5RzxXj5JpYzNMWWGUiqMywItSyMVD/U
mbawzaXL+aiPsceF0v1G7sScd3pc1aRrhQ87r3lg50uiomV6OfTk2ysWQPRRFs1D2+Q0/c6f2Suf
oXNuNR6ka3GpKkm9p1EijOIoMNnOIDFFtCWDP4LM/6emO4eh4LvAn5J7h2WFFr1rW1jJgMyTRG0M
mK5kHVzn8lURefrZpEMSoVTRZgQNM6pSWxpQJZoPCx9uTd6tn/eVV7QE+nKOE7QfwXdk2A4bGGra
70tR87EGGGyTvt8I0lfp/yeyzwNRAwlDx5HIeiTDcansbHwoKsWFJI+sOCxAeEqljnBzuzlENXiU
T7R6vsZLsIrGy/m9PMecFSXX6ZfY2i6u3O1bCLiv0czfTaKNUp5fTcLmBvteFQrf4E8vFPRyj9on
Q45LpkpS9bb2CqiOfW14bjhSJIwZHp4czQPXhNBKZpsEPp0lemEosfviXRmt1ygZ6UDEm4+IAGsv
5FbKN3ZVNbof0+9dKSgTpJ+fJwfPHT0NWoqEUso29WZXqqeU61S464Ygn7yTf+STM3FRcOq/cbqA
wdKm6zUGS1zhRnJ6etEDX2EZIBRV0Pa9m7O/fa5Uc9hPiEoKnggGbvfhfnWLSIt5ZxMeJFo8KAt+
n7fjm3UXUSkHCyyHadJT35fR5vopZ9HpBweuJYZfwieEINHkEdExzMWe2wTcOpsYmww4nMU6YTQB
BMEBhCB2LRMVPbwPFwueDPi0xFDaItnU3sDxdAoz8hlJqMKu1NcYD2UB6lSI5+jxnReNhnxn8Xxh
iZZPzKCcwrSa/V+xOpYYCY+rKkIfRtu62qhzJdfdI/2X0h3MkG15VCqNabACvaqHoaB+1xll2PGm
GThYyI7FeTywn91lM8ztNTiB0M5sE6FHIJujZIFij0Ti2uYsB7PJDDP6pb1ILeVVPWm6ndz0T6Pu
UwuOMU7CZvKDjUMCySta52wPBKgQ1ogwuxzMkWOR8H0te4xexkj0tD2E+sMClwOucokxMYf02CDw
9HmS1GOIZJd0HHCA10RUaZNYCsZOOWTY1TEJZ9MttIQjGSv5CPCj4tl6AJHkcgYRZaLMLQScArKS
l/0/yDH4AypEXEldgZPmQZhg9V32RK0oCLclgY0dplXvYJQjcDp7RaF7iaNdhB2310u5xALfa1lg
QIhn3MrdQmF2RkyEFJWF/HztVgOY4L6KviC/rZiIqDIQqY7AWY9CHGakRXaHbeuLEyd/lOoar6zj
YaXl7mUyE2yVWqpwUVNCwC15ofkUu2W93xxHEg46+3FJsls2Gb8uphCtJEWDTI72xz7x8E8kfADM
BovxkLpTcLPLmCnEoEUSN65EBDOFGpyDopCJ6NQEF6Bbyp2gphDRAevxKWTUEMw3S3bVmEjo7rrO
HNIidVcVs3jf8oqyeYXbE9RYufk4Nxqp2YQrUMUnqR6Ea01PuPr929LaUNk0WLgzXupRovJJV15g
37SEN7Cz6sWXAO/4ezfEaH0D7jzAoi5rKX7JFR/h7AbPcuOUW6neAZboKLZJxs/UNM7JhOBSyuKE
i0i50bWkcbb+2clkD+73AtD7h9VxVd+WHVzwdBVfBaosjparxRx6grwmzHHF7zHsDWxhzgPivPQv
xwoaD9EtY4ThhnuKyexIgQI+Q8nSJ4haUHro9lVJeYE+PutdSMZV02gngHxUOBoLLcT1eF2SdHpf
lvv+6ZhY9DYoC9PP9wTDR+nMmB58u2rUwkUKdYWHoPTBbwCUclXwBv9RNg6DVapOb5zKtxvAi3Py
fklYyXbn4XwBAFXAwivfI8bFcsHKW+Mg2aFDXGAvtoTavqKXhdt98NkY/e6SOu3q3LxOIvOoeNRX
//RY2w8fmN089OmUATirrAuDFMtgq5o31OsXJQxVAXnIp4Nvgfiz3bH4IQB+q+tAPe03aezmVqnW
h5IEq5/kyHyDE2pMbax98sqzu8OM1lEpRk5VqU8D3kAAHNSQrYkJ8aDUDWBOcKJCmC3nQoboWhDE
oq/6HRmo4d8ujubizT8iE4pA28iLVdoWo8rcrsNK5tbFr8NQ3gR2Jb48qO953bkbl44OM/UkIEJz
IL0tfQWiscpao4iIRZnnFj1rrClTepwnuO7TyfyH1dzgtnZzsIr9M9KRORFhF6I0iCT6PFX5GIJ3
Y01F+jwLuIQN6IeivqRFQq0tMVdI784El47wDZVqgDvtOzOpapnX/l0VkomE77w7IHMiAaKYlMLY
MUOW5hl3CseOwOZqy6O1eWDMAL1e2h1LtfqUKQa8R8mJ2iNF1nbT59SmpvK6jZwNGjo1TWZUxAN6
xcKDvh4l1twYHGo1SfA7lAAkKVFHf58FMuxYczreI9n19w2b6+kZpSpHk+IazhecS7HvZer4iHiK
2k9uiEsz0J0oV+GVfHzTTLdMJw2TjtDdCoG7a3/IU7t9jZkKYSa3/Vwokyd6YrwmKICuso2JoM+W
QDI5xEl3/sFy7IxVS2nxyP3yGdeVtMlFQtoFduvB6Flf3JtbjQ/SSZvTnAUiWrTwmoXqQEAZFV8+
gAOdMKFJxSERw92yMrOTiUb78E/5F+qLpwxQzg97isXUQNHR83HfLrGpBSgQvGGMFU55LX63Nezo
/0PqCLxGonN3qCSI3e7mZ0OmfrCpR1Jyryfgow0IrWZhCmWGmx4dbgI0nv5Yq7zdMmmpXL89APUf
mNm2L14igsE31Nuuovkg1cU89A/Hj3mWnRbG2/6p7WtbTeiwLc172/UeNtY/gUR+EcJjhUGldNqT
38CQT+SepIHdqp6DRoxfhyGjrCdU6/ZVOPQV8YOwFbHR23LVmZnqawknVCRVUwP3qqbJEcEDb/2y
d+KzjvuXkglnmMPrV++hmeaWTTy0jUBGxsdgFxrTIvUIuH714OIrrFMwcrpcEficHNfOsvi6r5dU
Ps/bERzKN6kEzOdWH++h0MCJypvynLIK2Qb28k1n2NRR1frUPYWm6e85kEP7y6hmAwZFvOfMqafU
RI9fNjZYLaTV2sieNWk6u72DvZX0JKAPJBcYSUgRU2vx0fg5zD9jRM/Dw+MNgpnC+/yq8J5WL7it
NGvKXSEfPW1+Po21OAXsynHtfi2mKc2+gzPGYoN9QnuEFnNNaja6M2SDKbdIiavw2/BNIqzPITGM
xbfmCSpVEuNwWWpJyUSptxfrhp6RUDDF0BVqPsHgJ2muRbC9b1FGR5En/8vGzZSq35fIG0OnT/t5
j4yx63wM7Thgm0QP+Ct32pdOtMFMDX0nolqnyApNTbqZZ+hrx/W+4nxfQw+k6NdtlNSh1saIg7BK
AGLFDXtvEbuMrWt5eBy5apPrxiNJSEJ8vWZ84kG09YN11XjL0zAxk304mrjXACJV32QamWqGLdUy
E7DyQBJWhVfRDe2r+P26dnTB4/NwtWeQJnoMwcciCKcuoauhxx+/PmnPw/XbqbZRlfjkzg06AuL3
5sn8aeFseEf9u24SH7G2+qhlzothUGGvV34RU8/5IHGvmloXcpRv5bbdLmxy94i3hk232RXdmlbf
T7NQp3t+2yPsTiuzSaWTXGnoyYYla7kXwSbERBK+6rLiKPyhtQVQkykZ69Kdi1r42dYYj1gakrK8
hKOIL6ajAhYRDvAwKI5yef1/S4cur+Itx0Op7EqcpNIV/N989CynOVdHRUV7LkxpZ98HlyVmIxg1
vdm04ZTWATZcXGMde0Tf9lMVbot3B1yuHnuW72vzu1Dg9fldMdpE1z89MAIc5WLg5CqdW431BtRs
ZEzmUGMmeB0hePgsYvX07c0D7shTH/yll4y8bYelUftbPfEgl1aDryLVKyQ63xYsQQqmv5Wav9dn
/8F2HRUZlO652ahPI5STVCOhp2kNe2HwVnyYhQW3bq+LyUNOJnMs/PkqFXsdZe3IdkAoepvYjrlZ
q3y140qdblL03cbMWDnn54oun6pyFa0GcYdn0BDxchXqPIMS0FWLUdZC5dgiHwtOK31x9j/KEx98
M2WqvzaKFMH44wK+NZ4T6rgbT2Oy7FbzyOpPWkiEICLLth4wPFeuaG6p9ZhYWfhjXGARM4H17DHj
VKNQtROTv/pYuWNykFsF8jUP7bfeNLbnzqx0hmga3xvUDDbpHFUqMSMrVd+U7epCfTQoo3Hcnj8+
J+x4gXGNWeTjcSSbRwoKqrOv/3rGwkzUrA3065MATSY4FyjmdBtDqz9qNz1S137M3D83GrzFoEtx
BcVKdKRzgI+MO4kc68kAbnclIDdPyGcV2LK/4GXA3hFmqlra7go8SSyF56uB53lLZEeziHwCNqqQ
oQDgWcpFuHMXVhhEUdV5Ll1sCBaRGAsXIK88czE4fuCa2nV0xSK8BZwgGIjMhSw+PPtgiPE8VBUF
mE+PLnGOHNqZvOXDCBpTibDXsg1p4RmxoL7HEfWWhi6LMxzHt+PEuYK+iVWBpOlm0lvyz+N4r5Fd
EC811pvqiHcYh0UotVSo96hOT8hnfkkiOJrbpZ90nN/OUuyiO4EuCAyMDS8z7PxR8KOzGTrOnsNQ
7CkIUXcB3WvbnA7m9oPiBZwdAca0pX9IKmFFAsPlAvlqlC/vuc27dTViXMgVcNZ6uOlK4bFOBcgE
/aFqQj1OUoSjL8HheB9L6cQ/KbMLB129DjUE2ieJLToP4Kudk0Vme59PYUYk7lzfFTH9N7Dp/QF9
lWLlvuV0bu230vucJymzOOvytDcpGvA8EWN1tLQHJ9R4Lu40GZh2bBKWflKlEpQdqWawK7qO0p2R
sk1ej41V8Ua3Nk+0RqcCuT5GgCmjTNK1ipOcf9l6t6EMSlI/T399V+cF6Yaf20WvaHsnDA/a2GQz
xy3OBy8dQNsAW8QvE9UCQtmjFqgFifbZmxjbgeSt8QzTFjsDURDZ/3O27O+UtSwjFTDNLxekYnTv
PCg9Jb0GJ4TrE6w1dvHpixv+SD4u1tZ/vyjGvMBJv6TCq777ldrGp+q6Fvqrk+To8UEQ9zuTWieN
5NBalGZyht5boA+AoBivVhM0e6zGZnMfjbvx4t4dxy8sr3kr5GPqotJpFAw5xrshH+5x7nsZj8qa
KrOVnmOL7OdZt5iOaPFB4ukCPOWPrh+31Mhf+GWqLeqpvJf/1GueA+Ioic3cmjb1Plc/V+kbxxrj
tkHUcF14+/jqELuUZZkdHWpUdYXB7GMvQr08pZzzg8vpbZbvnaOrtcMFpB1RboWM85McGapLhHBU
qe5eM9KKGFAwQ3ugTA6RyCMDM16Om4B+dc7/NOQW89XOwRMa5NSbZwz/GHETtLrjLHZSWYoY2R4s
kdpXlNNw/+GDyU4B5JfLYY7KpK19lks10RZmMch5HRp8azchyPvbQwAyZF0UnLcnoPN4n6qraKG2
X3FyOMtlIozCG4Cct0iq/ggzZeS0lnstkhbQmJp9l2rQs6LbMbErAVimo5BCVehpw5fyMzvIwidh
STa1fzfKv0gq//bmG+ZVkxOYEq73wPMntMiP+t274uf9eMA6j2/7Nae7btVr217nUhB86xbYqVO1
sq37ONmeyoIrdbfyEEfyvHwHZ/lLdV4cV17WWv6xJ26wNRT93Pat4weFsh1M0m0CLAvIdf444sr7
4o37pwLjzcPQt382oPOhv1+bioIsUujenXQN05hTwfjfi1+44aPWcuHLMM3CHbY4FZ7CBNhdEHv9
wQOHBiDCDki6iRRCr3RATVA+HxzF8aZgrjTkvriShUmmOlfyeNANThK6kfYEFngu9lCRypC7XioE
kxlDM9DL1ez+gAjdetPPXAVbO2RYK6dSwCR8cPL4+/MSXHZV4t6DPUEJNJEh0kJLjwit9ue19Sey
PH99Wj0yZ4eb+QYTImwaH6cO3c0N+cs4e9nCczdmse5cSZ8yyTq6/p9IIEBmhUSLLkHhEcgd14PF
WnNKfGr2uY3ew28m6kHLbBdOu6ClKtk21ldUztKsV1xhetSfF6MFLvkFnalNkGb8B5EfUoTqnYrt
Q/5uaQ1VrQW7wGokOldaNF0kvknfsKwKUUShlE+xCO/PQY/x0PGkUT8OhGW2B/W/jJbZa1VFbQUx
sK/kXqYvvhXb8eJl/ckvUGcPlwl8oKbHYDIdxb0OU77rkHaQreur3GWfmf0wUUujYqxoq2+J6Fr+
W4iWncTDGmqqZZ0iHgHJ8rr9t6NB/Mfj1QqvDdkmcGC/XW9/I0p+mykNWGcH3/7DSdM3mqrX3fx3
W5x8b+4vplsTxVIoPiOtQ3+9L6UbWCNZkSwV5s7SjUxwV3WI057JZhPEgdsXn5J/U+8rJWJB/4Ri
U2b041yuDwHsLagaCNtfIMqWylEXPSttJm4Kw7pHAcrsKB7I7CCi1ZiaQFiEANUm0bVlScfST3Ak
6jRmDspORBMRn8bcqf8PnNsM04+TstucmxqugjZgBaeQ7yyIdFQfFr/yAETEAOFJncVjaypwascv
icf5ZHic2ThpXAsPRuNx3NxO7jxER7AYh97lZjIupDoSUev0LfJoYjmxJR99H+xf1nuRKCl+nWGf
QyiFxOABnXt8kbSvShRTWvXTPi+xKQjOc9Yjz6na2jKJYewxZJcKyLw8EbEWa7PnnV0quCdnVNES
ku+Xu6joRc95m1/MkS8+fqtMgSQwUTMDdGJHuNP7d2Zo0nAA+DP1hbxMC8qpfQ6fNa8FWPrAjUb0
uWVmSKio6Gl+kLPU169honFK/BTAQZ//B2GgukTpWDpth33mqSXSru5e1XbVDCpMbkaewLkzzN/+
++ZhxcID6nEUiWJc/yqVwNQ9Y2KfdUy/BvDKG0X0/opWHddRx+GKqHMJFB8O3DH0NUZHGn5Big29
wfaSJDD0U9d6hNp0ITENZEILVTlkaYVtJuc2X3vyhrP29drhukXcnKE+R+mOcC0DUcxgIf41V5m1
mUIw/PomW/EF6fo2vR26H8jmXB7TmMlW9Zy0qAXQO4ayDz7mo8GXfl7k6+lqRA7KIsaLueHIZO08
FQcts26fZ7IEwFclqCFr6sa4U4u4CNOmKHkksMi1+2MP67uDJWMkn6TyEEispdtKHXST5aVeC3EN
OZN/PbUdUx7EuOhJ6nEy6910Mf70YraF/92u+M4RStNzpolFyqJFhz3cHH1oqBNcZMAUacjoPcwF
WRtSaPYJnBpkysDR92LT3yGSqvInbFD3F0/HEQhZXa35qDFNp5qz807MNxSPpcYHw+GCsNZ5PFE7
fAHlfICti3xR/hVQ+JWht9+/n6MZiDZfd33tf7jaLnuRVtknmM6LAbxpqK7MYU8/E4zJWM+BcsQG
kA9GzOIUl/ug23b+Tjng2k31oZiNegBrSL2O2uwx9DAYY7YelHNJjlXIFDGtPHm0M7M4c0v7Dbfc
duvxbqo+oJKu9TFTKQf4itlP6PTTFHduIOS67LOZoFrgWVInngfwgbgbhZyr3vKZoGqHsC580IAt
ldvClutyLm8UrmTBKTfI8lGjaVaQjwy5IEJUE7TErPWX1i9uFf5mLfKzT26nas+HuhM0znSfXkcZ
EEggBBuTCG0gSj5ASdKgOjfIAll4C2jXtaKPhtIwedB5J9sxaEucTNmRwnS2c4EvRLMPCWJJzlY/
awSApxTQVerQapQCApot/ZmB6RuYpWGni5qultSq3dYnJJ+pke8QtqQHXV9Nm/EmpSzVcNzHnasl
gwa/1YblfQL3yD/KJLVrdrjGAZV2mh9CAZyeCtz0VEPHObFSMf6eVKpLU++7nV4/MURjPNT40mSh
H23D8dS/WEmVzUQmV3Y057095odq5XpTNYbIvpbD4yuwbqNsdWdpDbUXSPK1AdI5apeHUbygO4hz
pi5M+3zKIwG09XSWSdck277vsX0Lj4G8K6drGyS5aoALso1E+oHhImpmSpVOai/EGMV2TVPrc5Zx
95HXVMwFqAMrIqis3rCMpknZ/JRl2qPRY0eEmlTz8D5KS7rdOK1uIVqiyHzD8ObhJ7SM7YRfTi+O
VY9JIWwpiS3xM1SOm1ytTgFO32Bi7ouBLsOjPoscPlbDVmS9kWn8KzlIyLw+kTH/CAS/zdSR7XRG
vc8FS82Lm/sODMrJsOyvtl0vKxg7sQ00yS8dBOiO5ZiMfus2xsUQcamj0f+B0D141Xv7r4/GhO8d
LRDAaS+RgsiaH+0bsKrmyzszARfzR68BsMsd1CdwwPX0Jt5vyCW6acZw8Oroy2mHPOnwggQ5d2DK
IB0cRsEzhVagYKmUW4czZ6lAk66+8YuZkM6pHfnWfNgSo3A2JXvRLrEe15VFXhvpL9IEpthA8DkH
3ZIZglKQIIw9wHIGejiQZ6z/v53BALELtbMlUK+xPfj9oNvldesWdlKOZ7nwXsioQpHYoJUZNIkc
W6UqrNFCUGdk6wkT+LVwne4Nzxmy2bwKn0Ibon6S9z136VcLVQxle/lxOCq6j63Smgv4aAj6yQOR
JRdLxmLwi3DorwP3XB7CUOQT4o07re0d3NJjtAJF844eNcClDnyAKCvg93SZsaWu0O/Mjwwl8CC+
EoqWIjkbutIUh8tphpgA/83B+9TSJTMfZbi1ypt/Orsu8Oo4fWnK5J7Cv5g5iIP9nAuHGwB2ybGa
nFv9PBd5HaeyvhyMAljixiScbHoLGMZHtatskyCsx6uFApN58Bhtz4sE495O+x9/+LRTJus4LaSg
ISIjBv0hl84Fw2t7v8GTXcayfWnmZGv2ZGOe70j96KN2gY+o9BV6cC4ANWlSmkqAMhf8N55o5E0o
9tQ/AErGFnfMHKXk4kg7JLKso4ivRaEtsPIwgi4uHvLVRRE600nIJBhhCDon3GK+tvR2yuQ0LOow
wOMFY5eVIEKfDl8/q8HRvIEm6WLqmT8ifnXWvINZy8h2yYNaU8H7A1MB77Rotw7kmLydpPLxcFib
2u/P1WDaV7sV+xJp94SbvckbzgrH4320jAl3RijUFJGGRjbT1xPY6KjgAwJ5VVpP+vB58JKDfZRC
zZ6EqKHr7aMujaeCZlh+qb9tWf60hEelvIJMZzOqE+WkKTaZUuIOkvy8UrWi0jIAscCQZTYQtILl
gH7nPZxmqLkta3awZmgBw+vRpavE1VjXjaIaTOLyB6Ch6aGnit88okk7rCnIwy37QEAkgFgviJI2
ZG694/rfgT5OnzEJPAErP9EUO6gTGJVFJ7hv27reecB85UvJSj0HN7lFXX9mKBEDOqqOIKAGweb9
1nFMJhRgYQXfs8orUwMpFjSjIFXilwXC7Tt5+ASLMsGz8hGDbXs0n3i9p7YCmO+5iqmjAlpwz16T
ZOkuM8laDQxYmlcHl+rwQbCv0HZ1GGt7YwrFToiKs4haCRo4ETto+bVyf1oGUQY93JHO/myq66mt
EY/flrd58YCoVJRxu/gH2D1h0WPyADLHn8QaX0YwtquRNYNQXLaQFZyDNFS0CJqJg6WypErbXElI
YzkaY2TVYKUteQTpCIFPHNjtznJiYpbqzSqhF3oPpJJvHMUnMYVlODMGZ1Eyc80Qi1DdolwRHIc7
L/juL5M1ZIXnaBmQV5m6jGbZMqyA37FimrcYdTE9V7JIP1YQTKu9XJl34WOZEbBxZVslEhe/9Jz3
9mA6aCjRJkw8KuNjgIZ+pyuTdRgi+3445ijsWef7gYwMFUcdYBLWIhCiwtf1aLuzlzjlTE5q+i3w
N7Ea/GBGj8yA7q6PX5X1xIyaG0Rj/jIHY80W74Hzpyj5v2N8m3oVLapkTu3ot4OFvN98+1GNVr/p
rvPtT8BzNZ7WvBwT9LxywQkyrXrwIrW8EwFjDSpy/EektvNoptsLvdZZcQiU1B8VzPOR6gXjPCDs
YnpnCwjhArN46FAZF8d0ko2n8mx+tqBMTmiK/uf05v7UamzWSvSs4ONrYZM1TcSaybpaXf5lJ3Z+
I1kaA7KVAHZC2zUv2NghTAJCs4BTKi+VvPlycD3bWPlKWdb/Sh11JQ7z4Xit692PZJ5+MeIeJSbw
yaqir3c9BcHWAj9Q7wlzG2hxXqsYRdsVNHSRbFHCrXy+kxQM2yfElNbCWe2W0strwx3iBZZr8rQY
/ak7ceag+w42IkoBhoL7U0zj8NYFtpXEBSxhg1PFHOnCLLuTI4Wcr+bD2YJALcH7XBgn/VSB5f/l
kbQp+v9rZeJKH7Ttw8NuMJAa2JFpnji/LOrK7n1ZRclcDMFmpY5kOWNBEmn3wWpg//wFi/5lz3Xl
F9FYinmYqCIiKCjHs6BU7gGcm+HQ1RCKh0y5tdIg3x36HgQOt55LJYUBjNCelRvJyu9Ni5L9XC2U
0aQzfcIL4AY1OiIMmKFCryUC5XADCuBfhh45Wwn7pWrWMhxKoCw+rWay5oDx9FNG7marafEHCitw
AdR8JLldxeRDID9keIXYfizfKsTAB7vRAHNAmenaTL+umVF84JBBPv1STksbgPXodr0MXLVs8yTR
XTcrJBpKXTaXJlMUqBre9N2VBrYDZZX/3KlLA4cWJ12UP+BfJmdQpo23l+oUu6+ynIP27wSJd5Sj
QwXrLcbbbujDRoVFzZ8h4OVB2B3JdH1hQV9MapcZMBrVDZXfzHDLN6BAoqnArLjN8VIqrL0LWVIN
60yX2tbRYCgjEdxqmhg4goyKZNKRUqL0guTJK0JmNDEw1myw9hg1FhhstFw3/KTDNjiQyAAl427m
E3eZMKV4ty+EBFWYNCBY4XPsD/LaLl6TioFGQfYP/MwUaG737tiy8+SuUuJEKboW4bdy1LMT36GX
xdg0iO2T12Fh+gEYgSRG4KtjNW/y+vQLve/YKDqFnDNXkRd5do1rE+Oqq400FrbxOciD6+ke31kj
5r6PNZJDJfZt3eUE+A1s8iLeEPbAKmZKZ10/JQOvAjA8TEl5FUzYMTNygFFzn7ameDiscf3bG9H4
kRx65A/Pogii3d4Qd1dK+L4GvZ5viUyjN8SRinUxyvHy/7AchDMee7NKbNjbbuKg/inCzb9HZ24C
N6f6BIjQBw/eOA6YxQyS3jgb6Q8LSdXzf4WOcMaEQHpYwTII0W0tIo1WbyuTWXJlbZOZ3kFPFQfZ
Eilt/pgIFAsjBhPu4BGcQFlfXC+H8BwNZ6f3Lyho6AsxdXfnlCPuO0rQIhyDLpeMauTt7hQlR4zV
dosjZY7VefY92l9hiPRozVC1Faz3wSlEFIUCVuVy30nGx2s8wdDaKzJ3rsUW4ylyMM+p8eZ0Stb/
+7Ygi/cr5jRQTD/WUG7MOxw6FTjyWzeA5eWvB/tc5TrDw24e/7EiOhK3N47HuS2DMGUU1vsTOooS
4nEWWo49WYKU4HIuXGUaWczvBTMqACev0ogBgaSExRbUhIz4jAJZo/Uu7cjmyAmPFN5fzQMkk5t5
MbAlqQW3jS6dWN7qTy3v2AVUJPoE9LQHXqk/FSAyZhQ7OYg61xOlkWUnGrg3RYnGryNyTnnO8IMG
YhtesNrqljZb+8FtGWQbU2wqGkHgyJw+de2mDzZDqGK6hmTHhriep0APgpZfg6tL/7bQNHau/d6Q
ogLjMh60oZ2+tIPajmhH4I6Tfpclm5agxoKna5wQjNsSu9N0KOqdJCVc7E6YggcmWspsUlIlPauX
JOjEPMLPH90fafxIx8l3YF2dASIPSUkzmCyCbJIKw/5xZTQcbRTwAji0iJGJIOQ9RPDEgZF8B4aF
m48Hlph9rFexxAm3rkhO7WLU/f0Lkg2gmR1/Z6J4jo+Cyu29h3NR52WMEW0Z98/Zhi1G6OQ1OzWu
u8jHR/o6LJbfuEuU/r2XJzQvtoFBAnjGuB0Cvn66B+7v0CeXYGzj9KBJYew93zo6OIBZPu1xX4Q7
MWQ2hRvj+pK/bb3APIqK5RjwgzTx/OvT/HocNAXRAikpjikjOFjKvSUrkbih+CTSbYi44QJQXZ2U
fAg40QWERZvbXiFARhn1Qfh9MnJDQ3olhk7QHeFYFfpHbTPyVb7v5OXGUlyDpovchKIWTuTh+K9t
kyRNUlFgEiSgO5TMyQQnEQ6oA/Zgjv0W7L+T+O4K2BPnYnrpwt+zB3xORJZWeoeSzWM5IRJrXtyN
ClH5F1xDdMxWtkQ7XPSymZf/aP+8RKtsUNblUHuQbJViX+zehyXeq7hSPwt9knT1IwEy2v8JaBri
VGlFmW9wdDjpxaqXQzyNdB7QQrW1GoZtoxSkjfJEsrynIc8kQGedAJTGShXmvC9aQoXr7Xm2967+
CfDj6b6xsE3nZyD1UkNKZ1kvGQGPU+E6kQVzmrsdcfOVr9u9al5D7xntPSKuvWzQUm5MwHOeVW3o
RzFdNiMifmrSMoiXjRA8BELS2Kvec1uV/H9Fh0tyfAhEqWz6d8GTAO4ZE62aeHPkmw6f2FgvExBW
I9NKQOO6eT+aWHmNEdiOpD0RJKWGuuU53/8gIKHPj8nL9FoHc5qfHAIcPo74KKDM3Jx5u9PamNJT
h23fuGVssATUuNNOhdR5H+w9oKGpofAjO42Rky3Y+ovjTs/r3AQBMWKS7nFumdfppap+yCbsUg+r
LH6kpD6okkwPq+j1ASufOL1l7N4FmNgMfK8ZRJfHKdkCgJO0Zh0VKL04/XTx23xU4XfOZ08iJ7O+
2VXqNfbACUoEP3kDuBORMomd9ZTKkmjsW9pzXMKczgGwR+K1SfLf46cJRSXJMmT0ytExMFRQg3th
oXQcc+r5f9cJnxUJqXJko9Rxo3PZGDV2bB/u8JxF7SRoO//XExyLOPqYfZP6JDMnaAAUhB+h92Wf
yvqiD6nBsciJeuzEziaQl4PAPEPrDiSj7f850gRvtnMoc43N66Oz3AOTjrKpCyU3EG1WLSZrnuBb
jzhiNFOfqqypQMU/wsZ04aEVsgK6Tl/R9XX9EtvC4GIYn7ZVPQ2fFKw/8TLlR1sqm4gp3CUswUnm
IMBPFPMjHbrEyeSUwTyIX3Mj3kd0F0wdx2NiO17fGd7qQ1D1VqJEFfamEhXLEtoUmGLj516B0OmC
PstwE001OIgauo2IjXDeXPatRHy71+WRnxaV5LpxmvJZOMUJGwUuWMc4Hcp2m2wjEl+sOvR3doST
PV308Bo7rRwEULbZvTk+cyrgb5CNMix3lqDepoVG5jrceVQv05dDol70dcM56NJrRbkCJUXKGLLU
k75wxQxNgmnmqKjUIXgf06WlrQtSVKC/GRZJmX1r2og6w0+nefVgqH0LXR4iipoZty5fyuJKsS+z
htLAV6x31kQzc00y9xd5pB3mBztKvmsJp1vkkUUy3jhckK82onLie4kspKb7xk/EHmX4cwUcTeiT
do2q6H4JQM+fEHqCpGV53Tx/+sBIWc849lssHe/3lLZnBcI4H91xGIYUt0qDauIwwemjmuS+fSJ1
MMGZShlOKJR01JupEJUeJMORKDEhmwAq3KgRvmcuBFANmwOP+x61WdVv8+AcVZoFnHqAwLsYRRCs
UZ67SeCvYR/PjNA0OntgCcggWoSU6cHufahe/iC6iFtXwCUJmeXK9/rC+4jTvVPPPCO76ItywSeQ
jtYAIiGhvX9vs5MvE9A+Vi584Fzc8bZq3Zs9MGxvvYUdB3uZlzUbNssODobvzfHm2w8b118AblWJ
Jo4ggLMalNju2FSQ1zkKp7LjMvFtjyTMZwTg8qx8wLuGP/NdnPStgqcwfrGNVEEEZlKVIvNZXBAq
n14uc9s5/VgWeHdzVDqPLPjnUrscXU44b+nDVSluHE/slPYK6f4ftVoUtAMvt8TTr0ZeGZFDKUFL
kyNRJzc7eKRJdictVOcsAiO/ahrW4DIcHUxKmRw1aY674ap1y8u/SgRRNHy1UlcDgjIO4xmltWG1
U6lAh3InJy7bpu9XqeqU54C+w1LNuuDP0Dqso5+IGrs4gfG98IDBN6SUYlg/XVvP6Jr9ufWwm8YG
55brLkBM5e8gaXvIOqbb/MDPqefzSrx0qL7FYOz5P4f4hsUE3Af2L5DIYdNXDlONEeZPgw1E2aHt
ezXfTURQFOvc2xL4v/2zEX2e4oiGUplLwDmLPTIgqOCIBfqPdxkBvkNcFSK7l8VT2OQ7cJ/RV2Ih
J0GkRZiwUUh+6F4itnvIzRUNdLRRA9yUrJiwb9vsrrfx+XeRA/8PYzt0k4q0CsGlmFJ2Z9igCTFU
5NXZXi7S+L4VSGh/l5UKcnQZOMXkUFNjLdhCKcoG6JoHrWVTVBwJwbKUCHbi+PyLx2h0DY8oTZ6U
k9r41gSCqBOb7cRdjYtx1CX1temp/pge3W1iX2yjzgZUJfIe8IAreDHMARfHlBeVFottbVaf1xnW
YXXTnoJ0VdnxvegNQZ2AA4d1Q47NxDrmFOT1WDN7fPUsORo0JTaaks7j/WrAC7x3tNSHCojL/uxN
R4Eg/NYKKX1PV1Aqvbpelb3mJ7yci1XJ80oitQPgfYNIYak1XlmOFcFZatRqX79q6yvza6Z1WGHT
+8ujNmVBA+98ow7yeXyh9jZ8fT7ZA8QIRQ0bnEJyE5wQ0V+RBo6rrb6olWKP7kU2oJE0YxnL9BEu
3h5XPZ9HRX4M0CG/4Yr1reev68+ok8IEHqHt8YQmZSep1sxUPx46YK3zBtZUqXY894z6wvRLNiQY
4XvJwjExtaDw372dpP+Z7epMSlQyIyGnNkPV4mJ3WvOF6JuiSKPjhrdPJoidxF1PYYRQNWyJ3VCk
tWRymQ04yWvhZzyhOtQ4ObbwoiPzzdLUbCrbTh3z7oqUhBKjlKOPQIYsi8kChWgWe8usqtj+flOH
NiT0d7fDpCXTIosXOlL498hKXCL/Ii6MRj1PDvZAtuHuerJQjuTYG5zyp0WFFwFYWzu6qUaomHYZ
rpFGJ0UC0eNVr7AYlXi+kOcqch5ho1BqtOc8V0hsbYzbsm3apGZZk+mfnTWvbLUib2cBBZBHuw9m
uVZZg5ecUgKOin+ZodY6KQsRKcfcos/fE0BP2aBhjJDXvURkD55Khzwv62IE1YJJ4p8L43q3zifV
yRI8JIrtlAedWbCw3MSuQTuApR1FqbPDWwze59zNiO7ZNNWQnGrWb6MLrUogMtASeKcJalUeYeVB
NczFIJdZUR6E4NxcPjpzQRKBICURmyEb18cyjl9HGPQsyJL1uG+n323Iqnpt1KGRotqbQHZPGhKz
wgOC7I3CM5r0VHJCv5cnGRcaQnty7jLHBsqZJDVsSpE7208tBXWWcbPgjbCpIfvcOJAyHTgC7p5q
LaMnCTYn+FmSnZOEYteApMNYm9fS8HmYjF6jOiJEACG2Ig5CohL44zxIdKNMQr0TwPEBCgqfZIRi
QNC8bvSllIgqZRd2naywECGhgJVu0sDlGSZ7tUWYEukGf5KuiwtxaSn69R/3Om28lThm0HfoeoNx
nGD4AB2qq8BNHMQlSlbtZREknueQnq81GMkusIq0php2FKmsDop2Kb4BdTHyDURhop0kczNtdLiG
6wrg8xETnaalY42n/IMvbSRqQWTn9buqY5ldef71CGNc280+SRif6oozVbXzIBBluvlrDItRlq6n
ux7cCDWQGDU9K8pm5kr8AoO9HhCPXX839/qYu17lYqRokgcAk2UhxGeMYitgrqcdLBF4cGNISDPQ
WAH+00hRx2N3HqcBxaZK2pw4RKNH4ylAM5ESKo2sjlkEGj+n3ipccwob/faGXRpwf7Edubm9EEQ8
EAkkio0NcJSZOCx8khCLnYiQHsMT0YEg8OLyAVrPLO/VHS2QZsQfS3y+eDskHXrtwNleKzPVnJWY
4RO/s8j+4IYdTUN1fjFxCV5UAkoNG3YxP2S3IlxtpteOcqF9nFV8ZKaLYdboi43aqVhRpbTYujgz
oJ/qF4QwGYzaoX7RBb1XBD2XdpKKHGlt51C7J4MOGnrqE9VYWF5ktIK0kXifXSJOKGCujZTOZYwv
hDg4LYnr9m+ueggzP6Lw6W03k2iqqZvSBuIUBwZ1P2OXH7U9/OB9jbg//p7Rh1gFO4h6jqa57/oR
20O1zq/vUu9v4KWVB0Kt3M254KGYaUrZPJCS/PTtxF1uIrEeP2EpTJ6mc7od7Ps8nkoSKAIon3Zn
8PPpWOGFKiHUWzPg7Chw0bS0R7FOpOkhDANSjIc/0TX2GsH1kgyrS7VVhD4pBzoYgiJI75/jaVt3
idgR51yP9GjwtyLgerAw1pHxnk4SIKUmS5RClJQjY/5O+0gyGB8xNxRYo34/kUjthS5VoPU13EIt
ECwAF+wU9QxJR0yeshYAm5ZxxIiIJuuCmoy/8N9KNAFvDrnZpIHD9UioTbmO+clr8N5A05UmjpEy
kEqo4jRIzh8qW73evRCda3vmRxuTO62tk3OmvX4EvroNXQtWO5UBtOF4qd7PNvzTPknYtKQYDLXx
M7+BQCDtFoCfoZivfqurhtnq/vK6TUGu6OR5cP9Hp9Io4xj9vbnXaiZMO/y7JsnQu2xaa0L4Ojcn
PTJwffdulz/ykFx7O8dRof6GsGyZax7vronBdUPSsbHVpM8ilKyd/wI4gj0LDQTNHefw2F1Qobn7
DKO6G2jWCyLO1MomtOpP4tFZPELxGe+vlYLE7SEuMw7x2bpF53Rr8tYKULHrvJ+u0GWXikwJy70H
aiK8YtageOhc7z1mB056j5J62xpkfdvAeZtQd5vOp5VCdR+aue90IY9F7EW9floV0Z0z9yDiHroG
CaHfG96DFQDxpRJHBkmuSBkbnzPsUgaLWdzjXGmVNFYdM7dtDMm2weIdya+1hArC1fTHqqW8yvr4
7SJB/PineVhuP62Z0KAaci4vmmDTwo76+Srx0SxMXuu+lEJ0U8rhDwTn8bUbRmt1glbNSrVy1Ty4
Jh4K1/Xsx6akwlcKIxOilyEZz9BfqCkFDoiI+dm/sChPDrAwxgaiiFo7cu4BBdYVD+NDAiYyinzV
IRYxLfdxgHmBpHy5AR/B1n9W0h8Ykh1Zu6bMxv/OAZ/B6B+tQUgAq5j3I7z0j3+HuNEhjCqz24g3
x4POFYeT0QGh6o4Vkh5/PJW9r8R9sgSbHKVvSK84w9hgiDB9pTOxhkxgnmCJS/A/DZtfarPFsOjV
amunjXuaLLPm2YOgVljGsiOvX+hbc877blxIS4rNoUW+wIC0oozhrgPUQMe/McRdkFE9lTxYfOhp
LPbGfU5P4rUF1qkIoxdv7917Cy0RDvdsppiz+YUuKu7K7hnjLdyUsWJovrCxg7yYMMKoyvBylygH
MOvXWdFzyrfFWfZgiMqWK6302cz8MX/Cem119YgDvpM+UEpWSqMNTo+4clPlxzDL4Y46asP7e+uE
baWrQfl+a1JEZNipht0FZL2mlNmh8zeeabGhHZxP7amq2bKsb+FOD/GKDAhPXSiJGPu9hvoVUg9I
VpqrlijxtJyIO3IFjSu8b8oR41nxnQtyV2VGinZkJvQ8NGcu8bE3+N+MWWqqShG9a/qNCq9zyIln
gWG4ga0iRV58E22QdkWPNb9fxm0jtGGXgpXVtRil09JXz3VyqX131TvkhHPl1Un+SET/pRhWhixg
EUEDW1y1qzr1hQAQXwRjGaGe7IeIdYZ42O28R5c6lCnyWJB1dUa+63aaKWl86A0FKWzBI73jD5Y1
i/KX7nEXcNdf+mdzwrfyHDuaH02ArqhiIRJe5mYagIdG00LGaR94J3aaSyu0OQ0Ewa2BDPtmVKGI
IGkJUIetBGfoV2vznQ2IKV0KTlKExZ4EI3LP4mpw+e2tcfEXZs5GDcY7eTSk2i+C4E7K0qkDcy/N
m0NItjELcWoEk9/81ep/hc7UoLXNUqNS2YkWlMYTySCxR5njgr1ZsPUwUrTMOm0mmnFc8RECOlvv
4KS2sGruPIo0OO2P5Mzoeucb4c7Gj1pNsaCDB7mwjvgTN0QxCK2QIgnxg4cKe093UG/rEnEJzC6R
nf8D2uJ11JPfbB0pw8I9nbraZgiOAmiSZ/6Mms/L9wYPkTIRFTNjJOwnlZrsjuegT2mC/rPZ/N+b
O+V66EYc31L4uC6kCsjiiGTAbfT+pEwUYalTRftZVt1XQfCbIfBjh5EI1HQUbskuqLS2eMNz9//j
DDjvIQAPTfslvvjsxBdRxRKWGp/COFNSz1p2BwOlMT+qKza3HIgp5vRy3/KE4vHbHcFi69foqtVC
u2QH7qwZ6JhO9O5DOsNKicyoKefT7hZq1eXxMgk3E3xO+qVUQlEt60MMQH3aTsMDS9oOXzHVLAwc
I/zCNXquht84tUt4o5emH8e+AFRHjFrAjnNjbGjG6PwpvE/Ux+u/2qf5DeAROAYdz6pGrWwVVBdq
4ohcDNLjAL3htsbU1ejBlBfwExLftu9QTlxUupDeh8RZEWc+UlxJuVYbKT3OKPoET4AXBDOlcJuI
eB0X/QN7N/Up8K1wq2qcfWX7aR9dz3CuMxyukccIAT+vNcBPpX8KT9iCDxFw4VQxcqMdKhOXkok8
gmZbkXh252j1f/NNWPH9xAtH48XsKevGojnV9Nl1cnq2uj5bkFcQ+RAkXVd1WKolBxootXCByG9g
0w890gmOS4nlLPEhxZKxe/Cfquqj5hUip1p/Dz5ylEXUGj0NPIfiwsCX+mUkyU/nSaVcM5ZY5xvF
u50CmOIjqIWcS4fml6qTAX1muW8WjK53+3w+RC6ZeZMLypyWioUildsHHddY9XU50+5k4X8QUZkf
381z5ktkb+9nxApyQf/+D0OytvUL1WAj9OW++3hlaSstRsMqJ9zx65SzdpcmbLuNfF9tecvoUUM0
CWmfXxmnfWZ0z2PfU5hm3WMFy9DIqpxZWg6e3BAAwKttiLrz0baTy5GxxVR/f1Fm4TfZJs7Mb3LF
EWpdQ8agA2FDLF3bDtR32mFlXBmxEPbpsMfC3D9+lT4xyRGi4o2LRH1/qwHQvLxtx5DvDP4ZBX0C
WCptuLAqLdCLHcuCvpQhWgMsU6h6/io/qoQZcWaghiijZuPHyN/q4CQ/4Bp9snbgFiejnj2vrpw0
pH37tuU2djbJDod0rEMfDTJy5XgYyJIjNP+nDDGQW3kTSZSnAtA9DcLCKrR8zlSa5Knxvx6Rkenz
uc4yu+i4g9pa+qjHzlDRj5Agvl8LO3/ogN5PhLpL0MVlNVn6e9WmYfnflECs+sIxR7sHhmPogyQj
xgzU27RY/WhaH/YRMxL1jo0q780VxLb/7oaYFTXINrjQ9tWl4Hcy43kw7L+Pp42EGEwX9iFoyPFc
/PkNpy2u3+yYepLpdhEgOp1T8DuBLwX7cIyTTRFa0YGx8X2CE4Dmx7xvPYsSqSmh8gINIDXjAqSl
EU1YvOtElnGD2CK2JWVCoh4EQQSphMGyulIAnrSnFKwTfgBLbcW5JQWrT+ksr68ZwvdJnHnHsYLo
SQajO0mScZqXxDgHrQn1WjWeA9+gxbq4CoccT4ET2zvr7Cw4CfnGSk3D7kLxlLmfHsN5rWZA06Zi
2S1bmVmziYLE1h2bUNXjjD4REs1RCBolCj4LUMTT4XuyhfiJI6j+SGjxiCA9bOoavAKfJs7eGo5z
0PHIv0iCtwcz8RXvmHxKBgJ8L+X+ew6jVu8hvKJlGaEZZILNiUmftcrVZcwgJVKvxC7g7u63HYlW
RYyaJntNFHnObvfWe+tpE3SSQVzHROdBoHorqvkF/j+L87CmBUIiKGeFWxsn5bKmkKftBTmIUHK+
/8lMB8N6nqXxP2nD3OH28BtDqFA6Nl/ME8Cs+cyxeD1nSWa8ZRmnub8Ra91MQVYc5MyZJBHuCDCK
sFFMTJZcU7/xdVWhAHNdAuoJLqCsuCpw9kdo/+PXkV71NUWC3f+ondko4Nwi54WEEHwkNAMoFAv/
RrsApzKuIh3tpgVY22SPnDCwNhIznRSohL1WXbIwUmO6H6E5Ztiq7PimgTiyvTLOxAJeIdhPdKcn
fRYp4kF2qCniqVYeHHGIZVE8aHsM0bUTn9AWzk/DmdJ6YwH4Y8rAj/f9mAfmQzbGBhhBQtsGV7qE
sQiPh+6AjhwOHOFZowO8S9YW7LxAYlgHJ/1ynQG3yHeYx5zNykNMsmfBPvo3ctvyihzPknXioBSb
GXxNQcJ+XTijBNrxpPHvJchz6+XPhcmmzICjOBTJ3ZXj0K53XJotZoKkZZiWyKElFl3P3Q+tijpP
jDhx9LZTqTww09T/s6BRdy3mlWM+sVIvgRiWkbczxUclgzhZ0GbVfifcM6zg0WAw2ld6BLjE/ryH
GAa5s2MlwZi1ww9X9sRVhq5x1PzQC3fLY0rskNS+9e27NzQQMVP5ICDZ7EjS3RfqZO4gHXAugYVJ
An3HWQ6ALSHpCDdquJInNg/qRFZ0uxVN6u1eVHNquA+KIQvYUW2h+wND8aVKl669A4m3KhVcTPB5
gfBLLRF1ZpQayZdblN6HasPqEJuG1wDDLOeiG+GXgfmNm9gxIUUIqBKOZz5260onmfEkDJCEp6Z2
NMn0M4JJCe+TxrPArcfqSxKRK7bptMwQ29wiIOyzkPwkQf88QzKamgfBHEhXuiXSEqTuN5M14urP
5w6slb7rvtkSfxaNCz4LIgg6ilIGCn/T4t8pCZOnc4jK1gBYTHzit2h6nCZctpDAWhjcAUOQq2z4
8xhGWph5kidPGzYMQwracGXWlrv+xp77LSCA8EXzkOEJE7LYoLmpjbcmXtqNRD+ArhKvoSA3XYVo
8EQw4T50cRhzpGF6OyH4AaFgwcy6AFbNkHhZxdLALounxeRmacbej/+WafBuZnaKVQyc9saGf/bh
W1+s0bMkEXiXUP57PASuCPUbUutjlhvtr28lhlRRvbnZhMSFSGyrNcK6I5embT3IvMSTIQSqnWKD
xthspFU/C85wsq0CvSTbS0+xZwJUwtka1yYXbam2uwHBroXepQaSgfirtSORVust6iNp9T+ngcci
9y4CownPuLyfHEAsX443g7mw7dcfW/sWadj9ET6XfSXQMg+4i2/Wm8uxjHomkCxk8Spvavlay6Oa
Gh28hO+q12F0itUmHdb5oPrvCD4tpFnv9u+qH9nrEf428uVUD8jWCRihaTP/gs3UYEXg11OLYZIK
/U71U4ZvTL0fbMfTLa/mpuI48+i+WiOf8+wr//yjrSBRTrjjU+Cp+81KYCGaIkb9rc2MbcOS84L0
odKQthm+U3MOLlFRD0Op8eTcUUU3uMxLeiZxX5Tlvu6O7MS63m0EAG7nH3mLRGxDIFaIx2hVHdS+
nT9DwLit7qGN0iGx6oZ6tW96NYHQd3Pivl9CiJL6XHQ+1+eGb9w1z5kH8AgX15I+3vCqDQNWr9eJ
GFp17p7c+lZgBDf1XkuRajukkpbRokVGA0fafbH36+izNXCQvoeG7ExXI6ed1kV2pscYQUiNuqGD
nSLzMrRf0ke/kzmygIzDgv8DaWoTCnG+YzmYNTQ6yWYXaKo4Vt2BCOfLahXWFkS/7LeEfjTvqpuL
GlwBkI7paAZkjPm98d8UbOGJuPqv8zY5iK6+hZaI6M/lI2Kb0ZNX0BNSKXdzpfsMfX6aWiWZ87X9
V42Ip6PDBJVLF4t3y71lQ9vaXEUDrOch24Y4JjpM+bnVcJNRl67NZ7Ay1VZ6pqjIb2qpF1nkoU3r
E1OOEfpCOchQtpOzcGko2FzZMvFasLSbdZYdcP7APQLTfvSf2AUV8HrrGks6Q9ktysXuKXgXzivR
UCMmWhpIhl7+FqO7g0gs4gmpOvWTMbXEXSO61fhpO9jpP9qI45/409YwRKdaRhsKr0LqDua2kLUk
8ZYr1qq506O3bkByfaYHLoZDRs5nauoelB1thNR1L95hTEPZi7te6nGD5NKwq6PR1yUmyz300O1R
xu8+4rAVRGL0uzs0Vls/PWq/q/ddBQZ1G71DPTsbAMmDW1x/ote8xwwKEasn9WDHRnNc6jZFyJC9
WZJEPr/Hfv9SDgbO5XW03f9k1Cc4EMl+mV75PMc29riOPo1OT707KbXA7GCGxn4rjJlsiCszhIHi
bK1L26/OEJA/XV9hSpFGMdvRid57Wk6lNm45TNwIS3Px2EjcC92knenzxvGqjjvaB6xGh134Iusf
UbojVQJFdHE29Jy4LduZo/kxbS1l8qZqPEsnyEK+JD1rpcdwqcBgUZsLM6Huh4XO8hfICk24lxJm
XOMPVwmqKPD+60jq0Jcrv5gJnGf0EkgmnoaHCskTR+vZH14xgZpUHbIQ+E6110gZUEZsQLEnbVda
uthTn0IAViDSs0eF3g+lnklTH39WGM2E9EVGQC5+J290gU4Ax4ahL/U3qhUGFBbr9T8RVJI13I7Q
L9wJtkXY609YOuJOhv4/OiGAWwzOvAC45Rdarpk4VSw0bkEj067g08dMQftSAbUAsKm5vxuon9Dg
60RdgXBYredGyW+6+8p/+skc2Htixbq8XtwneLBaX80g/EyYWnmRDYm1pGmgP65aXCg/4phGAJTe
AjuvToeF0ERBs2JFBggfRT8Z1NxUbtGpLKTezbSXnS+Fln6GEFt+7d5swJyfkDH3WVG1auejr1zS
kHIj6LgZtHAyp4S6Ri07uFzqhgaQRLZuN9sumhjLSbYNDCJEtUVa8m2CTCAOEaVX5InZM6XE3DFE
dPOj6QZgGo/l3LSzqH3mqSGAeV2Pl0eMQofmSQ1E51QM60NRmI74JInrFX0Lm4+J1gJW+63OsXUp
HGYAjweokhBA5qrW87ztjG06zMjd5HeuaM4u8kDeFm4Dxri5qfIDBhfwQ/+N9to4prPBb2ODuaOo
39qLssyzCL6BznRUwjOqtVd0nFrxC8Tq+apg/+44YRB7prgUyvGzsL+70AwJ3s6g6Mhl58seHtxV
tgKMrII6wPjH2Oi6hRWz0vnHE5va2dCTeQ2Wwdj0HheKksooA4SRRaboOloCc8omzo5ioWBhjYKw
uaDQyDrQj+UP939+xjL4e95tgrc4CchsNqJBrUcsSx1elMDIQO3/GZozdzQ5yOyO6q3Q+CWf33ny
vQvwr9lHl1YQ6LDvAyv0hTQX8fuLZXhR7SPRoz5JJ3rMI7zanYBNzDWqNgvnni20vrowYpA2BtHM
USJvy8vxaB2JtPMOidCdL2AKct9cmEEhZQMLuVnZYqE1cPzraspek9vfoIwK8+lu/coeIBGfbFXC
gyKkditfuIaJ9Nl+geYL+nvWLzR/CNh91ZyadLTk1fXMIbV4LgNJ83ilWPsQ3umx59EjaMTrz08x
zhm1RhxLW13HAWBjRnybmnLCZGDzg8Xn2TwH4K+8rbQyb6jiq2i1hEzwaH8m/2Go3CgYSD4nWMwK
PX+AGoLI0Ir1wersfxOXVI94b8foDXR255V6cWntqrbCFb+/HeIgzH1SSs3WdMW2LCgRe/Xg4ER9
LkQx1mwODdLOxRIW3c6UWNf9vS6vyRp1YabbEYteEDNF9B6CuHGfyA/ltKkX93nmHCyUBOG5gETw
ZSgoSjkk4Y/eLctCVpwFWLgnB7N7gX8KlcbE93PDkIdhwt4nBXLc/aJhlXS2rkOJ8LuqwxjeJsv0
3cw04Y3uZvNcd0rSv4cpIIGiAfJyUN57pEY575uY0fzDBeZKDHdD1J7bErgMZJ4/7vB0KEAt7FDJ
65jjF4qIDTb/DBiSQ2XQw8RqY5MxWKkjb+NZNUgAhaAOXa8/nn3mcauwj5YWfkqXXr5QYNVb1Fzg
cK6L++kD6o8GX5C8sFjSXCC2XBbXP/F/38jmvG/kYVnV/OqmSgUyt0E/NeY2kwJjiIfXZyzmW0EG
pYYM1DU6pFIwx3ohU4fU7A0IpCMp74W4hdgDm6vPOKlHNzI5ycj/SaDuiXib9D75fvcjUYl+pGKX
8fjZvDQYb87UjMDgmPUdIgmHF8J+hitQp2ddgyO/ssgq1uVQw5XzDMu/aYuQTFHq7yvczP+v/t1K
TqtReRQ0v+JluQQNiC0eQaxgqqUXgn3YhfYXz7Ml8in6a8ibdD/GheUEv1LUYL9yP2uSkIPLKXhX
J93peaFdKd+53T/D3YlF1xrGysl6rNAi266S540GSf7C55vu2hyg1DxW+w2/SVdRWkao2u6d2BrS
TWULg0Ylk8ywNvwdTyHec3WMk9gx9ECtggsTtF5rNgUBENgtS+f/8Qj/wCxApNMjnnsO09PYDorN
QEuK4KrwqpEVVqlbCFplHFvhfj1RU1Qm/Ctl0luQ+S5rR09QRouiSwOJ5uAlxJfk5ib8ypZtiqY+
gLrfzuw260yhN/g3SU3Ozspd+8bAzg+0eStuuIAS4jEtb9YxlDeaI7Ph0s2lKMIj+wsjleVOzNih
42CPgkn+Ig/6+HXay/4gcdqB2wR+CxvwzAlq6F9t4iPk9fyNkdJmXpyoFDmyhcJ2m3uXlo9Yc+eh
WZ39RpDGqqsMHjvYN48ORzfKeFSXPru3vCj3dlG1nZ2UiLg/rI8jDqt7S+VFmj7UVlbWoQzkyEsN
p+lcq/i2aQFL8PBfx8Hs8DLIJYD+5pIDxW9QZBPYQDatDmET2I4OKIGQU4AEvn/FkzpoSVm73owC
/o+U7s6RQbxA7Y139UWjjW0Wej9yEDyTpeKZSu/GqZmiYyhx5u+OcjaMprimiHPm3lgGlxLanyUU
bgXgoW6nos04n/1zGymCaAbwF1GVy1xK5sLj3Gdr00Yo9dSe7gwAvfiQu1RO+hUBZ8rI3C3UH6fh
hE0OeS20EN3unia+8lxZeAT6NCPZTFMyWM/PFzpo0dUJyrTY+6ALvaaoQ/w95ZefbzQZwd13wxiQ
V6gU5c5CiW1P0YvkqK7/AYdj/Zvyka6mh0QWuBQaQx9xCPjIuw2Ey4cwcfp+DTkOx+Yeyy53puut
c9WOIRPcvJi6WVn90Mb+jQXnXeYkY0NAUD1sD/aks857sFg3oubOmoxTs+3Wkjp4zMgccdSzxmOC
ZEQFwSbdMBjDzlqxu1KgGNRL8BRihf/Fq+z3ulHsNF8MhOzNl4B+kG4qOmkgr8JJxzUceK2E3Q0y
OGrPWbMsifgzoqBOoeifpMnD5J72OLNN8FLQEYUp8j+daADNUtYOsequ9EXrmzT6CdIsDdnV4qQu
UarwDD/8LFNFjvL0r9bZ2JkU++W6Kg4TxXaufIcvzLaA9Kvg4EFV39U8P8Ryf6AQOKgYWAc5qtar
FPltKJoVzDqGrHKg468nimz5KjIlFrCSputtMtyZtCbPCpT6CaLdd69QC4C6LMOxTQ/lxzMjaY31
igpd0x8Yf3b5lbObTVq2N5frys6GxyO2xRpA2DJ3O2EpNneaXF5XX6BN9UZsUJ4gfmifS73J1bbX
voOHWc5Xjfn02UluqQ8IRjbPFQn2ss7279q2NZKH44lgZIouR7ghibzKArih4ubR0iT/R0zBIff8
1XQBENK5dRQ+Nbq7prxdu2mAOQR6xZXr4b7RxT9iUkxTn48e4+QOBEQGu4d5/ft626FXKxsAQpfW
Evot1IGxjg/qFLs+n6hsiXCthYDB7ZlmfmkEc6Dp8nAeJL4djKGa+vJCWiCCj/gsirxo1YE5t3xB
prOqu8d6xs0ViymxEDz7EnASgofBavoDReBR7HCesNAEXIyVlyRnx2eOw65fFj40Wf13OLpuAURv
x6qHX1Uv+sHCyXLGPejP/U+eBuVP0q8RGTUMXA0O2QAwlrR/YNo4aibefNAhWtwfWSlMHlpxDfIs
LnPOIqverLCVxyayQcyVs5rpxIhBzaiCV6HLxa8x4+SbvlZla+6YInq8AEprMvd7izi4tHtGRv0d
ET/lMzvHw34fmUK5J+dyiUarMctaSJ1yvU1hk4R202hhEauMqWMQ0kJvNvwA5Gxr33QdPnPXbF3C
VIlZid2+Bsu7ZS0lf3xEM2pEHFaIPhsC8vbpRzQWP9k7yPBsA6JPe6GzIujU2meXHVQvfNubDUOz
xjFnUPRWQ5ji5LDlKod59YnoDTo2Is9smYyLZlkXYybEt8bpKNAP2IJm6QmJSLtiX3q1HTlacHxf
dSos+1QxqR+tOXYZUa7l5vm5sDSa05POepfsoB+G83Gk5A9EosF7wAVfbXcEvnmXyS3Y9Yk/jpIR
Y9llnRrx1dqCLzqspxMJbK6FikogkwcImEbGSx/MWS00vt2wKpNQ/HjKhTAIaa+i2EiNS8KCcoJb
VLxDcsH6516mwgS0DyVKdsxYiEfuHILbeiwktln/8G8/pqgkFxzazx4kh7m+bfNvpwyQdGTuusjW
lRZj7o9i6vzc3sdZW9vNsDlJie0vjtlF//m+Sh1rK83IbG59babKbvx7HLAWxCTk2FCg9mEyQLdz
TWFsSs2Ze7/Z4Pnp2iRRL8SmaLsfpshvkVMfqC7Qp9gr7VFkMFET2iLRQcfwgmrLJ0MpoRBkc+aC
ZGT1y9fwW32hU3KyPkH1uJ+SMMRTal7k+JBTxOiVkPetfo5lSpuEpJg0gOYCcY9ZA/3WgsmC2Vj6
/KCn4e0dAuzNd9nFPA4p2NdOLSXyZ07wL9NWQKNh4UZYC7+ZqcDW90ctju1iaAVqAfvvavq+1upA
VBPZPAvEhvkMEcTfCBTPKFjiB2FDg/H+S0KP7/CdvtlI7j2Tq6vV/tN7yXaFAWbsjwwuHoR9QKtx
wLy828sfQKU+4KCjcdhR6/Yy+O3ifK0Mp2SuOBcdNrQ9CecS31LJ5R8BkKQuLHggTQ8vv6qLGN3D
Fw1JHkQ0RzYEYwKRj4MigAh5LZu3OSYR4QJComyIuCRqOwEIG0LngRqkphEo61hAfh+vqP47dLDX
r8vlH5mgjAxYQKBjTBbWaUsju6v5P3fJVq1YGeN3pwbcJdfMN9phNNHccTPt8t4tJSIKmTyJc7ZZ
grQa5V1cMiXKwvPXSawt9KpkzVpK20DH+4T6d745hyFYTnr/bVN7FGHL/G6fdb6A4wMYM91gyS+0
oIhXu0xzxG/CXCWclOABJfOjdWkBtFljasBfy4dJSJGbaw0u6axskpa00jqSAsYy7tB9askJhdT1
1alqPMCPDc5tcGl2nBiVx9IeXDqP2Z3T8FQn+fLqJGlkeL+zljb1jkPeKA2eNQayeYXcbHtlZPpi
pf7pFb+z/UmqBtvPi9yeTwGvpeOn9KzJXnn9uTC8619LLrya8jkDl/B/1LxViN1jZSPO9w1fSd1M
LoDVoAcx057VJQ97ixI7gUV2FCe5MCXEdpaasDzsCffV1/IJBpRsLCQO+P0eLKjZBHJFqPgNVBx4
1yxpVpKgxufs8ohw88wSRogiMts4++lvejPdOzfoo2+SfvZE77lpt7GG5G+atYoC+h+TSBE6urpe
kSLGWEnzDQ5ZcM8dr5W4CKBGbaSBYGjSCPfjHtkQ7DletjJNL5Zkpt/5OvWYoi/MA27ZmxzbCFUa
GxO/tW3x5NPJJnYuQTNV9Asbn7I0n4mik21V9jZmxoOC/h/joypregsGKUEZHK5dkZ5EZ4PmlmD0
452oNyoEhWg8OTqRdt5ky9xK+rxT8uQV3JE/JK97mYSJHWTvhb1g5iD3RP392iw6gUXgYlX3CSmz
wrNc10Pln1y/Efzv9F6E1WwaD74aueZPYBxTpaOB3s0RqpedRMfnRb/nHQLS10Zdl/M5qMLqyrvq
A0aUmXHxrGFRkIye71DZiM4xK5Ut3ifF+gK6cgxe1Kv/x0FH+lmJPWT2bKmh+aOA2DuSrLgJPh9a
6nxzfQtkcgyMCLNFLPa+5jvVyxJmO+TQEPF4Rjsv+JYFYnehssJeG9KUu3Wt8AETHcJ8K4yaZ9mo
e0Z6hs4TkA3DtS0lyRQ7xH8YtBX+7ikvkcVxHkeUL+80g0pnNZ4whlGmzZGJKecm/kybQ6aW+2AI
sVRhTdZC2EJtne9C3A4z8xHwENBkuTo8ecEMEdDZxdVRhcDe4L3ih/VhwMxpozKp9V1VNtmxm1kh
xiR5rQNFET9vWgK5CqTXU9NLL6opSqw6uL9PoXGZmvkLmYUfunTmV4xSG5FaaGbERh7Lb890dCHc
yJf7/ibGtI7sw3XRKf2RHSONGqWU8claGt2xm5ZuVp8CWZYcx92aoxmuJwVY8N1xJVXGADVC47Zn
vG+2RZQLQUZ/gXyzXqnkK6kG5QJZNv7Ugk6i0+IQ9cMGkg7wsp5K+PNgctuX+Nq6/fvWJZUtFjbf
eCgPfMmHySTKgypNo4TqNKpArrJ2KOQ5kLPAuuMtmQCysuHgDckOLTpnWrnl8ksN00Hmvo6Jr+6d
1Q+ovzqJEuMQPaeB3Fdm8K9ZA67oovwNCfPNAtPFNfYPpsnFgghJCp4CFZR+yC8oXFnVyfNyubGu
RMA6yS893f9X5AXsZ3sRPFl5gU/LEt3MlHnQHWbeyc8568LSllDEwrv5WzU9P/y3fPf1uAHMAGVi
bN3XriOQPnUqkJvr0kijxlDxXUukIoE2pmnHV/O+Y53jVzt7nJuX4ZOgxLng2vn9EmWUrsEepsPs
gh8rfccTXA7zHOni4uWz3DdY2H7lR/42juLYJ6kOkqaLc2akwf0JqBzEn6YUXRT7XST9PtU+8HTI
CLC05OBg3xili5CJOP8I3fFA2Jwmt70wjIjI9XjHca+H9IvjbdW6tXNHXlLqj5dId0511MqUB2EN
EffuptwkhbA/bz6n2VNoee2ojar8fxUsoGgWditPFZQb2e5vEH1O3v2iSaXq31Hr5Vukx65enpeT
x3DLaT8EBRTmb+czg+bb9yyCdCoVHZ9CNfPfK0QsZBSDzshmltDlmOwHY82obfbpPGf0x2tU8DeW
Dq1cIJCdoG7zzHKwJbzUbM/SrwyitCxkqXUjeCnjn6RasSrDz/5i7nNyIHmqvWeOsTnPh9M+DbII
eqi4falQMME5DJjupB/DltIzUW5yIlGsaMWyPP3qHQmWy+Fb4BPDeyf7QvMVUMs27hIsw38tgYPX
U/7VLsqRaps7pUye+wEU3OdGEXCq+In2tDSUJhsK7PP/34AnIbY6Fobapw0f6aDust64C7jPWJLK
EnGiG5hUddZa1+W9MMJMfujm51/p6TuCJ08PAhwQODir2LCVxf7ncVVHoKbPcX6qfW1NqAEVrCZP
dEEFyzTJc2S1XcCxH5I+wPE2g3lkho+9dxkpYu1jO/+xjAfrT6GGYJ1pBO2XMnh/3zI9ajAalVqi
65vfdYn7rT6yWdgZtMiSzrq4KNiw3MfyMPkspo9SDNeKIzrfL+x0IoWpEBiL0wu9F2jxpD4skuHX
4yTxC0g45k9Uxlx5hAbhxD8VMObO925xohUnK49OcpqVTpZwz5NztyYV6eIKrNT1sLhvXvipGCI1
EvVGC/aW6wXltBLkoVDv5UQD6qSwmYpeP3UFhdia0XsI/AolZ4pY9C2SbV+NyQAbmoy6Zzgz8JJk
ykVkxALxUaF7/n/4izP80SA9XRzt4Uwx1IpTJUmP4BvHnVdMEqf8urJJnrARiEBq3fWEQFZe5GSD
cdnpZfCzk5JNJydv08VAkJ0D2tNER0E1Fn0K0m+AkxH5CECxwmxiOyV12KToamztfFULnCwsBf/+
V8891Ga2L3bygAyfHLnM8yFJIo26G8/kG175zLWCLw7tagzjSRB3zoYfQaMEmQmNNa2FQXyX10Of
U7afo14ziLJjowg/1B3OpahxsOxdUnaNvz/IR+/oI61mXvHV9VsaZP9gOcW1OBqix1PLzpIAHL5j
Q8OrtCXWsYioJavGoCXElevqqPitCyJFmk5drIWZe6RscU2X1opEKAl1WqUgDXGRc4X8O3GMchu9
RuGDou6TbuCizc6cRsaYaAF9Q4L4uOr6jRCTbisDxeQu8iBMa0QJpQruJ7xYJuLjBC7VvRTYa3nK
qBOXhjO0hGanDmcffXHk3iO8+8dhJMdiCMkTocFkG5Qk7o2XK31PafmCx2P4V+CAZ6SQGxIiEdUj
IZm8W8TB2tewR/6fPGvJmq+W85aWmSSZnPOqQzESF0VQYm4K8s+V0dRWXlDwXRbp27wWb7D4hNfs
35335hBkgOJ4ehvRHUGLdhb5XTAOOK22ZTaFDieQEvRKNP1llWoaN0BMZ5UMGBjb/wf3qiyO4Lrb
QtTiq1kzclvsTZs5nz2ucwkm7zuQJ4oaWC9bpfcpXd2kCn+Ta9W8WXeI218hEfI9FxjlOwE+5ils
xLWMOS/mYM6XkyUffMCILxsmXl24uSYukVvx3jToJepqnPJoccEXp7WvFtT9gn7s+Mco6n67719E
YHKycvGXDdLD+2gFnMRC1wuK/Yb4OgNXDvGn2Lg+WNUndiSMDl/KcB2ihaOJx5LoCZW/d1Jo/7KF
cByXt6hbLe+PZqeFks8eM6PNvwk3y53h+0dKsahbu4mtNLDpPHYxouXne2a3tD0I9P4qPB4JrTBu
9wx6lwmdVwVpnTDyP6ZnojRQHOfsqhImCcJNp/tNUJ+sL2aDt7BU/6PmLZXkUS7imACmTMXQpusK
8vZe/s/EnlI0TcF5N7RO90pImqkEzKOiH4ZSOcNLtvBVLQSq5YKchmx6NNj3UQXjWhjSd0ztrPdJ
KFe9zAeEIRaIShFEiESHTBz4HpsclMgiKqAHzshsRxtWsk8fnbrQOe3QOyIVp5uwnu6WdNJYjHdO
a9q0IngXWrZdyJZCjpgAU/KkYwPwKZlapvAWoP4Bx1HU/W+xkUdLGrp1e5nJHwn4zmmiABAb4MyB
4aEx9P7bDmjaluo+uloe709erUG/9W8GYYs/jUtiomEPZd2XmxYKizhiiw/B8AxVqsUJHWsgTbUC
3NHZ9kb8ROfOjSjYLGGo4XhqDlH5uov7ZE0Bxc6wt+XHdWWYYxl9HI02XI/Topx53uYX9Cvqp3/N
tFRoICxP2+6g25JDeS/xnshd1Qw7TGuXeVknf25bH/FEfudGYC/08GGgfsyd2Q/VzS5skbZ0kHvP
regH+jnylfG8k2R0P25mmb834HRcmO2CjWr/zgIiuWRtfwe4zNTDiBNVU5aOSIcV2AMa53KC+Ihw
/00RwtbquFGRas1L6H4GStnzZL5EMpQdt/MeEF3x2GFXb1R24PCbeTrYLTtxIuMfWy36XZbVw0WY
m4tO08W6FL26KCW4cZ2xnm7BGlwbZnttV9ShfUnwGzOE2z6pA8LaMCKPxjvtro08xF6dTPH9wz2S
T7ZYOZrema2eJc9hTf0nacdc6Owjp2mZ3dwARQrOjTtLpAMhkJo5ZGOy3m+iCo45RSbFGeEZ0G/W
Kfwf4ypzHHwTnAKdJt+WLiKmH2G+jc5hgAVj/rJ26rvrYzOhIPl4e0pfIezGo0qluVrHlfjYdeD7
8vKOhG7ZqJbdCrVrw61AabbF7FHecaieerwFGI6wROJV6HAD9ix16o2Fwq1Kn981qNRRJUXFmwbj
H5SVOPjwwASOMqhQn8sSJ9z2gMFYgqX1wYMzqtxBjsOZN4/QK0dJZW1E0riBEq5ZokAqAfskYgmR
f0a47rStAp/Z+FRprkuzfNg4F2tHIQabg3dRv2pnPWP/c55GgtgXBwC83CwmH8QJ5nEXnt6yXnsg
ALlZFAzv2RSjlC1Z4qpbsgImFrzezmdw1SCDsjngLElfoAxaQZnkHb/o6EeL5+gWs2WKqJpBg6W3
Lxb5c4BtKBfOTXrg4sVH9JPXYoKAev2dpnGdTuhkwfLXp2GVysxZV6UW9/mnfCINpDbXKKaUF5Z8
QyNVFM+iLLo2rRQ5mubC6RxKd2flomAgamU/eb5C6gNJN4PkQglL+ZgPOp34e9jB+F/TU/5zmhTD
kKYwRnBOJZN5OlJbtuHQwCjAlIGWbpmCOjQe8CwLwaXEA0LnHqLAsvktE8r6FymmKWQFBYva1wS7
RSEAuhTmfTLA6wDTWpU4QvZFyegCN98u7SsLoHc2Em2Hbj0ODVS/QzDqobwQSCLYEeBG3mwV6IV8
gBJsC33a9UnrIcy2PaMAL1qQuYKn7VGVYGiKEMCmS58+8C2r7PcB2v31x+ey/Ho/aFZSQIdOsrTV
JNv4G0TtghKmS4AUkosuAQIw/90RzYk3yf1sXBXpXpZ5UJCo4tRK3idmAazgOFfemv+fWTXUWx3I
JnYb2MkavkUma+FgGWcWJvk+d4LP33KM8dS5ggpQ3xGlcIGgahoX2TlgC8fcuT8mMHn1gPocittW
ZinHvxa4B+3YVs8QwhnLxIsSray+ONwA8zY/phdH1naXnII2WPK2+C2ShgTZTLRGMDXwqfJ2Loy7
I0VQEdid9Dm+gxFX5ophqmOpvZaoS8xOuiLZF92LE+uBaWX+6x11qJzS24NuBnkQyKjGbIjKo/Ui
AYLDZ8RpZfTL1oipg5C5eqTy5a0+VrzV01LQdNUg5TZRDOpnh1ps5XiY+Z/y9EZj2ZURRuuC2LJn
6K86mVo4c59pgsoHDoLO3aTR239G99YeYz869pSf7qDSTbWXCIIgLRoAmTgwwUbD58Z/187vA6ZC
OnGdGJ+4khXeE+/zYJXJnAUn+GDgD/RzKOJfN1KDh0jzXse2bmCKnDOpS0QX9YGxfyuAkQeoeJya
95xb4h5q8YGNtJ0wux1jtB/W1kTrqsoaAKcazWxN3bB6/NyuKnZJ48DVkNTK61gSazbhE2+sLKX2
zihQcOZ+vPHcDnEsYrd0YcJNf6EhEmso86xNRiR/Vo233j2sWTyA6170QKXGGfc6h3UH8mE7+euh
md440pIkVi6X5pcQnE3I2+2eG+39xzq5LZbEC05Pe8gPZZgmpgBLysNBLZ2/ns3PwMrpZn4bKJR5
ZDQLn7GNmkWfadiYipdawX6JDYgyxjGJ2vLDDE9jOFqyysRbjnWcfK/Aky7bqwg6yj20eJcKgCkq
5UO5fFbNGiub/dQM0AH/OB6Z4KqohYjFBO2gE64+V2ex0OZQXqGEWviRr60WMKR2a4B5VMzmw3AC
ixYFTMDJadbyCXhgEyqeLUcZEt23QJto8bWfDUt23tYQkDFQCYfhgvzc0ePBSmsFGDshjbhz3yLg
5x2Llnzi6brvODFa/krDDvFNkGyXa3XGqb/cHYMjRTXMgmlR2qw8JkpaD0Fw9KZt6AqC15GYkAtA
sVaAfg6VAqTbT9nwDGkAI1PItrcrZv9tuH1rqT3H64qFZy7pV8Ej7/2nTLBXuK2hQY2Ma0D7q+9I
nWOeW9ciwHZqEFsixC5/gHq/sRmBgP2S7lSgh4WYyPjNC8Ns6RRbbjWK2kTaElezbuY1rAp67btT
GKrxNTUYWpsEh/jRAvtQ0SrV5QY7x3E8uSUvBHFLHbvr4x6CwED8SEf6WvV9qFyB400CQ+yN3QA8
MMWvzNXp8coIeCE9f3KKH/1mrlVZhGxANMOF1HvHJvV8w0/g9VwaN9yvCQbUlZ2AJdZ2hFHCtCuh
4gTTZhy89urk0nZijU8rTANfLnuEmw8Xqo+yNltQea9/LYWF4EiNTNDDJOJg3gW/U2irm44R1lgm
H35EHsVFxUQ4Ne7cmtiZnX4VkZaTiIrXyXlUQAkMMS+op//p4+ABXG4crpmGbMCU/B4Mobo5uM5n
c6sauVRUsOZgYRhheJBnAkKcvsVawx043gudwH6OxCCw3zXP/333fqOrQ58JyjqT5MQ1z3HP1LsT
jBdtT7w+U+d3qXLlUTbJqXDszQDNL2cqTHe/CgvIqYN1chpnPiFJA3RsnDg8tVg9p8rB00xjrowB
0bleaa1x0lm/daw4cnr/+aWt4ExaWNktZpoGawk9WRwZZ8rY+EcPTUYmC1RoHohTr4s7IwIolhyY
xQMFVO2DglZ7YQuwfLY9z/QNBTS3hkEP2NzK4H4e9q8qcnUNdaaKnExbsdNxitzupDauRnBJt5kn
XRi5z8G8NzdvhzG0MHkhb6X6R1rpjKh14fGoG2KHjLX4g9w5t9X2b+hq2bxSjVJE7QMTAP5HczPK
y16MIGvym1GIfEjgPf37JTW+oaojPOErxW7Ujg1RBft9Z+VNpMjNZANA2Xb3QlEztt7Iqos8aaW0
mw6CS+kY0TG3zMslGO1uU//qqBRm4kGwSWjA2v9N5l7WEQ13yXkm/5odNue/L0+6ZEul07L+hO+B
iSaXN9EBeOEGLEiWfGBDxc3nLj0CvAEliGvEd+jeJVbzPCE4RLtx4WR2bc+3IQoLSePfSxCUiYii
4bEPXL2CND9/MOy5KF0rlO74H2R9pMv+zlo3XrISheQuLjOVYyHb05uGcq1HdtmUjq82+eePzUsq
amLspK8LFcIulmmZw7F06POXYq+OdUkt+UvYByWRbRH6nmHhLo2gcEhLgLHKW4o5Rd49D3TDjDeW
w3Y06uWUOApMvuLRUb803YXk23rh1vbqAcprftGN80cWt8W2alO001sTq/ImzM1B6YoZvy0KkA9p
SnKWpCU+jnPeVaFGqiCGk5pvDUS+AHCetLhE7fsvJWHDnmQwmLpoyNzaZMFOwYTvSqG1qFypou5i
8nnInqB7XPql93KnNJq7iGDNDIXU6PnDJOo5GoYWrX/V861jpOgB+xcRWctyKFql+H0/2j6exTXw
8WjP+z5hLxw1qSa/zrh4FzX6tlcSBcUlD7BTW5ONESdqZAB/ltyyXElqf7T2KptT/aIP/Sz5tTQ/
k5qLkM3XWwFVSXhYvjiza+gFECjjcUJnHh+yi+ykqROKHipLZSBSXZ4wOS07F157h+k+lPC0MhgR
YE3UrVk2wcdo6d6eCq4/NQXsl2IkrmxP0aIODgO5C14gRLL8T4GYbC5pslNfOgd+CQk1VQQ3b+1V
Q1zZE1Hluva1vvo7cdHFR//LgZXz9PQscWUq5wkpMUFfbAdQFLg/ggQFUE+MM+P6yk1Hp8QT7XV0
j5M4oiHADYqVoMiiCrZk8aQ2rMM7CUWPFkRM2R8oPHaYCwv+bCPx7EPCEzkmdw9RfCN0qd0gHlj+
+UVzOgyJEl9tzoPiVOOwRrlb2V3BhFARXbkMKoIpKbsu+hplFNrlqvba2Pi4M6TvZDXCpYdKXDsf
HqW3v/1jadARNT5WOy1FZWL2JDdU1mSaS0tCPV3Qe9Ogc56bjXwIrt1mLF94Kx9p9eHJIDezsYZh
sMso1SP9eC4JxIjOMMda0g+V7vrVNQZ/tdWZhzDaDgqJyj9lrgm0w7vYuU12YWE9JKym79Arys1i
ZuOSxZhgPOot3JXo8xiw45MfNSmui4EQUiyF9VvchWKatHCpIVP8R188aRedrk0GYiagjasoC7/p
ucXaBLBXqrgyJadtBPrK5r9zDUrdqzy2bG4g+Lc9gmMsPn/YqWmSV85TrzdZ3NhF5nBhygBfLpm2
zxRjfZJ2k9CfkxKhO5YWMdMeWrBu41QWztOCQDX4Pdb48FLAKGK4+5xnMq6yRJLW/TAfmIGFCjKK
Dy3ujlio7ohb4ofz+zNOsU/yP6NdUyANlt1htosap2mPR9MeKC+Iwf9PmgPXgsR64ebbkid+QT8h
otv+jF7elmA9vklZzHCPBJV9K1Pci7OwS8OcrxG1A242oC6otv5GNnnBATEQdSKAZ+r16wzxJB/Z
9X3P21e2s8W3Q4ReyVacUnGVEeLVjDiiNiDSLOfA8sIkmXpMBa/19gG+kg+ag+8CYabD3NyM/AIn
/9c60HsRWJMfJ7tVIZ/hatZ3UE0KXsA8juo2npKclO1P5VykGXukcB55aSG071iW7Kv1l0kLuzLT
Wus25P2yZ1AqDtVhWQKiy2882226DZ486dAmR6on91RdTEuEJC2NLemhPKVRgpUzFwX86ICNy9hV
Cu78gKafmShMzIg/lU8c5I0HRb1+4wKKn+xG1xiPAeGZIHZmiU8CRAnVCqJ42z853yWY5MSyLXp0
t5ReFoQGZh4VshP0KB0M80klXkmQ0YjqeOLkdxQ4A8qATvrBZYMOwHMPtJBrQhfa75qYC4KH/v/q
gqZC9W+5/wX9uLQ7sULdUFFwweKu5eWO4oyek+pyv4KREBkKMhjtnRB4hWtaTfvaFgREyY+0rqlD
VO11Zl6wRKscka+5VaHZk5kwjPGXbN+LgZ+9mYJwlAT2/kkcQ03dGvVflSEU35PSehnsjbSEyUji
cPIZ9Bu+3yAUrEqtn/FQgeNrSCTzztnbt+oyDLrtOc1NzWjfNz6TBLdCHbPjm2Sm8n+rUo2eJ03P
E96sCeUGY9taPPxOtRf7oHULosaW4r07oyhKV80F3i2OklW/zsCc7LglpNWZWwcBDzZCBFtyMspp
FbH6dMg0YwC9Jk6/B8op3BRR7APHa+vsMv/qXBV4dMxed6cNtqJ6QfRCIGNrt4V7X7xucQchpI2o
9e6hsrs6UOC1ec8h/czf7GgymlXvEMQhSeyNvDMtYd7bbkptdZdFlR5yyedfGYEyQxCchelc0qL9
xbyIglC6gSQs7/Pw6Og/QGTrb6u9autEsiZLLU5Ox80KqKcRuR5pQvQ3E0GAt53ioNIv+DX1PKLS
9OQ+RZm9s+5aWmXdB66k/awYueRyPhdg58PEld4q3tTZJZlWq+q+9w1YhmU5LMbknmcxVMq4I/Ae
fomPY7dNFv0rrK7ZUUWbPllhDsVZXCrcVL9RMK9POjRij2CdrV170vnscoweaBcjKLCCWo+g6CWx
qH3e10oAaUXw6Hpdu9TIpsJ6DkQb+njdHs0VJdPWbwRdsolFEhVmVSUCdfuiXm1+kTa6q9/+X080
vjfNyAakrAiGlQvaqP4CBaKT3z2mQApY0q9UBnDFRSz4QRQz/BlYoO6p5xSo7yeW34d7zMAjfwwz
lW4hbC4VUd1FAW76jqWlb0dKOFhTpLKYIA2N3R4gcKBUdHjCJvHGmDKkHE84jMSU//TbWhfRpO24
aIit3TqfZrGR0xChWWNkarzAdxKHMp78AxH6OpGptWrRlywrJg8OxRspHsdU58Be0uky94A4LwSq
jsInPFz0RqD4/JpPqKxqaSUbWcvX259Lxf4sTgqZIWEmUXpXurcAp5mwqOijvgzDZehjzrNi4aVQ
mCnKgRtyNbXPPnTp6QsOb7T1FNXTsa0/zAuVrGAR6/LBTPMqOUOHbgy0bYKol+lN6HW76JHy9vU0
aXeZyh5EKrDb5d5FwiiqVzfz5fSwMw/bpYydJ4E8SJ6JOVLZrpaSua03aiP7X7Yd0pOod+ZsDurF
pIrdT9r39rT49mcSEX1VuS4WvdAMnQ/OcCBwvlwHLqT7/XrLUmFMctJGYFRW++GtNeU8Fv3GuxZW
0DhaKx3IyYKC/V8s5fZyVkENxopOl/+O+wqsGtB/T+VxvxeveWE/vUsp/GmQIjMg9P+uZH97zk2h
d17bhSZqRLTbZIMteLwle+tVgcTtI2OmoBwQeHdeheqEZqznL+HxPo1x5IV1TeUceWYBeDOzyEHA
uatT1t9qkwhhxYa7I16Tm/qbtEk4jmCL8RaDLvsV8W+ouTg4Bb++U6FqOmGUw/Cm3xdT3bB+Pk1N
tg963MXkaAkawldLffazWwd2BgoZ7P26PfMmy5BY8Ryzl9Tgr3ZMW1AvvERePpZrj43NzfqMWKEX
h/XS4WVBuYT/eTKgIpR1d36GeD8DjsEVE/mJYwzfsaYe2sPMWOkg3iRguA+8LWyJnNlDgwzBJf32
DSSh72clG8Y/oR53HiBrxT6i7f1T9dKq7GB6nFCSE5m8pHaTMIoNM0N8m+hks71hLX4BxTss52Cn
qL+E3NyFaQVtgIkNzva/h3Ld9HftKYDuungE8tlcaxztU/NhtPfRTlXAw6S1llTJHtJno+t1MLbj
ITw2fL8YUMPpedO7zKA1sB8b6vpBjbhKxcrkRtdeLRZehib0mK0hs/ebYB0coUp92n2xZpAVo0qt
ymA/l59hEp4iCSRlCXgTvGzS2CXPOAr9Mk8tdK9RD83axCZ6k5WJWnGN8fY+LynPWOIsQ2x5GD7e
m8b5JW6rGJ6TFIr2SSeQb5+4wNIni+fNLNRj2d5vy0aCnStqz4P0s+giOorkycV7RWYIRDbUJz5U
8r4fzKqhUghqjyiA0002lsWQqsNCFp85McXB0hBrGDwuu8UK3JAmLJsUmEJML7G4vcGsBSvcfUzi
bVmXoT5rXth3WLmjUJpynshv5PpHKKU70w2YeuTmIIs3dju2eEEeJIIErUO8icA8FUjy9aj4sTEZ
VJUhL5GcF89Q6DkhIhHviE8PHoExDqgalRxVkQCHEOwb5O2+6mH0H5W88g7cJStpzBrEpYHLu3b2
a5k+/ScbVFLjAi3cPxxod5xvc3mxAicSIUIgOi3Sq0YGBbClHHAivQ1Yms2/f2CvfhbTga6wR4sx
enMo/2B6BSa3YDe2x8qN3xzCzWASKC47FKGyY7og5RkLZWGh6uPXa/oSF8N1qjfb/NqviL9lz4U6
iPs8lcp3zoyvhE3xyvxGznFVejedmn5oamKqGRap+3nFByoRYcOYpltAVOL8M+l1u+Go8oXy0DYh
HV9N30u16j2HsUXuFpZi7ydsJ6s44nZYqgErCYUMI8F6sQGkvBq0d4SKG76R6IaTIheIBCRjkCVc
35vBT+P9by2ZehCyDD6sxCbwD45r3w+1KndpKDzEpZE5ZsiEBSMKFu/LPR9xiJWpbYZNVDQQGUjf
bMvPe08tKIs5PSbGW516VE3bIIIhdWQxs2ppOUW1AorDHuHkPp76moq5aSKPzcA3GNWwFsCYAow9
ttSQ8RuYt4WY5wEUAh3IOWdBuCV9dao2Lcz1Jya20RjG4CxiFHJoiBjrerEKBeUqzeYkl0OGVZKU
4xHws+u8yTDVidarBdtXrZzwi1NNi4Mg7Qhe3Dsui2ry4WJObCsrG1a5l2Z9PeuWK85vqIIkPIhM
BljWvehXjBvJvH4xCGZjaiq08qpWjYHTpchdp89W+cl++P0gtAmflaFKRgB+4bh9IIVjZnAkJ+V+
+lh5kavDXF39oX91Pg8+P1NETbtFOyoZ+klxZIbZ/a/khOpKZkdvG9VCG62Anx2WheKZvIUZsCHo
9aCdCfrI3o+Gy24KocyItTjYmnHMDJcmX9Xg2D7klDetaH+03tDYeBdGrpO1CPvLotxYgbpuZDzu
Rpy8PaOT1T78loh4nnhTxZLthaKvAScqHuB386iFz/PyQTXV4GPPGwutVbdED1vBG7lmpK0hEO+0
HJbKPoRkMHFQJiZDXmP3/Cz7kROfV4OuIC6yKslw6+hjJceYvrQ2ECAYFoUQBdgtzPZwOSnK6fNI
IqpB+p4C2G4APAR4PE0+uh/x1SW0e6r8cMEJho/sn36xdBTvMSfH2WIrFPABYcVFcXSJL6OQ6bqY
BRibYBZzmdDjJIQsIto6mZ/J7fa8Cu5vSf3n+h9A7HPvQjq7rI0H9Mi41Zdsr9E2hMNtzDj3ToZ5
F4ppSU2UznQYNAxEmIzrJIBnR6fOvjVo07Z8fPOycHXtYSM68jvVoIITbYDQ/GzPUEME4HPvDxnL
va1YeDvL4+WIPJJRjhjKkmfFfRYYQIWNCj9MjsmCx4cLcGBCc/RkRvrdzvOlw3RMkbVAYrZrbv47
58eH8UbLZ7uk+isXlr9nxSZgFqUXFltXcWKjOQw1ixmEYEZSSg/IWYu+Nbjt8z1pj02KPFO360iR
B6slQBBsVvFP3/5IbKP2+6ElKR/Gg1mARGBcQySZskE1ezhAuhUgocaTsctrKFPTkNduKcUvRgJ/
zv5888jQOLujykiEATYbZ1baCuC4zGfJItvZ5BTbREZQ0fyJ2sTtELR2ckHLT2aE6xlWQ9adojT2
ZNM7cmotB6Z8WFjo2P2dJ6a6260af4fNezMF6u3Q9RAVJMJQfhMRHFtYkh0Bhq1kEEJAAFm96h3+
f64rYhbyFOmQJah3pagky8804tRDArSifJau7tOnj/3XQ3p9kP9VIwgdIDJV+f6AyKhItWudDA0v
q078SaTMd3iJexL8NR31iCpqhiT3GMk5K1qep4uiHs+jERcuTDXntH55hHYollyog2jGZJaNtLci
zt+DzbP58LcHizNiGPjH1gT5eVpvwp8KZmG7I6ZbxX2CGmuzXVd31SM0U6sblDrga1eWdxZPpmLR
pecJtAm8Vux7PYY6UtXIV8dFvWpyTs+zk8VHY1vT7D/u9x/w3jWnln4S//SyJpXBaTPD80DgREEG
sqP3bZbN4+Nj+EflGqXDr7IxszpjyCimBv+Ha17UgCDjjHZNK9MEU4Rvpi9/SWssWbwrln5lB2al
FzPGgU/3nx0ux3zobDiomdY5KbDhHvwJSPHoWRG/endRYyY78jnbofzDf+fXTXiHzfOgjH+vmVmE
URkrXsh077NGWaRdI5sT3pJ5QuYtgLC6Yy3bdgapriq/wVHHbYwJiDakc4ZxYnmgAQbmy3A0TVHD
1GuKOsGLqe4FI5pc4w2kuscFUye4PvTIxz60ho0ikUi3g5YlO0yuFpdT1pUGfEnA9tJ1dSQg8EiI
dTJ2iZQS7tgIX5Ugz7UFX2EjN0du5WlF5vu/Rl7dh2ZvujuCMGf3kum2iUcplkWTQnh05V+G2vLR
eLvGY7eFCdcqdloMo+2A9X+MdIm4JTscSNAy9jh++yh31OnySsmYw/RYrgJ++Xr828GrcxeB1teC
GblIpNPq2eYHHjq766bc7Nho1oPBH4XZg838owc+LDWt72WRHBBEEA9vXVvBaRPYF+ybbTBRl9Gw
Y57Ow/ENT5aYNzOmhtuKvww8UYgCUAbFJyMIL7yZs8S1NC2StGeNUBvdGAuP+O+oQm9dN+3R7ukp
xu8hqdk4nHGUxxSri6SRB0q3yDuQ4ZuIAaHvJpqmRsIdfxjC88KFV96S/PYrAw8l3w97uVs0XH3L
hSWwyzQiw8IhaDb+BqG3F/22vKijSdc/r+j77qn98DpX1q1Ho4EAZYrdC4e2HyY/hWBj+qfonlIB
Tq+YwIbb/tkyh2rkU4i5F8SMF+cP4v0CrKAkw8hkSS2gts74hnIzFYZTCDfxiOKq/kJ/2nPKP/uq
ekZiGjYsmFFkl66hOzDDs+P8acHS2H9zFWXuOXZx92g0J3rrC6lHMoLpXbo+k0pkBSpeOW4hs1cf
aT1o+8+06U0Xgvj8PwjJSiijgq1Rb3TpkHQBnB60RsOh4k77NpBPtcQks6E5fBWpbJlXRsXc66F+
xG5KI2ZyZ2b+Q7jKwNWjHMgjIONAEdpHK8FrqX+MsmN/7br01znbY28bG/sFHHuYL1Gm7A+YJXB6
jMe/AeMmmU5KgPRNkolqS+tlqZChvtTFnZCYZvgurXmH3mWS0Qb/0xrKVIrR2KlzZ/3GnKyTYRN3
P1FJzNzvOK7JqYwoKIX+D5DBTreJRkQ+YT7wF8r0BzbtFQLG1XeAPDcS2cVRsJMXiyj58VvBosLO
ty3R2+sBR9YRRtVxnJYE44nnyttpJl3haqJDWLZKH8j6pOB1eYr8uz6bDb2ZNSGpqu4osmcJZZeY
EGMZG7ssKfsH5wvnPEpG+aD85Jv6LffUNeyilnIXUme4ciYH3H3HcwMcQM5Oj5wAugB5vivkv0oe
dUhVvuIzxZOuiUQstrJJDVM3E+msS3I4sqejbfkREY2DDb+E0drHw6hN9u3IrJbdW1RCpOHOv+9H
bbbhNylVwJxlqJ/lWbgK/ipd2+h0yn3PI28M7eLCsprkiarlDCpu5p0UQnNRTPka0tbnGYfjYJaj
EEvqmBffJ4Zf7T1WjrdtemE3Runl+dgEJqo/XDG610bkh/2p+yiEIcUTutEawrUR9AY+ebgj4TSq
86fA+fVMN7Js3kT9+B55Pk1HDGuktMlMUpeeIl4XgJrZIliS+UthKL2bTb1/O2/0z4d9hpfVpxOB
xa7E19+/BUgfYMHdQxBPgU3Q5fVboaQKcOxyLEk+avV6aduyjs/9U6UfI5OQHzFC3F93lgPUgZH3
KPj0dRF/5y2Jy4EGFr2hm2mwJ83yfgJX9QbAjatAW1ZgQ5cOAGnNKKTTlnTh4x1EOVXW/Yr3WskV
nrGBvBOp5gG2ZYetLZWnFXqjDifY+yk8AlSSrDEAGpNJX0/W6XcgJ2VLN4x+MxMFWqyX/X7+CqEp
tw2nClz8sl/srFu8TFvq1dKoMpu5K1BRUK3y/nNTjJhjEvuRAiVsu7MrEv/PepGx2zMCE+aK0ddn
j/3e6ieZG94gdjDLt4PRBjS6rlg0N2XwIqu1RPcrqhPoyl7/+qzyvbnC3JFx9vmOWW8KPVJQfvtg
LEoLydVL2LJWdLI0TY+LRV0nhskmcspf9kT4uJJ+z4p7olrwCd90+CcSGY0wn5suGHq3iBet7vsr
QRcavqNtQ3v3t8sM++uw9haoIjYUYjse6+Ij9P3jPQ1yB171yuoNAOYVpqY6cfmB0o65EhEOM2Z7
EN7nhqmdOctvc6tnIFfCzTZxv0X7LS6MrYOwQkI+qKgqQXCU8xu1FPhe8FGeWkkOA34fRWGkuD4b
M9+QhJjbiCfXeSEfrpAEXIpHtUcVxBOJAzZQsxixXYH/TyfvfJa/w4WNj86NnyryO/cVLfbvyosa
ldtLpaIgokPmL+V/nmZwrKcDvuroRMdr33YMXeZ6+BSPyrobccix3rZQqEn3hvf9Zkgm94x4SugD
VN5wwT/Jl8c8Xs/WhE9DFobL+BFNqpoMDqtr8gacsFoCIivzs0WqWpUEoOlL5ypWT99RKUqK/t5e
yh6N157wjImdpaqCrs/OaVtzp+m6OLrfTZ3VMXc1SDI8pi30cu2wT1KtdQXnDz3XZdR4jCuoOws0
cUXbIql4mRr5gtMiNGKUXTxpd2Z86xuJD/4H6Vu05tgc9MCIBnV4xHIdVcIxC8pTFOs2kaYWuIaE
fGpGfbKPqQS51PgePrUk244T7clvpcSyhb4RSh1zU7PI/l8Afn7x+fu/tsP3dH/c3oubDW79gwde
rPhFVeYo4AQJXLweQM4yRbiNxlAfr+Yfnx611QvBjLPf38EQZtcgb+/DTQFOn8DTDgb2PYqN57SY
tc6lZBKmVHcZ5LT/ayXG7vFRnAxwjd4ySn+4NI3P7KpEadiIuTB/vAG55q6k5Ukt5wYSQvTVc5F6
L6Wxi5lyTb+uxTPwDREokGnlp3d/Dqy6HWHjEeve9psQKivUsFYhfC4fMCg2T2jpnK0zPjActzZj
5DAWPcGxUnwtd48R2XkZDzyluz7dUJqSaUmXPVQOzzNZGtravGMX9Y5rm+JZNSjUbkWOBkGydi+i
F5iR4ifh5eT1zrfM3AoYIWVvAnrprXmaRCn6B3ivLXqXf7QuKBBZSHHhWRPa0oyh0pq17dMG0B5M
cYwkvqk55S/HgOnHrCs73/69hddwvUecWdzhkJ535y+gxVyVk30pQk5NjeSDL8J87ZlsTbKmn5jt
DJH6zt/27xFLS5gvRA+J6JyZTmuf+zbFAQWf3qGHEVoUTH/M2oxad/4rcALMgB1In/BAs130tqgC
ORHNF0NtRmbLTEusMd8QWad1rh0QZKJBfrEFRcpvsnAMYCpZfBqewIzln6+9F7E9MzQuzv3e/n3U
Lj20d2THWj/1AJScVyrBNElETeDJqGgwUOogZpYZS0JiWMnqwho3nnvAUg+Teh3eYkcb/sE5856z
UaNwWpvSsfVG8eItBwvkPcXUmmT0mCiurkUSEWHsmJv3YbcEpf2K5dOVjL9FWO9lte1abRBIAYGn
zK1crtBUIO73ko3Nc4Uf/aNpjNjRkUPB3ICcBiXdhhl7CUsJ2L38EW3Hg6MVxPltLw0mNTNXXOrl
GHhW2OEgsrpsV6+7bxF1cVPdQI8zM450WqHj8lbQqS2A93iipviexZO6ItrUUY0x0rxNl00fCMn9
5zA4xJD0aWWfzu6tvgnbk5D25MkF/24ZnFIpsXC7oXncakqH2trrRHuYBJV4Ec3hkT0SDxUUcfCe
Tr1wRfFeTHO5Nfc4n754KrQRowp8wq2l0drCe1Z1jZ2RgEC+x9cUAjrCafUTSnuIRip+77OpWMUo
3HylAuzq6SizOuoCZa+bXGd5AO9VRFjPHr8InIJh67SNsTFJBXIERYeaApxdCeZTKbWc0OxQfL2J
dOc8jABEAHxxum2pCLQgLpwmP9ZljRGe+k+2hE2V+8y/zdl/STJae1nPfSqQjm2381iu7h40DuB6
pCi+dL+DmqGS0aHrX0BDkc7GukccsIDtk7si++lRTPkeXy4/OJ+J0NgtwGTUmDgn+f1g/+O4sMSp
rR2klPNOVnnpDEqN5QUO+DlPkyJDSs1nggxNjdKcsntKACufXNYNqMXAoFSvvXiPRagDJN1gp4QC
TDZ8wuxerlViiI5n1qgWgDfdlU9E4mW3qfvfS6bVAis9NHik/5TWqW1N8c4SDCXKtdBlThFepl6b
Xl/AmQvpD27N/zXYlnwekZAJey5Do77N3LcAauEh1rqEU1+K64d8ui4azjlocaa1X0bJqiJ6Iy2N
melgthV9R9O3DzyybBOqLCqukAE2RF7iKFd6rZ2lLZvsUVNLGTt+d83RHlbKkg1i2u4RKlbm9Q0V
9CnkZ7lWbbSCZQDy3bx7/5BijY+K0dsMyeECDXAjWsjli9LSxJR+wOFXTF65hdx2lTUPcfx4spyn
C5lfh16/YYRRncLtKbmvDaMlpivT+2rl6Shxv+OdDCr60JEJJZt13lqubfLe8U4e1DmAZhMr6ixq
MnU/RXyrAXVLxypxcsRCtOlDf7uI9Bi/oe8qWUlk2ejIycg0xKjZlsV9G0ZsNsfJhTdTrXDEyN+L
+rmApor7/YhCzN8i/0nYBGemPobxvyqMRMoRy1IsGpBO7O/pu1Z79xBFUyazItaZUL3fA6f+0Hgj
98l785MPyTDe1oSw2B7vhb1mLM9TChw84svCI4Z4/6e392KWkQocJ1y39vfuOIpcVSBa7cxrnnQJ
uGgLXKmWiiOhRWN2iQ/liIv6buXYovD9GqJG2FV3pUOpEGIxozOR2YTF7cX0cBAiiBImeMfridk/
V1sGbNsYkf3oe8W8G59AklR88mHYVzvZPdXIBPj+m5giyM477loAbNdv1AH09260D2mg/ZeYVw/6
vCARVCGtm31yvdxNq863rU1jVN8+6lWUlWbmARRamHnCLnmvLIdPuf2I+gDP6HI3dbyZWvEm55Bu
/vVOnuY4gAIUbMPgxG703qXz7RSyclb5FO0EuHUosAKKV+3SiG902x6104jc7TK2se5hmcXo/WDU
ejevtGEhEBBiX2I25joi39m94LIwu2VRMedV2DA3iIjGXaqhVc58W3u6Wo68jPMOI+KeFGE6Lld5
fY1N6fTWen8WE8dMCo5mupEFHbEL5gASSGJy8neu314olgpYptZ1n9qv88a2WfoIcqH46Hx//eIk
iNiEaEIS3H5kcopKo5phrEcCDsfGh38I+l9ZgItlYFa6BXUpRKwCs/LqLMMhx7A9KYzWnZWHaPue
Q7c33XJpn1VUAFJW8EeGKIoje9A2PbqM+ZXkGWB8aGjnUcgIBKpGzVHzKgG/1iWDKNTDPpVwq9Mv
gf48d8j94E5WuSkkQKDKFhOK5Vcl+xZjXqwEgtTge8vGSP5RnrkFeFuEncH6Dze+0ktZLZoL6J6L
RfCpY+sB7VyQOgVqcGWuBIXsJYSsoaL2bS2rwmd2YMxedQNF0Q92kn5pyQw/KHuERbfUtDJUGVUj
3Bdtk4RDDNel2UE5XpbePI4U99fR0D+WiHPfrz5EuQNyzWHz1eMiXR0z34VDf6jNED+JvMGMgzMb
5hfLcmCht7ApQJqq+P7BYCnUGnnB4vPEV+c5WN48Y2thb3PITk3XNWib8iG1C0S9tdMab7ukOB4+
IuBPZUwsWB0Ggk7RGbeyaEEI0iIubrhNJSMUaP5U8Or+S/aubENXz3jnB3wpnOZrBYDaSs+HI+xl
1TFbapBSJadmMGTkRWo31szYD4qhaIwhdx9wJ3dqUTuQrQFKraPGPD60kqQdK/EfWrI58Ljzz3uG
N94LIBnJ3vXHMCPQJl+PQXy1ovu1A27dhxuQ7Z2jUe+oh7asqi2W1P5mw6cAs2Dyzio5zkiPYEu9
7TbrKTDsFp5xEwj5LY+uORimR9QNia/5Tqu5bn360o9UHZZgt/miCjaBC+c115pAT3dgXLpyWvSL
7ynIO1yR4iHB3vdiUAWfX6xYDgp7i1vuScunuC0i7+8/Bz/n8t/oVldjO3syHKVk4+tzF3oTMtag
4V0+mdM0KjEMC/ZNhjh8mrPcNVblNoNkOToaPZeHue/MPTa9kU+jmE1LQ6+1gATsrJkCaUqr84bq
7bW4A9b/cnkYJjfXQ3ekWhi/Ti67K4DdFTkTRfyNe8vcOaF0bbEGx/SJy+1KfT7fUkJ53M8Ohm6G
QY+PYhJYHsFNONf8rpfS+7j6dEzA6jxNWLMzT8dPdK34i4IE1opFz3ssGtgJojdiaCZfFjnL0MHN
xn4EhdzW172QNk7f0vbFR9ATKSCB/jb+u9sXvaj21Pf2EqCztRCmPckoxtMiyc9iLDCladXx5nu3
2BdGmXnyuBtkO1r8pa1q4dx/ejjolZzkvYES83Scm0cd4VVdeyADO3uzjcV2Xw7iwry80SPGbaV+
Fzj6vgiZOGsm1rrMs1A0rz1oy1NNyw4w49huFEnEp6vzs1G2s+d7aFXxVmVGjAjO7FbHIrL7tkgJ
Y/Shaj9slnktolkt3BxV0aYffd+PYxmljJ7oBmLyFVSCCibPZ/SOqeOz8tQCgTGpg3oFefIHb/kM
G3RLp8a9UuvfF+2xnexj8TB2HoJMQikG9StapBKPXlFdGr2UglaPdI7tIFq8fraQmwP5QM4qmVgd
7i5jiY3yIT0w2cBkQNR0MctIY6wCHC1+jK2k0Q1avopruQZS1WhMWZPYdnDXlSbfg8ehobT2zw5T
BW9yuTE+HxO6Sxv+M50l4exfHorgoTBMz1QcnlONJ3DsTVdThrpmEtXpmotomuGi80uV8gIX7IcL
9YlkKli/a/iRD/0+/t2R+1iOuZXfCoRfqdlq7X3GO6LGn6O57mMICSEcIEBjrdnRkF4wvVMGcY08
sEbeTtoZrCiVG/dSxqIVTHFE9Q6xWWfKQUlEKuNwx3z8dyyS/SWPKhtFkuN97bKnV4l5r+lAZLIo
NKUwaKZSYg7rhfP++MS9J2DqMPgY6lECvAfKb2umLIsD430DRDP5Z7CcfMcpU8pxvnQwLxU/aqj8
nsFPctFOEJwJa03t/1DkGkIZt8LMJpfst9PvKRPocLlw9D1X/fnXDHRDXRFvpv+9Y3NQMqvTp8/U
hIL7VT4EtMf7L7UMKU5+B6kkk/0305KuQSL/p+4ilJsWCkhGYzZdSgK8c/BjcTCpl8/p77InYOXp
UhLr4gyjeoiVIDrn9q4vjmiDhQymhEs0UETGKp4k+MAcLk5U/F9KHJmMwafVUuwbATCO0ppcJZhB
HV7zDWRPqp/Ch8tCBaBA/kK0ROmrIDqkzgVaUVK8csknJmthVWSprKyCFl4JuPONbSga8pR/x5v5
e8pXC65Fdd64dqOaKAeq2MyHzcpcHhvY7HJtoBfkwxGttWMXZY36G5iOpm+oKCOQfPX8AIpUYSdl
Bb9J7RE3wUkHnBdolnCerem0JFRoiZsTS87h9h8wqsW/NQKgXZUr3xEyrVcinNxtDW3yfAX8QzOB
LoO+b6RN+p0Ts9XrumaxZ8+3CWjJS67h6XSpAarySMNnd1wgFj1TQFf0zTE+ZJn0N6E45cg0G34h
TF0FbzyfheuucyXeqjIaqeQ0BumoURgg6ZwmIZdXbif98veib7yUUBZSmI4IGEBAz9gj+SuFthfG
OJUwzmIzBzSFKjZWYhnvj2+8V62PtcteFL4mvEPUuKw0juYD4rT2JI3A6NMM5SpfPiQHKQGsUxqq
Zh9LPdASBTJt6NersouRXoZ5l3xPEUbanEemMLxV6/OP+Iup8+CUi9yfKX0R88WwdGT8XgM2TxB1
795KvuNQK3Wb19WBpa6ThLgjhxVN89xRsG69OQ2/e1/4N4986ZCP2qAdnEHcMdgZDBlxy7t1elQ9
snR0hFxOdcGV3UElzggYDB7LVuFa3UzRSVL/mXZln0wsIGXi3PgjLjQZyIwP9YcXxPGqbPy2fTMR
eOnoVrefBeuNmMl2dkpazW8efa86aokaGmWSM+09NcdJhQm/Khcf/ugy2ORUrecodrZvIMbnDFd5
TSt2eEMKnftNEdsWOvL4p+wVUx0Q4J+o2/HLWCl5B3egeU/Rha5a2Ymb/9VEuo+p/eXDNaSaWZnO
zlMDSj+PpJtbpfPHpt8q2ZUC+YGAsJyc9iTXph124Y7zRSl1GPUWogAjw3qL+wcY5i0FCYzNqxmo
hYcTX7hjJ4GT/IfyYx5G4msIk+A9dHMIpsxtUjWgLfNNHDuITuL4XG5OfvlcZuLqeawFYWAL2QzE
63e4uNTowLpNI3ze3K94ziPGYOBze4OQpaohz6AlEs+TSvOXW5dOEUuV9ffbx+1NH+3rjJNjZqky
Ype/4pEDqqVk+f+djYaLr1Jtc5WLNiKytCVtUNSPskMovJdQhKdDafNeX68PhximjjWbMkBOQCL2
a2rzCtrjwnBCaF8mc8MXo8wsWj3/omZGyqgM5xvzbt9b8Oe9E0f06lOa6aTEk+kSjxds0Mc4Ufjl
FoYFFqpPvl1wuwGbl8stlsnQR+KOCJqBd06F+GHuu6gTsb8ARmD6kpTjM7+t0egOsdiiMAjFLs87
BDnnVu7zI5nnceGDYz6s0HtJ0SZ17lG7mXDsH77elrdI2YlybEDENudM8CCMJ3vKj9vAl//BgNgZ
CbM57OT6ZZMzeJEaZ3NP3GzWsx+GTDpB7faUD/dqeo13P8ywSgjbNaQidXHV2E5/JZ9EckqMUDTy
8mLrReNjtDAd/BI6+VwxmiDDQHI+AoqeQ2zHGKhLhN6ZuhB3c4Gmn8cK2r1JbWtmKUVL99AcJuSv
Gd/QY9eDGsVOyJHHQDK2kTu8wg3KA44Eop2PzP6pg8wRbF/W1t6O1Ovd5Gc3/xnaXBZ57sBT9oPW
alqdkGP//6qTtJ4BTd+z2Nak2GmsANGV7qM0mMf4ibLWnkpyZS86w3jnYo0eGMob5FhmOzSvD+At
AASfx1OgHV0Gw/D7Uw2T1cu5RAkbYtOxgDvU7NFllclPoCk1QGF9hBg1vN1bJE6BJK5MG8TZ2TOH
vHayM/13jquKiPrgslbZy/QkebHJQ5eO9T5RfOVV8/LXLl0P8UaxsnWwydh4zlVpBF449IfRjzOC
WnQVTA1Tv0YkZBxRKnsziBLEIMH1KJXgUZHGTQd3n8Z5E+iAt/OwVpu9RBaOV7SRKQ1bKc6OYCMC
LszO/xOrylOlhl7/KnqtWjqfT1FYdRdRB9MNGu4MtomaSe12RahUNiGWqcRm7iLmz5g9tOOJsJN5
wO110Hq9chbSKbjMgHls53HXTRtOPfWGjdQua7i8ef0xqe8vbsVIFK9N9Z8Fc6OlXUAouTQhOb9c
xnkkK9q/4gXox8nK+UcUuRCdoYMyx7aY9DWEbEKQ8lzy7pOPF5IxyiQwp67ey8v+zrIcil88CYdL
X1SHnx7NZN0UC/C68Sp1sAvGJwcKGXsd2EPFqfEomvuay40xssNJo91+jocn/HxSZPwI2NYz33DJ
alob2mS/JwiUE4vvE0WXpWfi6GDkDz68pUO87RmKKIc3oEb5Iz45T18AZ4revPOVibmjdf3eIHF7
oUwx409kO0u1gNFpQUS/X5SCGm6YM9oEBNBrAn5Hs9ooRytrO4t3K0UgjM7AtXlYY/25NxZ7r0kd
56+UPG9XN8d19u144rZ+Ob7JT+u8rQZ9fo3v3ddAceTGcXNfuDbgw/5yzIiTQiG6ojraQ+MNkjWm
r3nclk6umxqQlVAco3u5EI2zSGxvlF+vE/NXvf/RIeZ5gAQXoU5l539beuRWGZtr+CQCwSo6yYr+
MYu2VPQg3pYirCFfX9qEXihBfcdLtk6aMmIwA4KHFvGKCwHMy6ZePJdK3Pop94Tw8XfUNG3YrVps
sykJqUpn6+tS54RtbN7c6aq6R/DX7x3eyPj7SbaG2LEu9lkUehX3VkhXA8S/1l//irNDTbikXzDJ
EPpHCVAl21SIbvMUbRWnZmXQNbjbIU+i9fOyXTj/dZHs5OEbFf4tl64/iaK7c+ZnGcQASy8aulxL
/QwEsAyhOJKVjam4DJAlhQgRXkrNpzEwPPLJZUCKCACqyUctVkQFN00PcG3T+lUOf7FoAncknxrg
5ccj3QPEqEVOt/ri+E+bM94uQWzlUVgAbrfK0k0kTQZY6iSkNi7z7Dzi6a+MzrLs9hGlChZiCvyb
w7g1DzzAo4euo2P1vaw4VeVompKJ3Cvj9gBd6JYLlwnve/tU5KnIQsDdWpZn1ZgU7YRtg7R0EnEl
O0dgSYMHh64DZzEhOWXilOTpYgNxRAbhZTrOtvoPtrmTu/LpAcJhkxMQZiz6TV51E4Fys8XcNWg7
I5COce5Uoy7WDaF36/HQfw4hCjLHnvOwKjE+xZMLz2c6Ga8I+65RONiKFQq98SHpTD1w4tpK1hf7
N4Vz86MedZNg2M/qISJ8eUt5lPvxmc2gxE6vBJdHrWQoxsa+tjS303Z/Nx6u9Slk/wUxEcfLykvY
7H6oE/v68kAGYaNzpLTQovWzlltzjm027UetfJACY6L2pNVu//cYXp4xJpbwFbdVj9qZps+vNAho
xQj6MQav+61mN4MTLHfegrg+M5CyApEj1fgyXsL46EVS+jvuh6qhmMdV1h57942Q4IvAvboypXjs
Tk/UE8U69I5MZPXAqGk8jVXNmuR7I6thxM/Twnh4zgWuWy+9W3nHWqecJMKm3zsPJ5Sl83NLiteZ
Y61BXlTqRDvVO2dwceJS/px2jNF3vCQlGJkg93dsyRME5S6Wd8Ap+TYiAduICYQoSUCcYdpAwoy2
R+s8Fw3p9WI3JtspEDnIi3vPwqN+CFlt0cIS5Vw1Y+iGelLaO4S+FTMsHPO3a8j8yNzbzj9kbwJ6
req1js+lG5e3IeF2xVEk7m1W4L7ggUZX7NBn74z66VrfTgFyHO4wwwF2BcH0FIR+Rq+Z9BXT+OTX
qsienNUoowZFZU7mI5FqtdjSI+bh7Yu0C1dLyq6V0M+guaMbEBxjy/u379tJqlfIsPMaAhEfRvyC
iOuou3b2jCvkJdmlZKjJF5n/YcWCvRxYCM56Bqgf8dQqppJCSxxSnzaVEVVEK6Dk98szWaYGzpbN
IX9RaUS6VC9Ze7KNorWXFbyT0k5KaH1yyHahLda+Duo8gId1Jdg2/FC8LkGYzI0Fy0LV6Lre/kxC
8FhxCbvgdd4XBxQC/b9DcFMLP1Tr0wY+vkaK4Z8nBie7a1w9tsvGHxHq0eEZl8Y0EiKlZvQ7TRcp
ahOFaSpa8k6GoV1EhTGxJjJZlyAOwIu1jrKyqJ9mxcmqS1nklRj1jbOtw1jr9oKM/pukp4k5/ZhQ
YpXjceaunlO+r88i58eaV67W8waDDjB/ycCYofMG4q7I1ahWixti5fc8u7FQLs6HQcceOzxPDOjd
1vBhEWj+ThHQQL94HXpeN/jg6FUkb4hKit4CrIXOipUVQXru6M/P/ATJHt8OOwaKRx7uj9Wp8k+K
jvsqmy4kPaBPu8TO62NPouW3l3VAZMvF0HVooVCQU0YUY+B5f7ImxiSfZoTz10wQwKGf4o4ArwYD
jXYh4OivC8fHkOuKBe3EjyOP5pZKcbeEBP1GeIuhYF73BCwORQKbfoPrUf/RgKS/+/K7yuu68lH7
Svhy/gfgo3cOvApPhpZ/cWzOHp6k9aNrEvxBfz1SbJe8R9wHCQCunRf/+zSYueAhhxKlg3PWvrqd
I0Xg2Rt9GlAsN7kJh0WXMUjlyuh8HDT17PeY8RnYcZlRCFj3lwBRYv0DBflCcfaoE6GnnxmopelV
jrsxXbDA6lKk2gOd6vcm6afBEdeSGSGR6gG8rJoXhM8LAhx4D7FDz1CY/OOAaUIgUrMoFJ/adk7a
9QBXxLW/t/cZT49M4cImy/CsqCpS1dU1XTIB/2kyxS8WU+YSYlgWdikZ9GWJuiJfh6D2OzOTxSYc
IntxPx+pqYDllVfmJM1T4iWxhbbFcgbjUVHW8uHNdX3gSHdXVMJ9DyfD0PiBGU8YzrWXuDNTDRqh
LRSuBGlmI4op0ie6EwPqylzqCiNBMHysJcYRjKy8Qi91oSIIhijtgyRCyMwlFn2mr1VVHdBr/UBA
NKvtrePW50nD3MV9N91K4Wa0iBZhpInNUPA1UMyb1vZj449L6dJjU3U/mU5eV5HP1PL6tE85d7sS
8YURED0vrjAoEUqroglgwj91bsbX7q2hOBnqiSEjGjfBOos49WxO11L1sT5t508P7nruT6MSQabn
1glGyv6KZPLZaEAMT6ReiAdXrZfVxVm7xNYKqswu1/m5cjDuFp1CK9UhZI+TTrbyIW1x8vi4LUAI
SpCjBGo5S+NrcAnAfm2PcfwFbq/wVglIJ9NvfquSba8d+Uf63GICEknOksOfk6BbvuIi8zQnKJQI
inhASi5vb/KRRZ26nfvTFfzRS9eX6mQfCAUXgOJ40EEQgdvlMzTlG8Y51l9bglShj39RgYkp5M4s
lSRe94tTvGPNZGmeE0MyDxZZJY5wopStHW+0aCijDOCcFll8wNTKaSjbxxASLedfP7L0ufvkmsgJ
z9p4yoVrfSwhLvDVIfSKtOtPwvzpbOx4VKvB2bhv3HKMie5FHF4itrqxkrgCvzQUzkwxE8q/b7lq
7BkpnZv0ks5BPnKNPHNWbLLRwBe2RfpoZRcJxaOjMNRmJu7g/cKQBXerZcdlL7ZIjJ1HwxPhF2/G
uYJ6ehoj73cxxfCaOdJVPriGrwpFYjCdiwqS+rP0d7eCg+RkMTUEgRtFFqeiTCLqMVzIIxczyBuJ
TtT401fNbWEPcDotd+bbAqvM9tYjDpB3h85gdEIzFk6DWEH1W5dxcNBE/xtBEdyAc7du9I5Xj8yD
GrYOIjzooObxf2DCrUAFiPdT35KQaUJYXWUKhQi3ikJ42JSwtSysrU1z9Be2VJqJhgxb4y9C0qQt
QH3HNuF+lfaTpIJnQ/f6kX2/Z2R4RxNJ0qkz+MPa+hrAKsK1n6+Q8+6nbw5i6DyeLlcLXu0n1CjN
gzJ9m0MiZCnfkfHcWQOkNKegaDbHFn/c9LZJzV0uZX1+6bYEe/kl1lAZ2A3nxFtEYxhVxg305qgp
PsdV4usEvDMhfoclOSkruwMnNqD3I+xyT+I4Xo9MSeE/TiO+lWc+46J7yhtJBeAnZWCpI5lyZPor
redxflreE6+bP68WDHg7Fz0pvX5Lvjc8hxdHSOPA76IHrDhYHr2H+a3KhKAhxXxmIxOTKhsTiqsA
DpvE6gnseKf6JieoOr45ZsDXzPYrT2tPtX8zVPynD31cMsfoSuKjKacqQT3ZK7C8TqRs6RrAzLFA
QgrOubm82n1gpvambA0vSrGo/t0SI+2HP61uOuvqF68WcEP2IXVcIdCLDGuwrrdttExqIMlIM3jZ
3BWY0FJfdoOSmB8gV/DNZz43EIJynLVBcoC2HtEHxy4f+fdKzQaMfJ9irKbKdQx6yDLhHAcrU/Mg
HDLQ/XxW/mCivn7eP2d2/sQcEC/2rP0OHiElXCIEnfZwfFuKde95M9o1cyU3mnVULYjy4hYR/RrX
DUV2xUGL7mZtmN9w2oSgR8haG/bAr0xyHABp8/AqVx9qvgWQ2UcNLHfpggulwXLE05FljtjPRS9K
EAwRa0ao9C3l23QSk8Fj7lfmYaVNKbUgLMpOpg1rRKQ5un1E/pa5zV3kO2ei8Ur/jvjHJlguawli
9Gy73aoZ0CfhxfeyUwTEmVjGcr38uZiU3EraXQDuOP2KH/ckh9vmb+L0S/h8eqnb24sBTmbArg1x
3vWRcTGz61efjh+RPPKuUbs+OMmDOYD0h1YWguAXV0SRW6QB1KkJK+yv0TXJD7iCMId8IP0esMrv
wcsxgNdvlSg23ye0QlcOgu/5vaQjSzmKpe3olN6pi467vwrFyiYP/F3NTHkro81T4Bgnoi1EycFZ
fb+CEcL3AS/EZH9hDwm+zRqNq71/t4eCdSldgpa6BRgLXlNKZ9pa3QXyg/ExN17Ae9/JKRPmhIA1
CWtNfGdKbFk5PG0xAmKQ+XSdDF13A8W5h0xnxovDdkzx9UdOV6ZPlzX2HJ5MiunYIXFl9TW5BHQ+
23OQqKdvBqDO8faVXlw3UupzgovTjLqfvNaMpKTmtDDFdAc/DjhMv7HZOOJFfHP1jhHgWVhbcPxe
/7CuevbT+9VbPSrWtZfUcTGwJsBQlCVxstjWaYIAbBcD5c55zJFHF49FPb03iZ3BeiZkv4PZcVJx
MH0UbGIrUbldNJLjb0ZFVUNoq5AHrGVcOMe8k0gNRvolEV1l9Wk2C7aua/Dsijfc7glgTM9LajrF
LKXV/H//wodJNwSAxHPrdekty3XGkd7VFOgNFwVxZ0XVhR7HWUM2gbRrwaEz2jU1m58K7jZnvpmL
A5mopJ9eMmv2tKElE0uVyRKmoX+nGiZvwSZj9PxgnfX0c6bP1bGWhqyDxLwHbWMaWp/2U/V3384N
m6zM+h9xTaCVmluc20CZ8tG2yn3Ut+a5xA73UNlOmj1fN2gtVtNTciCqEmT8BsyK3pJUAqwAjP7J
EP9wNONMAT3oAxjVULx0JvskAGBIBWOrE5lb+p0SX8yEAmeJRoMWdpv4jfJ5IzvWwbWtJHYB3o0Y
+MzdeqfT8EFFdOQi2HlkwrpykH5FmVB1lnzroqDre1l5irkgRD4vpZ/i+71Wxauk3tAVAkQAiGAt
Rn24oVr0HI+V1IZR0pzm8Yv033Ag9oe8Aq6yTIQj11cg56DaPq6pDReAmdkJvXh74XbauCkr96cP
q/c38eAhR13k/gFEbz2vVm+ZHawxl8bMXRwRmJ0e+DlV92ZAMvpr+lxAs8TR4LwCQKda5oweUNix
hgCkHrqCPyec4VbIX8R47VGs6Of8rDjbYIbY6HJDFqSwWoPD5W5xaTO8vh5hCEbdKTwgfislRn1P
zHUUCIc64TotRMfM4lPy5+sYM6tDzvaxjmPwKkl8BZS25hTVSclSxvCp6kov2tXhrapww+mbnHf5
iWGou7pmMGGIvOKnLuPjbCkLTdR11I/XW/kh4gALhb2+3mqnOgKOickniCNTusqKUNx4UgvBp3WN
fgeAu9kfNtsRc97RR6Ff8NaEuUU2zAiDpf7lINYBqQMuy8LeSRaQDqSxwykRheuHS7CErGADnw4k
eQx4l9DCHFx7FFTeYEwJsFUPx6IWbBU1l7OdhYRm2SodfG2LSSYMIPRg9bkEJFkyXLIEn242GkkK
P4ifq/VBLzP96NbVN0vYlgT1vcYhCJlETRFH3rE8nzF3rBfanNT6/tkD32nURCBw0SseBgohOK6M
rdWMeaYvKM6OO2FjaziZYV371WKxhsHQewW9hZ/GnmMXgjBvDkjTdiNnDnShy13kSPCffbJLMinJ
0kW8ExXHHog8B4ONfHnLuoKRQ+rHSh6GcMF8aAMBHtRXJJId1hxjXKIGWpujKbYWhhPPRJG1454d
d4x9B+KwYq2Ge13avuQPbCgE/wqQ8u10JJEF30jsb77wToE2SS7Qo6DPwASdHsMVVJMpnbfjJqJ/
5kWY8aQ0f0A5q1v2ZfvJbiqQ2p3ODWg0RlUSmSpmjvc1Vy4sP1FA35GMu4UXmAGXu5ag7U+9jUTh
sxlzIwjySnAjnNI4781Tw/fp2h32JsSwl9LbV8zteLetmCFywqjW+iBfR21J6WVNM6S6LxWmL2Ao
j9KGMTeVM3pA86pmJN+/VZ0vjuwesvgfS01m2Ve3HoGx95gyPmipliYa+4w+8QySMBFssUrfKHpo
/r+BB8eTnIn1AiMD1IBuRbCCZNGeBAn1X/8VhwktVAqN6+yXyh+eTDyiomFHhgB46SPFW5U90KaB
LkTxM9Qpu0ODT5+tYpM+zcMmUhqRC6HMjDxDf774JPUB9/8ncYbw72faTCPq0GEb1QRedxyjLJHL
Mtczt+r1gGWvWwMJo2TxwFNTgaRuTryxLostPP6hH6o4zxJFxsm1O3DgIbwIXEWa977LQWVHSAba
SgVCm8jlcRAzaLYUpTftimosNOQ6g6Tzn4bXGkzA3OP8wk7ko2leHh7Ii6KrhukAXP7MX85H2Uj4
d5bmRCfxXFKPsHpzN9LGpg2n6GN/SJNpch1Ca2yiZmjFEiuHRkIHINk0Rkq2mWKD96TkRE/vlcda
IDztDWqoK10gmn8JYZrzdQmjivH2JxfjB49nR3RQDpXKYI3Mzr51KnIrZVYbSERULCsaiViCy0tJ
HMRwyzayYw0Ah+UgBKuTxKe9szEUbQvghrtdxyl88NwTEJ9OSzAfL3sNxHpTlzId/xvJLBj75iJb
zyDMD0mYTxM0qztQeh9goirT4Rg9v77tkB0PmC7W49QyoHtTvQCFEHccBbodE5HOu8SvArrFucni
EIHJjScxxZtj/O8WbociX3aSBiOag6fntj9630Kho4p20jpU3tpoIcWGKw0jKl/AoZiJn9jyONdL
seO2Mblho5h9VnJQEkubs8Mlij5hT95uVNvu2mfwKFgKjuDhzsqm7f8fVZxOf7sm1nRh2CM8xajT
QFtilh+rv34xx9jHxNC7eh9ZKtftGdnGjRBDW2cJ01vqRXbtKqGzvanRePqwt3WIrxuArvCyD347
glBFz9s160ROxQcreZsnD1x1d/lZ9J84g63DLRGtOK8QM2D9I0lQWEq0b9AAe9x3qrA2MdDX84UK
sJKyO3zc9bP0dx4ImQy7JduzOHwc8A0cHP+M26i1yxkn9Z0lopPHHsGQrjWt4rm+rTgtigwwG0OG
EFp1oW/NiEVnKqGzQb2og7Ofgk093WMeyUqYJMZYXNxBKJ0hIjEb7ZO2BA3dy0IEoXPa6BfIktVS
zDTSxPBhRlatRvOJmOJNFWoLRLoA87zKt2kqM0b3REJpOWzKzmaJU13hML2e5HAj5CCrAW8/D2Q6
EVxqUlQE0EImx0TdutItTAXaDyGSkxnL1t4atB5r+FKJGdQ16mE9SJhz670EOkQCUzTF0MLrpEHN
CveRcpH59oCN0RQo9peqINLqnavJ3jH1z0JUevy9QHWvtL2KKIyVLEkxWShCPuhu0uTq8Q/w08Es
oirVEtlmPYvvk6tcYaKaoUvtyoaICTq0emnoTTQcHfeFB4nFK/zT88gXNu+5Y5IEAvk4805MBOYI
vxTou0rYbPniWVDkiog5TGDPDKQ05qJnlW4zRy3adMGQppdV69NT3sS0EYVqu3Bk3KlSzi4/tGAD
uBTwi179QwsuJIqviIYNaOHWEbFdJvE4VMmw8qyqSotqelUnKmp2fhMX3sfb6PlT/T9hsGa83qff
YRHSv5ohkj2HAUOM04MDkhLF+neIPS60xwVWRcq/ax+92IZAVbjtbRoWPBK191Chii1mpnqLXRFh
hxinwM23/bb9R2TLOTFWYdorq4cqS605+TeDbJRllf1qLKI7yV+PSdZ/u7G1nqv6DTWS73GhK7To
GvlTVa0RyDOwCyMAboPEUlD14QGsaXonMLpGwOiHICGbBM0BHxWR5UKBmUGQjOtDCQRQxjEpt1BZ
DuFd2oxOHy+C9jUE9iKsmGMeljYmdwpN1bB89GXhkd12Gm1SFW01cTMln7uRKEuw9ioyfBQrKPgd
RpHywvAiUeV8k793HkYeDln+yAF4HtynEv96kNDdaLR6fOnxsS0aHZgXl509T8EZlY6dy7gXbKFm
APNrzx4KuNIgz4XoMX3s5ylyk0dmCegaNzjV4rKlmij/VyoBJQmQmUOq54cRZQdaaxnkxF/bdP0C
kIC5cbTZSrulwqdimnbMPWCXIYcIuZO5lKxbtSEuliZsUedIZRHW8ZxQq2Lfo0uRJK2OULL+bVH3
vu+M/6wHSD6zg9gotdfb5w7+kYcfMsUwoY5+TmpPaYOCagJVx3cL9VD0MhrXCDIqmVQUwuQpwUmC
VFac+rHscG0nT2cYJjjEqu1dGepWTSIK5pusI+eWNJ+RTmh8l2gtHrGHgw/df/F1lfN4kKMK8OSp
lBGQ4nEfWPkoszLcks/3XDvyVXLizPiABSIN6nJyyzecpO2ZmvjziRNkxZ/ajuosonibPM373WFk
KGsgFpsONaZeZFaSghpMFyzyAd+QpbVY8fX4OIf7A8Q8RLbupcSo23iQWfZxMfPyEA/xn7wMcCIO
1lLg/uKLJ54uaM1pchocXJHXAmgLA0ZDW6eW+ZpZSmfl6FZU+uZ+DA/sq3R52N8J1onFnga7KlGM
m24TyOQIooLGT7nQNLPxJZwzVnw92E2xJJErBncoRm8j4YE+NpsfllUCzAEpOKFFB3yaVAFloesx
fHXcElzneXqLEYnyZ8esEA+AvWxR4wihiANFHyTjCTCBjMoG/lZQiTDQo9rvJsLfaDuS+PKT99J6
xGwCeYZUYjpoZaFJtNai9y0041tGs2NiJP50tplJ7H3SRB2SAVTRiBpZ8aStISYlA2XCNjA3jZsL
qxTRi+nKFe0gqly+OIzTgv7lfaaK9dQPpXLLBUbvgxb5L7TeCriBE/WsL+AQ1zC1dD4LrZHT5PMW
EcJgM9hJNjyHrgvtHmbUI7PVf4Eg5eiE5pxtHbq0kDHqle32y/rmnQaJxM4gUvfKQ0A0C5ZHfwav
SD25+KmS9w6fukQJQ+VtmiwCV0mOABRe6rgO7X7GwL/14ljSbK76t3XxGI0xx7PYZJk7RqgTWY3f
WHgQKCZKxm4DlVeTlrofsP9DWV6nlByH2w2upYghEbmw0Q6I0cPf0x/XoyyvvA+E/yIJS7tujTvZ
i4eaTa3vbGcqO/VkuehnYQ6dxJC9Q0TY+ZRHbreTOx9U7Ze75P4+FE3pnmFYwC7m4LqVyLipVQaW
5Q+YqEbX/7T00dmszywFH3KZV7JUBQ6g+q1nKymb7UVC+J3Y77TgrNB9t8sAisAZD5WUn+ZdlDKA
bN/BbJYsdipEhd9Tf7bjxhCsjBwvfr7nBzmunre/GNX/3E0LsmMBmLS0WnPhNhamAfe3bvSw6cJC
BBYk95AFcwHwlbkFlrKW+OHZ5CY4GjBofirhZ5JIQNfA36gIBSUx4BkZshW9lnhehHet8JCIkcZf
O+0pkVO1xtLpvD4bXIPY7ChDyhZvP0jvJCnk5jH+U6x8v0ijWKafBbHcAoAapSWKKMrp2luazUm5
mrCoa2XkN6qKq/ZlkRUY9LQg1lHHkStNTzRSO/KlIfKTkjspCRthOWIAXPObNYDSTbRVf9eoCDnO
bZh8x0e8Q4YYSp6zXZg5+0EPa4bw/FlLd7M2C4JJ1zzY8jccNl2yCjtq7b3pu3wWXSFoMsuggg0a
tBl4UPJ6cTyhB2Lk/8P/mpW0b3S7wRrhWowlGESdlJsUYQ4ME9wv9Dwz29pbPmjXY2LIV+EONJ2k
7s9r3xZjDLDBbmKYQnJANKHKYLCwL8SotygGL+bfjSzx8NjaRKrZ5yyk/XyzimaBLIdGT2DRC50h
LRHlJkbfwZJaVIuju7wvu94EIu2II0NhiuVbYvLTlPLYUFdsNact+QMJGknhaPqxr2083H6UArkm
FF9zS3xyAgfpU2SHyGvr54DCrM7A9IBwrYBu0Fsccfku0U8P3/FFKfkFCseJeL5UzGMTFUKRknnv
A4KVFuPUdVpaMFb8xbf415Ea0/yA4cOEy3HAHiAa6n12yTIKlqCdasqM3l0o8ndpnNOEOj9kYc0V
J7Ab1EPNG6pg+AeTJGvPwxpUFKFOKUluG+OgDZveqOsjnl5LtlkLGO/oS5tVu8bxSWWnXdAA+MJd
i9KyOpyFa2XPl2HhuDrJb1wwiAn7hRgREkGor92uDlbUgiCG/wKAbCBe35dmfAfNq/ZdnJLXx1tL
kLiOwFqLH5npiwmdw/Xoi+z/nCMQ9yss/f6qLW4m8vaMxxDfajEmfiOLfKvSj/J0mRiA1eD2M2St
RILf3BKZzC04riokc4eX2zAJt5umwK8cwIpm/wIdtDhadUeAhFgxAPGo0Ve3DsV7+u+TynVMSqX2
Kre8Cr2mGKyCunvWrI3foVqhXWUGmDGwuIV0BaV9xc82P0dIutjWHUcNkcLMji7K5wPvkid63TGE
GsPpDgiOhWI1pIk4uPPwu6WRTwNv7kNd4kK693F6+kOj7ReKUUM3DMSnLr27nLps9n/QHaxXa2Bq
Ep3We9udABVW65EbPDx6OSO7Pq4ZwaJZlYG827sbEzijx3k4WAA6CunOVmcGmOuACQh4RjsHbnIM
DJoHUNEI1EGfCT5dLY8i/ZVXLyBW54KjSBWTnkc7mXyCyZQuqf1Gakrbq9ucAxvQe6nHB/D+I47d
7hq7Ctq5ob63zpQFYYRs+7VT8tJPAofj5wQe7kmSBzXILqWg/JJEUYtk3mhF/HwFeG4I+sWb1c1k
Ics8otbQ6NjrjBDKaZjtPra8dbg6X6bsoYDWQ3GEJidoPI+lwDNtLfwDMESrwjq8YRYNYw4bhSMG
P0E95L1ywrX5PDSbHGZT7vvIm/xIicACBoCeQch5VWPFvq/HaquDAEbmQUC4FWPSj0jlNHWBToZr
OKuB1D/p35OrGGMgtJ1F/P++JGiBPEft7MEk2snyKr1g5f9sYS6vR6BBlQHGCv7QNeFXdnIebgpl
LsZ+aZQvvGdMH3hi5NZu9N9Dcb68MGWC1omljuCasltgoNQA1bYkF5+B9ahms20CxT3Ec/vfbMBA
OjDLTPIv23uo6Icx5+LBOofPX53+qmMBA5Ul7AT9IpE+s9KcFo+wuB+bV1eJQEaoBd8NxWn9s9pc
WLNH1uEvrQTrVWlyj060YKV812/9foGtXew5kjSUlJWDfNPDQg0IGGS/HOfBYqKBOE9hxFZrzCHO
52wMRKhLtStC3soONIKccsLMiaVyo5M8rMag5oIBZBWWSdE+XmqxlAXwqKF8Ot+YYTWslZCJOkk3
90HK4vpxI+QXWpNBLKBRqgyYsiw6sHdKC02q/gVAz7IlJBVgU3HBf1VYCSzbtEF0SFvm8Vy+/DfB
0BVV/AJDntbBUAzdoA+5R7ffRkuTkl6nkCrUDueO75JhN1o9Q4j0LY2iFQo7Qg/DCH41AU6BdzYu
7atd7APPdJXlrqTEip4U6KQASBjcIIiaMew5vBMw3bFAPCQVXdJp6DePbQy/FdAry60+7aennQ8/
0UFKOtCwdnzagXq+MEZZnDkynf/Q3fSf1uyZBDtlom2Xc/KlqnUfqDOVg6gY7Tw+sjwk/9ErRF/F
SFEqpOA6dFYdYkSN54VxMpgynsqH3wOb2Srohg7g6+cnLv6e0hXrgG3yrtjIROVEC50fWyGKu1Hl
1BgXnImu/Z93k7RyFN+MDxCy1KJ8aaf9/0ovlkP9nqGSseLm7LDHWFDQkhVQNvjX7RM4AB50xv3q
RScaeliYvP58swXlbp+b+CKKsUQwiFwvdFul8J4mHUOIWeU3sEqBVIaY1LQ5eHsZJvo5Y7EgFvU2
jlMlvkb7ZkDrnDQ67qQ4OQf4bdrgbJ9sMh6z+PeogbjG6aGRMVUlZFGc+/x/Y0VIgbVq7rkZs+HJ
csfXedxYBKHfg1m/D01CE6Vd9GiQ5UYahckJ7KwFhCH0nXAdq27gFRfauyAOvYdc5LNPBrje9SG1
kW9nctaq0It7VsvruLOOUkUo7ucdy+/cjWekm4/E9MuYK94MxnP+aFtWuzT/V+OuzFO2+8tV7xcm
a4WhsuYPjQNGyXPXp2jVEJz/hkcQ4fxmK2vCVFk+/cOn2kt9T9tekG8+2KU4t+5Dwd3BZBJe9DfW
h7dOUawQmoTepuP1kfwu+Mlh+Sws+bFS9un+RgDf88DtGLPfJbw2C0A8whdZ8LqnR/dBygRoAgaw
3RGgXc27Ph/Hrf0l39YmdQ15q7hPnK2HwAsDOMa5Y+7nQeK/QEItS71PGeHupVroPxY91UpzquO4
qlWVs74ovLrQeXtZHfagm02Tyc8Rfjc0LowChUAvPDGcRE5p+WrZrS1vgeVRQY7QsoueqidFGMAG
Oah573p7HOpfiriEIN6zgRQfH7bNDWGcvxNxk1UmgWgWeNA/pjCa/yLrIaiiGyWJPhBnIjpG0X1z
tK31iccY2LzjvmnmOTBSpvzA+WaKbvXZriUNWQrmuSc6hnCNV/r7tyQnnqFPO7pQ1NNVUPvUx8iB
42KACngSLigF0MyVHnpD/sM12lM16zHtlr/fAe1eWDuaoUwHlcmg62yUpQSCKKkVA6WsiC39k/+k
ajWYIG9M5ksDed2j4y48ZpSROuE8igIqdfT4NgZWuUsK/DxleNjMAq2m+rvkPMX8lon/wMlMpQvj
f6zOnSicZ3VSh48N7rDchNhQ6OuLUkPjtsTpTWSqSrfOLYXXp+bOrCXsbeXfhWwhzRnIU+IpvL4J
NhhMRSLpVdG+XHn9e8gtgeA1HClXQTHcf24QpI1yX+4hoQGCqSlz5NEDIUbOuIoJhNNmdSfBjTmW
aDtL4CH5x29zvK2W3CChHoVCTm/C8yJbYWLuIDFwjKdFS5iRtUZhO9yMlenZU0b2cK4quQHn24Kl
IoNd/5j22EB5UkUK9ZGL999dnlXdkB+Xi1VsVLHbBdiyWDPJhlh6udMLKwmgk3cq0pV51eZjqd94
hNdcKY2MD04jfCBPzJlouu4NGVJADg5KnawyzI9h3R0wi0KgiLAtkq8bJY/go0SubZNOAhukl9aM
ljNGdQ7WIJY26Eom0zy8y5MvvdOyclCMpSq7pgQ2G/Tlo6Y5FH5NpXBQKqBugMH5IX25bw2l7CaJ
9G2OpXL3pnIiY1nZpcja5903wRaH9bUe9QkpA91J3/6uAVCc+4vFFTMlMHE+ffWiNEdB++poRMgH
mfEPSSq5QGSI05Vax4Lh0KDXqS9uhD4D2ImpZTwX8Q4sXMxI4Wt+iJ4NkYAMQshkjfEM4k7xVAUq
eLVjOni1mSjExwAk5gH/BphorqgxrordetPQYdejM+QcwEBH+9ApW8uidEuHubojhxJKF6QEo6Eh
CHQ1kLrBEJYAq0HYjZ3q98xfoqCxDWWJDJ03vpOXvSzh4UrZDFtsoPVrptY1vX4WFVDuiBjQdLRB
0Zg8VUEZPIKoDRyHBn2tLlswgEohkKKknOXghI8sA+QoRP3hCCZAMjFAJ7bA5VO0F1il4DgXS7IS
oM5/usUEqba2ouG2lGQCaBPN6Wnrfr/ShD2jqV/kOzLkM/J9HFJ9UqOYuMO3+3iOIsuENtM04LYC
ZLHFz+Ydzt0MWnxJwa0NgpkLRKlfaCacULxpaCB9WlqQ/Zig7rFfvUTeP2YaiGmKQ5xszex1YBXU
gnZFBE5njjgZauDdRUaAvPAypgAp38bqddYRVrICFDjJfProZhq87L9iOjE2OajhnS4Fuk33celU
i8uzfbxnVLBRdxvG4dL9iIl1P+TpS7x2QpMOeqDeWabClf63pDb4eo7DNjSh/S8GmjNZqYzXn49v
njiYojJXM72MP2GB6dkqLnWQqSPcNMsfpT4391btGXXbugc9de3PPYIeuIeTvKzXdUhd4mL5BXyJ
nRGOlU1YEKoqMgHZMM3kj1I5YeLNjiGJzXChuFYjSf9nl4NJPFRVcGhlde7VYkHedaZwhPboPCc5
mMZG0+LV93tsLxpjh5om2Gr3HbVZolQ79I4VkTurvOQRWOMgN+I8/BNMEfqNVY6PrRJH043Iv3VE
0gId2YnfAzfDQGgpFb7W4D4Rl/3VArsYvNu4aIR5cZGaf9ZfKLq0jWOUGTgGtkRTW+DUVX9kI9nQ
d3Y1KqITi+Ucmdxx5d7c1LRcF1z0ycl9xTSZ1U7qxiEzVylmKo5OkRYp1jkVTHn3l66RYHI3FKED
mIY1vFxYBAOtERxMHFmg5Rm2QdCiuiGeogqhhht3vej+k+Jzgk7iZCA0mHWzq4xOa29Y2ky4THHd
CLrZX/iRw/utSYvIschnMhEyQWCgEx6ICUmvzkI3JCOdqRJdrCKa+E9lk9KyphmlEYRy8bagxny8
9hO5ZWh45Apk4wfeumNouMpC8OHtpEwBZTx3DSiFTe17NMPM1Fy0T6hSfOXKVTtN/QGET5ovPeCU
vseeKz/wcTeTcEKvM5oZukblv1OZYfGeKfGWCjoJKTN2wZvxUOakpnn7VyR5rWHc8YdoCTYarHf5
D3R7RhMkpYL7RpkVirRQePhsldUBvI13eXdURTtGnLRZslNlZpj4pj1kGVn/D9lSV+AA/Xfy9m0l
HJGeS8cC160mNSb5r1o1KLZdWp9/adOA9Vfm6jEykGwT428ezdZvOumaIY1s5JZ1uV4E+KX9X960
32Hwn+JT+YvZk94VhEE349mVIDXVSH6HCQ0cCdBNovJwzcdQAfr+r+99nk1Gu+0EMYSoKVRI17yb
GOUQmFMllJh59PLcEeg89olRcPBDeZMgrRU0Gc4ZsZJ2ZTnALW5aDa7EoQCV3umCFyoft7b6R7ZT
o6kIbcLrF+TQQtQN77WlQd6WkZf1BXJe2O6FQfperZsojL1f5tApF5npRgHEbyupv3H/Bfb+GGhl
3rIF8qsPRBEqVN5uLZjz4yuduvCFyNjZlZz4eVlMr3CCk+lkB7RyfR49Yq+/Q3Ab3VM/8vbHzH/t
eiPZwVlkzvmBTlRe9REmoGBu7b5AhhD3faeA3utHWQcJeZxNe4dGiQYtSkzzDhkXQCIWYZieKx07
OOeB1pUk4dUD3PPRL1vw2zw4Z0PWWSJExSOz9vkYNwTEsyVIyD504CZ7psSm84DKJGZZdYuSWQsn
IMNTa1mO6THvOwuXMD+5rSnmIXL2hs/lsFFnSRFnSRo5cFUw14WPoGETtbgNmGGGDwqzkw31Feb/
0oWFsJjPQEJkSFUo19RDQPEIxRrtxJEw4Ku03ONrQxpO9dz32VuvYzVgMiT/m1NLKTBvMPcYcB42
p2m5BG1JkA2Bn5sAPwxTw9nD5hcTHwGjSrDEEGkJ0y5zA5AGC+EO865t9NYEYArXVDpPJrxP72ep
mDqOh4EKdarRCenxEhMCdmy5FxA1o0V0VJ80u2zmMf78ErTIyFnNMNpGUDIOMoeWOo5JzPAXZPCU
F0sKfg5vHn/QQBBPOmtYPBzbhM0w8ZP2SqdxKI6yK/Jvuvd6OxOhqk9SfXehozEDJAsCeNNot+kY
AaQlsh9aiHqDja/twDvbXgH7Xv6T5NI4uKLioCqNfZMTE11FSURVgwJJZ8I18c9o4+/UDMtcgdPM
XxtjujOBkLO0DRYR7SAC/UPqj5y/T+U//D0tP7trdTseGfjEpapvrBRGoF9j+1iD8IWjfVzIw8/p
Nwajnk9avU2boR9bwADC7LP5dPU2/NzZpiBvS7gP4J20Tniw7pf0a1Eexo0w/jt8B4xbLzYZ5m90
m2N9tcJDFz/shjWlF9zrKmHAb98xtQRvk4hGxfAH7HnGURf3I/HHA2NT8CFwv/7SHjqBxN5D0gCl
z2UQZBCXiskYB3VOLn2AwZo7ZSsgrWanCLfDp6+u6mvjWvEyc1L6d8oZ9XMDlwip8StjcnYyv1qY
fy6pmsZPR9WoZ3BNLRxU3cecjibHshAX1nWNSputjqyXsGlwMfmkAfvOp0D1bSwN4nM3ljpMshkc
0jzlFGFGk0oxB9+/IRrv+r9XEq78Vp2k5qZbvopd7LqkrWbTW0xNInVCDWdEEqss2PZ/VZ01lzlX
AFXx69jsbLNNz09HM3Se7guN0mDxizRQNzoC6bz861RZfC9e8fZKQ/O6homqVJP02fUt0PdgRDRc
lF8CQ8E3OV3K1XvmrUGI5043S0DDqBlMs5Vt435k7SvkQ/4IQH91ET19DSRAV0cTR77bTD/J3cEj
CbKlDFrHlcOCOzS7OfJFTMqlJsdzfY6ekkMJZU6JIarKedtNPilX2UmfAEbEFRPKCEDFcy//n8/9
iFqz8QTrV3anie2VHDKkTc75YiKucvscujYbmDlh+9jQJNCDwJmqmX6r6ieGMEOy4hLDq99oOxzH
Yt8n7V/zJay60MVnFTayy7//GZuwqhrNYpfEM/UPQ6M3uwep9nsueEJds354LD2HFDco1/hSTHzX
9IYNogrFSHoFVKfZam3DDw3KdA94+R9N2iRMUV1Dyh0rJTceD6FLdNebigAmxn8YOIns7DvdscsI
esivKcb6PRxq4qXe5QjxF9QO0bQnqmsUbcNCWjpKa770vs2Vv6u3RJyrYC0ObCTXkcEIYOYCuD8S
rEYya/TggKmpp6/szjwEYo67y017TAMRAj6k5NDv/chAIyUsKxM70s/dHPF7E7z2mVz7aTZPQZwW
XKN7T7qJp5eCosXNFzCRsVNKVFCMiqwJetOD88ID6M7viD2068CD8fz++2FT6G8w5j6rEVIZAHsv
iIwG6g5jNAiUC/xpw75Pfm8bfW/d/quOxPdBZUwWN1Qx5nTZIarKJ5UYbHoVVFgDPhje3Zn9DyBa
fyhByFCp+p/jqABog54pHkRcK43HZiqrjREQ3pqXsXIedUIJZ2FZJnv9ZOh4PfNkHo+Df9Jthpp3
c4KPFzQ3nPhq2aJrkFtUnOUu5poZWDRTwdPrvIparUBNQCw8w09zT4QdiyuJu/6JCR4g2ORhsDzL
CeYV8oz8+k+k96DJKiCKb3VWLHf28GqfrzQdPIYDo773nroqvxGhkpVXJXHuydHnP3YqUsS4hkuu
6PtGEeW18/OiUifCqR1Or81UCHfIRcyK7Vb4mW0XmBdg/+VkZZt65JG8TOpJKIP53T1V7BtGTg3R
PYZ3hNgleqm4iaO87D3IimQOE2J102ZFlLHm72shVzaDm68x38mRUQ1d7DW7HMjZbfYc/v4N5v4E
1UeAI9M3WqYgugJjqCt7FNXePBbXWNLtKNnWc902cjq6YaprQvbATtgZRN/4o4ld466F3GKRsymR
xmNc+NVKLpM3ix6/NKvqFRvAseC1wEZAtvkLQqMf2dNKi4RtZf0c44+ZJZbpr6Ni7gKqHIyLub7J
iP9gUpdQO5ukaHA2IK0Stiux8imYWv23nRradskZsFgNmWiOeggAsczeFpkpG9KsDXFz6G6lHMbA
m19O5O2aPARNhBBDfxybM81kSTIwdwRzuUuMZcfPyy36tSrZyKy5qX1GgEgnsjOZzApeS57Njrox
bLzYs0HLIvKHAuYDx2ZgWkR19UKQXV9pr+3OtuL23LJe2Vse0tgbW+kvgkcza/t5Mu4DkRLBiEcI
NjOp9UPU0jNq4Owck0qBW21YXt+hk/fOEgqz1xsXyLx8BRGm/2lM0nPgLwz3cg+C9RhKzlg+qZkD
f4J9CNZsJGcE4Qgl5ISSghUKClb2Nm6j0CkiL1eJwljAgVeClKu+zo+1CEiXWfu+/NcK07m9fECw
PI+npLbp60DnShqKNKX/B2m/UZ0lbl+0knzjlaOf4uD6vsc5vD80To6tMJ85i0BeZI0N6kbONXWZ
gd8/71DVv34vOutu2b6kPKWejn+Tun83ATCKB6gElRH72zLiCwa5FMCoEoVCW34tyPynNoQIvecn
7sA1/Jzf6QY9CscPCOEhfQvkWfcgFPbZ9el8yMJF+qtzmK/vRvY4tTJJGtGZ3KMrLLIPr9HIM28d
kt6AYYoJdVcomcV9y7s3ffeAlglgDJjwgeEhR8LOVsFYT6NHuw9syWfEcUqOEVJOt7b8y10l962c
8CNSt5jsFQlehvm21y6wrJrv+6A52ixqsNn142+RcfdhbxXJ6l6zxrvqTNyBcjyhlRtrVmW8EMpb
PTBdT6wGlDYt4j4IRUT3LufUFtYSoKz8qWRkLH6TOc2HBbRbjyOxokoUM71upSw9X6jTEMzoaTG3
Xrj2E54PzsqT4/gBleC0amnd+BK7GQKYhTGHzVQtV96H1kz+e5qOor7/pfamT5IoVgBVvrcs+ISn
qtIJw3b4CvXhPlKZq67wjbFEuryztdCJzb7ZeJvpduvG2muLxub2VwAym114mQe/WKLaO6nxMlOV
+EO7XDK+XocOzYs65TOqMRSzVPUIjT4Rz/9hdeiDvYz2k2p5YmN8oC9LxaDtlfNFH+YGKjv4skU4
ktmDRKxSpDrQIazZ9hWpbCfNip2bQsR+bU9ZWj4bVbiR/6uUO63lSgpnobQ1n0NJb7iE+1TcJq4A
eUFxmEpKun8tNMthvAfxRzaZQXCHRCoKWXR+YQGUsvwVKpt0FJzlf8iEMbdxwkyS0Zp2DxvPCnZC
AlXSBEFRUtbj21JyTpEG3EH0zGJCeQ/nNril0rgXyraaGUWNkek9lmhpetFR2aD7xYLPIqAYHl2z
g/Lk5moxFHa6yzAdIR0XKzG9U+Trgg6o5V2jwlwM1qW2qg4Ws0AATDmA7ZO8fn5Rpt4WZtqk85z8
Z6bKF5EOq5IuA/L3KmG/aWZHdmBprl8idEmsS0VVfAzVc+nR4p+P4qlAZ8/y14Fv/iPwMk+9dBpI
faS2pE0jhUK6oMIKvj+XjkS7OlgSvkU6VDMvnVCcwj9/aKEmieWenQfm7uqVNDflmXRfA8uXKf1E
jVG3o7Z3kNQkPmvsWQqFlXwxt8UEcPjap0UtkW6dYcbZ/WEXuZAOeCTNksapKWlql/LWjdjTzAZl
WIh/tYaTZIgdcAuRzFJY0e6nTWr6TsM+MEPC1NeQnWDlDqun6pDtFWFmWtHJL+J2WJGH82Qd8Ep+
/yO03ZaViJcrfveKibjBwD8SsRKx5EG7KxRPmihTkGVNub5PJwYu3g4LmG8Ya4zHcZlqLH0l3sGx
qYBlDUcY9Td6DzTe2UKQ002B7LgcTJ4P2SnfdFnTrTvapN+KJKwBAU8VIiir71puR2+sGfSQJwhU
uIFXekdzewkvE3uCmqnM0lyuDIjSeSdU+P0lnv1gIWsYSruXEBD95n58aMvetjN4xv5EWwoEy0tP
0LQbUNqmlPIBLqCor/rwQVsnmpmxpfY3QonZ4faFstCpudP3x7+xZ+GSJX5tA6L1rHSgipwFoJhf
OMo29nivQGHr8VUGvnLBpd1yz4Qwf+qTYFG1TBLkH7WQFw8F49pZZYqZB/41jhdIYBM2p/v5OpM2
I/QxTM8dFmgMHuNumB+rha+VDwUN07xCP2kh+TVLymfAHQfQbgzNCcWiyBk3DjWGttoIAAhGoSUm
Uaa9dh9AO7t8Ye67Ss0OYwu7YfvXIVyHu64so0OwQ4d6TgggkHLhOdYz48WXeWow+OKuK4GkbSss
IUjmA6CcganHTxnzxvWI9sI25tDo8SxeaMAEEhRBJwGuCtpss6h3NAfgjphAihO8tOWnmJDBkk5i
Q3XV3gVMfMcBWoSQsBjfXIEuxOn6QzPs9+KwMzqX8lfRwyfx0sS66JTrt/0UptraAcCB07y7GGac
cmmOoYj/LzDABqzo3UiSCjJqde5b7d6naw9Njvpuo/znEpEV5YYG9pzY6/F0kpwvVVnV9hi7iP7Q
XK0tYHnEmWyD+OGfmyiQIcZ17AwtQBgZvSk33cB6/tJEzonZJjlw4CkCK+caYhBsHBHD//W4NqUU
8ZvryMA1UjMrDeoYb3X8ARcGWHCOQmboRJ1eImTXRJrnQqSgZozqzbnNr9zHKweduvSO9pbzYaEO
PU3P1iwgxLwd9qelBbYIJRZCFUxSKu+Z8CHcqAfBVqCk2zgO2/0MdmVAJ4gQce9Te6A8p14Hqx2r
+L4GCoSEryQiqWF8TP8ukTD1FtpJfGC0nR5GBtEKVnfZtS6/zbM+Dk2F3v/i4GFqzceJ5SWq8sW3
9wQal1cuH3QOH81jDgVEkRYuoexATHu5iPaBTWbo2J41WxEBEBjDF/qLvGyEbOsQ04w65IdkBQdb
4jfV7DJR8fToF71dPedTzel/dD/878k0cCrKDndkzYvYHWaox4AlRKT9Ee+5YtnyE5Fv7KMKqoOm
k7o37D887e5KnTdSfKp3psZldxP96cVlV+rqjP/PizyX32K12VlLByZ3cA7a15QpUpp5wXFXBAO1
xt9f9Cc1wIYm6xCVyGkN3Mu9c8Ry+s27/EOzGq4qH1ba4Qxkz9FrA+wq/USdSV/MXhOQADnp8sFl
UBRc7zHEcoDRql1DtTTCGZf8SJNqRIGYgAceMCWj9pevS2OJQG2TfXe57AcppUXhlrhwZrHckxcp
+knAlZxR/9GTxs3qOcC4ay4QqCzSweDVwEUCJeV8WPUUJJKlVs80kucmxKPrdHWWQRIuvddMmKuI
q/7nF+S0z3VY0DuZRmpNYx9ME36FTe8pGzGfyTvR7UolDO1sqrJk7Mp0nnTdo1Hd86XP7Ke1hkY+
kGDmcogrUGsKV5qg6zk6H3Of2AwjRx6CftuXRnGyZ33rHLxRaHr+1fIuKddWKi9dhCSDaF87cO12
jWnVMGYJPguaUWOvTATvmmmpTXbDuI6qF6Bq51FP4OrEXK2GXMiEzy0Q4G4vtWiyrAdq6M7soCCs
oexD5WAXjc1ZYFhRcVq+s44uClNi5zsrnkNxir3KWMSPUqYn2sKIsGFhE6q2lPsRtiufLWKeV9wT
cs7J17/AgkssjFpwKQD05TIgMEp8W1vee02Vqzj1dGOWKwaX4xjEr/3BCk/uC2ho5fhfCuso6NPU
ilQB0d6hp1RTSZEQePmI9od3P8V8HKjhIeYx054m1+tbW0OYdrxMOAXeguS9KOAIQ7roFjorgLln
pUt4xi3lCsR+K6zr3Ldd0ceeVik/+Izl7o5iCdr0VSYEodCfIUquH8vXX1sgw23cJ4VXiQaA/34O
CAqwuyEmChkX0kAFjio9m9EOpvteKOiu9n0fm2bySeO6Zg3z+7bn8oKpPNxnh714fMGhSb8+sfzp
kJbqsSBjIWkRPKiol94fCr6uHl3DmVVcqQPLaThId1AwCYghkhfyqO0GsLEAlOVSCharv6MZQW0y
vTRANUaOp3fLma/ZRA2T5yeZazWbqE0MkULWxG9VxqjOYPr3kZk1w+P/JIGyh1WJPGxL+LYH+kbm
+6GTmPsH7qtclpZEhVX4h2p/nNUPR2UeaxvwdkBlRXeJvH38ctyM5FVoM73Q7tXF6HC0GAd7oW6k
tPmRhPBUYs+svczbaRa21kbFrFCAoYDLhUhyVfjczsThDwHfotu970NBmffMIR++tNkcGNgU3xSh
eaMtQsOK068Mb6uOWkV3XHOTz0k6eXvkIlVDIV0srOQ4MBBvalpPKgc/6pbxxayeAlE1p3thDCc7
mJrpjFiuHHol35B4o04lsI9bX+kXWdHLfHzpAQq88i21P8t+g5seN6KeCTssMtc5Te+/jGKOMWs8
6c082xXC6asojMAsmRebSM16prlfbun6th91XeUj1O9ZPVfN4AbLQIGflj9+bEu29MGqtcXy76uN
YBHW35eZZaba7IjwUs0WgScyKD6qVzT4C9FazgN8BS+NYmswoLLnVdmFyZJehIFjQdTS2CMrFnDK
4RieWBxJjWDAyWxxXWJ8buMgoNAn3zwR80nKNTN6WTNdoX/Vxq6EAW8yDPD6a9tYcmbHaneCOE09
9XD9BT3c539rxDCIj2RJX0fIihKnmrONe8F5JW7FvKHliYvvsua43qVOr3D/8s7u8BKYGCbI193c
VrQur1PRrvWAblJsnr+rfKimO6izFNwipMfOwOWk6L9+FXBsL45sGC/RxPUw9wEcsLC6y8YUd0jE
oUyFnTOrFC9JcFzafqceDA33pa6pSlGVQccMD8fScQLdcjUjIqbjkWrWlCZbXuqfygR9DJFHZB1g
Rj7kaQF7ivE9TZ/ZArFcHT1ybcS3bRcjtuv/azYvQjrPqIERe3H3bCx8JS7dBEEqARw14oaOMSc8
gy5giUx7cOkzH7LHFXJ13tcJVXPkUCX+OFwsQHQBLqKGwBKggkly9JFbcKF6C0sSyD++j5M08NPe
rPzQTklzadplVjp+o0rFCPe+7jcjUuUsPaVftn/6cTrVmEGa/lwCYmmH2y41GvmaWp+jmbamxAxN
9ZePFQQg/ZAToWgJ5/lIfDMstbHdLALsR6nArMYwyM8KTuYoA2/9LtZvGnMvGd2++nXSd/qlg502
duE8vKDlmvA71OS1bfG9l4V/Wy3B4vPVQElAbkOx/iNjetzHvVqyXUVo4gDtcb6u2BW+AlLSv7Kj
D2tJrTgkCyAw8B/GBdUH+fGHX4Ek9t5V2ZekbBQeI/xnupJgmSZQhaUSuyDgTBqtyNQoCJ22mycg
FJSbAZ/i1pIBfWQrMyDwX0s8hK++IXoE5zloDR46bXMAXyHxsq0E1hB5e1szVQeGeODTBre+QEcj
CJ/WWvy2GCvkZv+x4iHhxE8cPvxdGNq+6uukyWzzWzY7xM8sA2gLQVahkUR6Z/UjxJUeKjuPLCpp
ZzJoOUgHd7h8jU5ZwKPISwKr2kYGWsIXE+ZuW/7Pqv8Q+1fh80AXA3mLjPyZHSqbJnRFkfFv3le0
l11MzV2gTYAvYR0L+Y9YcFQv22Ih6StWjLz26KCYxMITdtoUk+OQq2evuERqfmpfqZwyncbopqml
wQoiQD48eAd9yz6E16zJMPJKka5xSycTQRx2vWukJrgKA5gcwbKPeKIsbi9qHvwH7vO2Ig8Yr1ov
QXufS0jMV3pNhV906EKH4SBCRPcMocwwcLESuatBaJuWM+WwmFbsl7PL7G5cazvsfRZfrginrWH4
8uH25Kq6Mon/ZhBT1mdhCe1GHVoii1E2uO9XH3Ugw/Eo5K2UHq8G23Nn4kKiMXSOcPrTHQpTS5n7
qw00jPaH4BK8okkqkZOAMZNiiYVcWDnfC1aPbHAvzukkLCt7NoreI4iwn9YACwMFgHXhQd0znJLW
nO6UOdb6/01eSSgOCZ0WQ2WzvnPaNA8p4f8FOH6zLiH/2eg6tREPzg8HX2ANlunmdbxUK0PEPz20
EzbLqK5zPziq3RS+iUs3KHP7S8FSpq60qVEyQCqvY2uPW19U5tsAwhwzl69g/o/wWTVTQxL1ZbY+
j4hPLl+5zG97YRiNHpyh0p7S8IFKUlIoN9SnLLxY3BImfTloOZjpWHJLS+hB4XeAomaRpK0TitOy
N5IYaWH6RIUfZepqOYPhovM5ugv3ZqA0n0fS6r9O1K0Nb3LVYggxv5neUofV7tuQPMu4iM+yUL+n
3VXxnEXLrqZQ5HFFFm5q9aMVP3j1PixK1frZ5ZUHt/i9gxCBGmMU5nOra3goIur9PQpEvnxoRbPN
HOM3YkNTPT0CMeiklrfloIZPFWI3Z+2yYq/dV+UBST16EQs9eWtFfUfZEbT7/sUdr1bIaIFlmo4A
ituIDFDSHMulTXgznyAkfiyYF17hLb7Uv60osKcmAivphbrIrwVIUkxmvhgsv1QFr0qNjpGe67RR
esFv+3yxL4G0IQdrPjpvpp+gVrY3jMZ1FQQcC4sgA1NVa+uuheHCeB+tK6JBK0ezvp3bMaLJw6Wy
hTCOIbBB2V978gkCaUvPOuK6qcpwh9FRorjUSxSwPYHCFZh2A5KJ/idsgLg0FYFXyKFhnrPcYHvQ
3kkqNxaPTFqSLLTnuzUwXTNiuq4lmXANL/hncOlr0K1sypYUf9c6ho5sSxkjdJeq050jz03LoOmF
bzpRHMl5BpC2qcicaKR/n2jijh+BNIz749bxBrCOFeBculffMBZWeZB038bjHxwT3Rjqvckw3yL9
Zz6YZG+L8h3CUylNSxWbaEbaAWqpRzRXM6zbENiyWdNRHnCYbXesiJ+Gx/W3jzeoYa+yumgzC+ey
pGvDEud0CZQCM0gfV4VeymwndkDFLROG+f8Qgt673CHwcOw4YcA67tLm+jf3UtPvoCdIWGPgU7xj
Wluy7EExDoHzHQbNKPyvUptXivdusGIlVh4h6+BBj1LFMbfgzTlQcvyhp26LrL/ynuEP0b4ikrsy
YcQtUBjBwD90x5OWDdhFHe1+to4U13kTtLYi+NittkNHklPlcDPGvlxCAQrzD8h5VmIlwZB/7CA6
WTIiuRkNEqhm4QegAx1petuCQzO/Z7ZU0efT0c62JDv53gCl+UzR97Z8LHo9E+dolDHsqYKsANQl
Zr8CfZryVUZ0aAapNvGG61d9E/fpQEfchdKKat665AbZ7YpZ5Gy5y9RQf047Ae/JIM340Uqlkmek
GaifICp9mCqMPc8RUpnh+FtitfSTNrleLflKjz4Noje4rzlWRzYm9nOnE8K2/QscnZkrw9fJJqY+
kcYgOC+pO6QVX+PEtzRku3WTFxS/mlH25WhIh8VWWY/vC0RHB3w5cHWOqYzUAdlUBi9mMdw4E5ff
yszXu7XkL4A8fwTAuRhfuZqrTvGB99R3urUpuGYGWCNUci/4COesn58gemA0hJAmIDA9kGkVUe9U
OrR2uegJrl2Fbx3x7zBIBgHHURYTMoEfvQxFZqunkLGHX/XHQDgsfianXQQV4wFv7sXBSQsu5sy4
8Df+pGQfyT7rNW1t8IkgqSEf6uUekw57QkI4Sh/itW+J0cBXDLwKl3Tf1lBHKePVKaS6BeYn+M3o
Db+SMuVfUB37DPxs9uVhtzi3ExwsJuxsIC3yjxGtD+LMfDq1y0zol67P4myTkeQkbxUHt6e1argI
11sjaW2XzFcMKtRhILWG5LPkllgiUrp3pLEyJUz9oPc5twptIHHTcA4GRjTZ1SUChTzUbVMjABXU
7210oK1Xss2aC6dRzfiR4BvE3jD/CRYx9bAiOGAyuiTEhcHZefVMh3n2IyeE4PRTtS9D+Grgzt+L
rZqD8YWNOI5AI2Cy2HyMeCuZ4dZ4jAyNAaWrTMSpDa4oMT7juQJIu/M97W3f+4lQ2HtQBj0DFCWF
ytlocj7goA3EwU3wAxhXWiQxyd9CF3ZDWN53QwFMk56gcMBBpVkGceR2+d+htjo5wa0WfCXBVhvB
GXtB8FAgMdiHVwgubIQbW3oWzPdUmpGQ57+3ifwa5d+ZE10TW+1JArlNWP/jH93pqCTBQHaJUbg/
CO66PTonpCnDlFFaJt7lgXhQ9Wz1SYcQ2hC/rQ8rBOGbaxeJsDL7sScWuXyOnP3jyzEYLfAYOAod
swDjH4OeecP69Vx641rMJnyGWo77T4Ydzx54T+dlRxii5cup2HBTxaGYTu6r4zFpO97d0GwMts0w
GslPYTtvRKlIEovRX5TVxJkAFA0yLMIDvMPkq6EY626eDcAVbsKH9UYgUApW4bUlAH0cSB/Mx2F2
SlDBVPgCgWH0t6ErL+Kx1kZSdc590NwjizLi8+ZzCX9VtG041YjdYMqJBLSvJubYP/yI9+Zm7m99
qT4RXLCVVoB9yCPh5aRgmek9YjajXlD7MJjv9U5i027rmkEqAXj9VERXMLaZfTT2rOdRbF3I7GZz
RQQRXGjIhsuIvsGMDXeWQ8fBxjv1/9ByTO/xkzs/yFMR3eVPFXV/6ZyP7wRvUKXe8sCcwu1oJtPU
IMCOn49NKY4ejSubQPrdfPReqE47HIohRU2PdRKKCvxnnvhEPfSem6xN+OhxkkhFxsKdAe6YzWWY
V7QDBQm5Cp77l/if7E5VMJzuEjYnhzLhkNGiFHIDyP6JVQ8KfmCOHgVuBhKGfTgTaoOSFSi82hFr
th/ZV5E9SwqNFzJaNa/0Q/Hy4+NjZQQAwMzOlaQ/WjAoTuHhw6I/8BzGQxyNQS087NPcPrcLanKN
ZCr63EYfDCjQZi4PZwebndfRSMJ7qQWOxU3wL/KioZFdUz+WastObOXL1IPsgjiupdCnDdBpml2p
MqfzYFa3mmnkC6enScyf41Kceu6JPpDXlO9mNE/1/VxkPmSzeOzEZssUrbqz9lPgAmGStKwYeu9L
FU3ztxj38ZCScdPfd1r9M9nJmzfE+GK6yr2MXqTAI/ykW6kwyQfA00gbL2VZRzmDfLFTUWetB76B
107YIy34pn8ZE5I15F6mCjfUu7r67bQuZwhhg0S2fOc1OAOV33v8CGMPuJWkbTYmuGkVc6EHl1p+
Cap3/P63CuzOlXl6cIfPZUxVjFxjezooN+r8A2GhhVK+skA1ntg1Tq8XfDi+0y5LIwvWb0xIiF35
9WrneSU+6nlZoz1+lUoX0MCaWKCnN7EKWhGSHMqmUEB4WmFUpWC5u5goZvpTlKze1M3idpNM/DFZ
ThQZ3RgfNwruTmXjE8n2J0gtqS67SmTHf2wNMGQwC1AktKIFBBT0691JJBQrBq79Mt61aV0nRHRu
pggTnEEC2iDUAi0BYqbkR3++XhzI7dWTHhoB4XJQHz6n3dS0pc+mSXLFb71HFWB33dHq6U2ICTB6
TBkH0r1OwOxH6YMySqWGIbtUQylSTwdDe9VI/swkE7d7gZzWO8+RZpX+YPwj9rcbJPXC2XTc5Eai
AZS1I6HF+xr862NTurAK39U5/pcKk/ujcykE+ihfFJeXn8UmFz+z+1SXS8QuJnrFp8mL6kp+2eMz
9M60tE9JHGE+jmOxCIMIi/j9NMf0BoZOfovZM4MsX7sY4d+xgGSlhpBrQyvrtU55ofK4+zPxOn7m
h8JzOgqmwaBVktv20qOvL+hjKNHASzs83WJMn+qWLl8hF0q8RNBBK0WpeIZnS7woV/+B1r4fZX5P
LUtqgNTHW+j+oAUk1kvWPtRwsSA7cH/r3ARWVvlgxLLm12YfSNexgKxIpk9O0k/Rk5RZyDo7+DWS
LYEIP2cqKbylSRzARC+IHOLkXhZBnLyOjRWzRyb2pL0PW7y5XXJYarUoBzch1Z3hCxuvJpeoqZZc
xhOxjtAJhhqwBZTz9iD0VyzspKo98QYj0TE2zdVmIAEet7QgoJvoA2qpEXfbky9Q7mwvGC5maIhs
pvdTBQUbnh7Ti59lTiiRfjGcIriutc7JxycVbxL5J+OSyjNSEt2afKKhUyLs3jh2m+Yt7PQ9QJ1/
cnFA6lG8cX6ou6jOi1OBAS17PbLV8NIQu9YR8im1RZ7/b2WQyDvuxi47LjnSBcgYa1cTJQtgK7/b
mmVtAEyiEw4N50ODF0rCrV7SF7vrHEEyLDdw4nk7cW21tBD/4pXEPC8yXQ2tHo3fljguM9P/jzBX
aeejgoqPowN5wfALxu09+5v+s0W/iluwSvJ7rE4panQjTZA5aAByim62FQ0qyDCOuEVpEXzm0boM
RM15ChgNgGpWX3AA7ZAIxZdCzNueUEcmx9n2L2BfLGZEP3A3Zd9NqedGyTwrTIzWvJBdVCVb/znr
ARPVpzh+uFxlJmwGYwB6BPIklL7no9zxRn02YMRdb5Oq8jJltqvsGEDOlMXCv/oZlkG3T6If3gca
oIPIqekpRAdrmYMwCdz9hK3GDSa/l8R7WjqbWBd6mdy46XLKIm7J5eUvn3mL+D0PTLpgz4iHugA8
fVQ2Pb6xJgWuAfLMLFyuhT4WKLX/IHrqus5e688pSDzNb2O6XU4BXOagvS3EbenDRnE/bmDwkOfu
o2xovugolmfIUkmRO9U4EFoCxKo9ZWxOe7W39x04Ywkta5MS6AioC3DTW0L+7VzrLsMqpA/02OFQ
tnvJUl79p0ph74ziWNX/BqixBs7D94Vcqd6L+8KPHBP8/dkR3xfH/loV6XTUe8wXk7fGI8YVPJIN
nz/iCQED8vPeLCzyE4QdL9nCZOWZit7v62kyy0Tk0mYL0r01jswUy1iuo3PVpGuwcwhQAp98G5vk
3auVrNPjat7esgX4TYKv9NgdbrQ2SQ0MJw/IGD0iS+Rak7IxAcj/dQke5g9eI68GKM9cwGXOMKxS
jkPL8w3AgBhy+xZUT7g5sgpMs6DtD22CSF1c7bw0H55H3o+x+JSh/jOZhDtVoLjorrmnEDr08/gG
0pWa7IheaRuAASASjlAPHPVOj3Ow36SrFyuZB/1jW3ESnU63sVlhQqisUf1sFW5AfbcK8j89hzDY
tpghoHl0lnzHcjipeok6fZW30T+YN9+0pb1flRMGjaKXXEUrt1X9qznqzVkRKp1FN0S57aO+tLov
T1YW3jTz24PtDcA8h9SYAy4l8/RaQ0zr1ixsy6D2He87sqZ5o/23r9eMRLYE3F2beoo6RFuQhkb4
OeNSmnyWV3Cb3UrT05JCSnEEbDJ58IuXwq4Kgt8OlzzMnuahdoBcbmjtpgFlbYqZKw5EZ5J8+WSS
kKPo/7DGlBZs+Rk/I5YmhDXHv8cbDCXGlW59d2uz+S+XVKmT7t1UfglkkZ9QTNunz3baY3f6eVrj
jTe8pi3ZVCZbXhNaaM5/LAkZmj8mqlTtcsNZsxdHvzelc0CIe1TvXmkH6QPFjZ/gV5HlaQ0fQIxV
2BArxOuTGTngeurf1Shb65z7ywyipndmL0da1ZJAot0lPe0YONxV7cba/+6kwPvum4FV8ASyQjVH
bwyd3UKg7ClsgUgl84WQvlErG7lFQ48OE7KCGFYBixiukTWPLOMnY5U+mXZ38l76nCr2g9cit+D/
yHCloF3pNN/2yL4xS3xW4xJNRbRWQVZeLHqVBb6JxxcwhfFu9ATt0ZSV3UbqhnMzohqvqp65ffdP
0O4BTCdAf8wGwFE6uP0XtHUvWtGXmW1mVbt45B+c2L1NCXmZMLDAWGnrZ9oKf6TSbuJri5t/dvm4
DT5Lnf8I1vdXUkw7xOdn/dvhf77LTqwM+Vqkc5gJHTqNniUjZm/WDLgvUJg9lWVDCn4VMLs1z3ak
BX6/q7KLioIhxC5ugm5B5q2acLO41udZEzRSzp/df/T14I9ogNUynHAGLXWEcj1sEwKHf1i8Zsh2
4eFMEjRyph06ORQ9Zmc4uBaGXdSBZrmmvJxDD8PLLdBpAnBBGv4IpQX0jSsVmfjYosPLsZBbzvcE
TMmAKbLOwhCKg8FIdNAFpyO9kRQM0pWl4vMMikK/HPQuPqqQHYRQNKuDn+PNcDI0Sipwo7L2Ik+Q
EAbZBBKp1wSw8Ovt9IkemtngCMuVzFvmAswGw8NmKmElQEGqti8n6IF9Cjd998L2cW/DQqZjGovh
ug1aVCHh7MO2OrOAyolqmubMLlkbhkEcZvmBaCR4pGwiVtob7fgEjRPP4BpUZ07zsClnelTiZWE+
yVG0LJjvrLMoRpqL5cld/mfB2as/SqYwYJr1Jk3r+ZH00aUmns9li2d1YObi3sgVB3x/TmqlHBJM
tiR2dbiqqtquyqJxitgsJE/twqEHceBTpI6oDXSCdRwzrvxVNrTNz6pSHyNtV34pioWAsJxk1S/8
RoqpXqS7m5u2bx5iXTKKCs5Wir37bA2tromIu7/02UEcDVloQdr1CNJHdiS6goSLoAcXbw+AsDgr
3r6+dLbwihP5UKgRTGklRoiOjOQL6OOgaq9d+TAOB8m0u24W7Ui7bggaJaqXTH6pzov+Vs+9BrPM
eLO/8ykiICpEhHQ6uuFYGAu0e41ooRf8TeHrE9LHgLRSSNlDz7oRKG9ADZ0+BampjdBWPv783X6r
ndgAql5ABY5sR7lQxlCHYbadsHBTPg66YP6uxEUExLQDhzDkBcBmvBQmfuhqGpBNkrWTBLa+xZ0w
/I41Ar3mMqEiCW3ayjvzjJ1FdBZApXFY7vG5g8f0o7RqV3KNbJ53gyUi0NyKVmnIWTquvbaaxzgt
kEGKCImEDunq35QUFulW0ipf3I3WR8R12BFdSt+8pK6lHJZ+mkjJcaipvFRnX62+9T8hygXE/hH7
bPdjBnSBn6h9bVUSpJIS7bvWtJKaZIjsn85hUfjxGk2d3l9c4dNv20ehnDO3VJm6YnE0taMo+8ik
NumlIX3trKURHd2ziRSIF6l12z1Qvpb3a+Mw1BSkTaF2x5CPiBWEJ5m/jpVlQkzd3ud7HKna5lHV
AGtx5JVq/sfjFfu2btKzeWwKVzkrZHVIQilTc0FOVAkIbLKLvh1AjWoaOdJQACSnlR+d5XLGP6Jm
0kliPixhmw/WwbEPIDgmrwCNeyB9zNkNz4BQirgIoRF9Cxyvsf6JJUTRuxUnFk4UpMtgJbdatBTV
+PcZPWxuL3KC7mGe2lbsrqgUsMhvjn7yCTEyw2Sf7ech8vYtrrJLDRs9EOrXsPW5AvH4olM7gZTu
cMaAYtIh6I5lNWY2j7wmpQg0w+5ZNgR1buRALIEVJMMszbkDuRNiDEbIIUTkK+E7thNorBA9PCDB
yjB9+DB5QXNxH2ae1ZsTMTGA/SKps73SnQD2xvptLtuM+za3WJpr7suniRhUTmh6kNPCDfbIVzdZ
QHG61aJHZaW6K2hyJ5sqDgYbTBatdJ2lQWyqBRleEjnVK0l50WVvsNdN5yol51kUxZTw2YNNnfeQ
mncv1m1pwoa3MhKbBEwAO11AQldkDBdX2EcpMbZQ3+W/uxlajMSoFbT80vf/MBrhkoZnzeqMfz/D
+Aw2SnIbVVrVSwOHPOOc+K+1Vyu7C6bHnpjvYr8f1GHM6ED6jbt1OAqazzaU05+29kHNLSxkasVl
lDjDl1XCPv9My6kozjtRVfkjbpLYsTXNA2Lc+tgTiRfCrV/DzxAfDuVcLGB4HnUVM0umlB4BzaAQ
Ahsqy4rVgSCFFu85ULx4pCL/baucAaTvdx6iQZDVuaKnByuRTjTIWuNx4dKQ9/Rnnz9/LJ8ZjYWN
N+Nq81fzijaoPXgZ68/rbSLQJvsxWyudrugdLnbcaJXc+kVyOfmJudOORhGEBAvV5Myr3v/vcJMB
c/ZnPM+b1YJf/Wnm2wdC3x+GUBB7B0UFLhJKC9Fd6MtouiUXLSBCWaC33tOUBR1yTH8sDWEDZihp
A1qT5Xd/xxoHpDvWqcZkg2xjF8jqxi+YqszsPiA4KeXFF/nUHGmNw+NQ79XkDzDIqKHIBl0njN+c
USgQBNXav7+3sNeCgeQ13q2lnGffpwpPuTFeKkeXc1PLfVa4TyD4oU6/tgwx7efB8O8jJMs8k5PN
dzBGqHWCulm6MLZJcvsTUpkC7KVXYXGgwIsX1ZpmdpgkdhnZuFpP0+iid45KigptPgXEMB/pSxBQ
ogbKgsssMQyyZE7nrydeHPA3baeeq7XQpYPjtdXfzswAKLBNyGc9rKTsxlfIwyX5blzAS4PJgTzV
7Gu76v5JAyHzJNVLwxrkkAlVvz8aqpPS1/v34TEqIlljQXfVIiz2xnqoKsgtPn0Dzz5CinlKjtg5
/zDPk6UNgv/oJTIODGnIGFw1OkwJViczbx6LoxuMEwayE/hz1LUmdbzUVkqVt+IwCC/gdfiZos63
txPsgfIb+1Lnu7CooymY9pTd2tyTq1FA2pvACHu4WhTeOyHOodMm5ULDZnFfVCTkVPNjMMXHPR6d
WRxPf3z3WeEo+Hk3SnlBELA7rtB0lz2zZtcFLTe1uelAAz716TVEw7RVAG0jKVYQOiSzKv/eQgcJ
xC20kzqBxwOBFypO7Us9W8mbgcvN3ddloTjPjLGJv/7G0mySqIdv7cUe7ijZo4iiKhScLCEei25+
AefMsDAFCq4c8h9SBGP6JBWFcGfc+5Wq3MPFGZK/kqdfUR1kJekfT9RSSrivpvzW3XRpPhjAvHxF
LFRJ8PG9qN3H28Eo7xjaNrX4RoMWKYlhVOhUZOm8rHHZKzexqG5yTAaJxi7I0aKgIdkVkm0sR+Ib
7cLaPQMploY0sXqLjMdsLmUxp0lg+pZS5lYANw9ToHEH8YEauAAWSLqTVKdz8ii7o5Ejdq8melbb
ygxMhHixchfnYY69va+Y3eyURGioiSlu+5Cz7WjPB5nU6pmjZh4PvScJVWTlJVFzhgWfD+d2it5S
ihh46FU4GsDGJmJGAWYJLerRMEAx0vgvU1JFofdID1OA7JGbTyaFNVQwibhEykb0HhUr5mmlIs4K
omVSGyNtuzA3yS1hbUNcKxUnRJGZIZ3KIFgg7c5/A1U+fSzUxlFtGWihRo/Ciq4wUtIHeLJwgpv7
zCyJHlnXHjCnOM+tvvcjvxAvjpWTJ+egPSOtMtD5H3iN+f94QWgjZUoteI/nbCIC6EEPOg67lAYM
jv7KpNaf9rZr9/DrJczFtJKJgEKCQJUl8hn54D8ZKGK5TIxskEM4ICPlETi6sj5PBWGacHYkAplJ
tjW3ukqVo0mJE5XgqDctiji+2CclNxp9CeihS1YoT8k47xBwWRV6rG2Eown9Ya0g33LfpSgL/Has
rF2QgNAZc1rAsTzfsjr+mEIuaGqMe5TIm6o4yRvrJJHZZqrh07ABlUaUMs5yBpg6fjuOj0jGZU1i
XqGt/CBAnADBtYaIdwBYOesHYIrR2nW4L3+xJC2ng6Anzw4QVKyS6KMG0x3HB9KNu8FlgCOKDs+a
T827M8icPV3/s0tfGuMC5ARa8WmymHXcl59L/jkawf8GWraCEaMJX13+zdQoZd5NOmBhxLiDNVHx
t2HntwLLM3n+SCPfjPlsUd6oweDEn7Mv9vlJo47CwjH+yj0R2wHtQ4MDneGlIr+pDrtnrkG0mAik
sRNTPI1HrYHNheZUOFUIxYvwngS0iivGjY643nbBFmM+4aLdosuMQTTgBbf/eHSsh23itSA7AiFS
+S8993cvmJpoMEHD+QAaYE9qfokCLge7PBubnTeVOkm+PJA4YJVulYUOSqOCNfNfcb0N1s94qIGe
/Y+XzoV8SsbGdHAoxen258JzoklN9z1CKo6exua/Eqb+K4dWeq3nVh0WPdhagATJVuvjh0yX2fVb
cCLBxkFNX1AaMWb7KcrmjzCAGz41ospAMAOj+mvebnNsHNtZB4gSplvOalZ41ChexD2fVSpykubB
WHS/Zr+hdevG/HnnUxYZegh35RxAr9h3rCRzHCfYPTYMkBJrDOP3gREG2pQEx6IEeuMksNYPmX+3
yq+WNKqRSJmzPQeJGnskiGf9vC9N3TMWG4zoUnk2kzGsZyiWTpJ2QwYp+EXoN0sPejL8K7AIiTdq
Q9r4RwxOCb5QKwche7ohvep1+ZFzr37k17dvpMq8ISsARgflRdxqIc46JTrMjSntVjY5XR70sdgU
f/GtoXrqqa/V113azDrbKdAKvRSHqWVKAP9Mlt2bpPa4rYASo+eXY9XmROkiw0fMcrTvkAquEURn
4e00iVukFWgqMqwTiUR6ZTh83uEkJLDRA8A6wLdgickJqv719cv4viS+HDALq2h2XqO+qTHCZmvL
bwSmusJ/4jfEXi02BKoDPMj/IzN6rpHtO67b4Nr0G9r0xsEo13Fk57HYHRzhatkPp6yCqXACZcmO
xa/ft3Q677kN64eHqHQmf0KZ2kA+A3puyrqDrxG947W5cidpbgewMxn0VRe7aNz+6HyfKY/+nm3s
iAn5cdsURrwHJTxbJ6TDUAYcQx0fNrxASX0/WyOkJrBE3R6dEqLiOXlY00rG3+Crg2xQQPodBstk
9qmbByMeg0DcTLoGPTjg8n3GqjKk6wQcpqcokJPQkGf0yCrPD2t17ZXGuUtDF8JCJOnu2HWJ+Kv5
YSSmfD5/OByzrfJdwgOMwgy3QhbIkTF/gvBBpxVa/GPdmtHVe8rus7TRaIaPy4wa0WrEXdIl3yOA
9Z7nkJ875eYR0vI/sflr8/v2l9VU45M25XwnaCR9mU30Pucvm0DPykCgcAuvdC1wgnak98a/6qEz
uy+f5JzSdd7cormY97kqpinmiJqorSa+x/1zf3wmYMyZOwPrPq5gFxEnjstNABp+wyPEvATMVfxq
GWnWAZBv5WVrv34zUPdW6tUy+cAyFfyN1qw8VOd7ne6JYChUjY1zsaycf5bbM+iDhx8WzV3euw/c
vBJKHz8PA8rnXy+0IW07itD8gEGKaHMamejzmGLwn4qRdnu42TcP8g0vdJRQPV/CphaLmQM5tqQf
zM4lXqq0nehVQuY6nnRRW6PYnqgdU1z48qVcFBKbYo9nWJKHE9+0+jp/gpeN5j9eUfFghpQ/27FK
zInp4Xbwfxwwe5iZCiOcXKoChe4iVgkiNc8nsWIcBhD9s+hGW9JZPlZ1g3ywaLjjOpdmgUEY1IJN
fsJyh7bOqtA0vmBbl89ZcoZdzqAXR3TkdGOwXWMbiIr1I+7CrFuAMrSKoXDle/9Vzg4uOTSIiEod
s8jamMTnQYUgBpiJSiM+WgD9y5yhdz0EZwSKhjSPJR96XElMWO5ab0GKo7ULAGqB+WHmpFYC/yDb
s3wwULSJweI6QlDOVev9ra1QiHdEBbg/N+col0KDI68hBGQ8rFBmWbbN5H/dLJPLaPA4R3j2ScFA
QxFOYvngUUWKBbZj3AJy3nxvEV3fACiAmsfpvGVqLfoa0wmKUNAQPn+CIO13tvOcHq+j+Af+N7ZS
/VjjqpaVSVbciKc2qwn/bjxHUEMu16ox8L9cfD99MbygLYBHIcaIYthVmX9y6v+tuKVn09t3szJJ
wDhtyqWSn0lzT3PREaXTyajtEV8rtuyVvEUmXMQGGw6BMLt/tEIb1MmDK47Zes2lT677lHCf1p9o
6SLd3yNWbdR+fa0ez9c928o3Bl6fAiX25bL+2VbJ+ozY45M3cztCsBeBkYu9G3galSIugDCcfB98
S0er2+IvLYFOvMaLVIA/Nx7Dp8QrLGZF2HMHMEGV/CwYXGh+xjXlH+svx9sIC+Kd7gKXgfTIbrla
BgDnmsLUVFhnSJ5MBxE8rhVasaGRPvpnPrZT0d1BB8iwsLISO2Pi/7B2oNHvLnRr+g1nmjQmBzpl
0/L+DnoY28u6rKyRsc2XJuxVWHKVwzhag4qpLIjn4VXs8giHOOyPPU+3qwUqXTO1VHNKIDWwlOzK
85vEaVG80pobsfcm78uhLTk4qtbGbPTRVyD1hLkZfHgnevz0bXHHdHOZVU0GX/ZyiBEoDk6qSvun
EvqkWUdjg5SXuTMsYD11HXDt/PRaDElfWaM6oCKfSvDO836BwaxJfkuEPvOqEj/xSwNXVzfXSKWz
4vyvOnR2yf+Ro2Xdzf54rFSBPhYWVuqNRGZxRZsbXIzCtvhz1uiCrcyG77r8lMHgcw1yk94DDJP2
YZV5kelCHPnGtvZ/eU5WUGHDpnQJBFRL3JlUujVKRwIhcLNu6CMHKsMIBSl+Te27dRMqw6CplBH5
Dj6o86lNITKrQzLKnmV03448ZoXInv2PH609S5yuhlYrkYDp8sciRu6WUJbmNtelS90Oa4Oj0OqN
NhV9rF6nytBmynQyS+EVwGW1e/P+JC2/QdquUurOK4NoxNZf+3ur4VtksClZ2rj1wP0yjSbhzzPN
X9Rtac4xpwogh0vIlW/WrH30YfbqGbTKjCOcRPviTsyWnemxgu9ruXOyKS4Q2m8fiPZgl5ENQLKB
ekzeHyD6w2XOgtXvpBx4PPZQXFRxyKoHk+GrrW4ifQNG96SjteSWS2BlPCB1Z6w25cToxUGkxfBD
eGrwT0dbHvdJBW7YydvPy48W95a4XnbanDA00nyC7eMj0Unn5+jLQ/w71F8MPVqmZBV3gNiR0jaq
92ouGRTd2zaQZPbaUM0dvxCJ0v33al3Hxr9fXOnJ0ZoYa6xWvqSzkM2+u6QXqMulkhnysyTlOfGc
3gv8QF+TUOSnmIVYJ3gNOUJ7urHr4MTGI12e0nkLC9QG4QWvsQuUhJDqDlwxO09cC55PPUCujuva
MNQ9en2wLO1cfKE3sS6h/NcVnUqGx2JoY+Vq8GNBqxLtQUbP6ioTZTG1czEHPe1bJmlAEP42H8L/
0xHnv9MA9JNqJ/VcajpOzJ4a2q3+/bKvjl7rn9WQ8oJX/IpWNdajwWPoCqCOkGsUtrC8nK1Fasdd
bEfJA22I1ri0O5YP+0VKbPo0ir/mwa6LixaqgBt8EnoJb0qnMR7Q7mJg/3Iu9EwBTauizrHcxpxs
zFehsbx6wpZYUK0luOXa31EG/ydQiApAF1vi6Mfu3GhgCS1i6CVQVxpXQNnn8gK82o4eyjv9PkFl
fmtyrpbnrDhtjVKWtiqkTSBteJHLMp7hpta5F+xlE0D9p9P9RDortG8RNPJiZ8JbihNyeHbyFchR
74ercK8r+uzWj47g42O4hNVaW6c/ZQ1k9AtMTW2Hfcj0jwfRT4ihWUKQT61c6OUUt8iAlW6U8Bp+
GA9543JwBLkDn5thbn2lcsURyqI452/lBTCfRhdUE1p4uadE1WfsiUGAHnS9sO2dFHJeBuO4d+lr
kqCeJ+VDHGBKcOEKkxlBDHkPf8KZG5CS7paSOrdjHcG8p6KFJ1V+JMExldFZobVouBOWkwWg/ijn
JpThlzgU9frFSqQMjY78Agv7XYO5gag36XRKFc9NUEv5bmTsiDofOmWwYXPXPpvORQvcPZ0QoRHK
Vmrat37O/kO9bWyqve+Lj9qYElT7zZLSpzczffRKDFdEt40GIoEpwPeH/6wvbkUqkQ76/9KgZShw
nsz/upK8qhtdmwrU/XnELMpfS6Zl3/NuIhwgPjkqfrkoTnFxKQ5PvxC2V7IKIdvbenzbU7RCfb28
rDJ5Ah40tS3tCjPN41n2cGLRROz8Mg9qd3BJSWUTYhbEFuYKvHXxIsZSn1Icg0IzENPUMsFqRYPH
64YUXXfOFdVV3MGeNJlUXF+uOZdF/0GAe55czrrX04C1y81g+zlcVLpZStBO1M6Y2dV+j0fLd1vE
6HM0ZYRjYPziAKIqY7KTomv6Z8LaG1cUz7LaYyK2NRv4qEXbkp7F3SyEjC4XH32pLTqRmbxUczlP
Qk4mWeQuxYuZo/AEBqNNX21DUUrNfRfiu/xE5ZoUoA3EKWUekFU/8XuKNWXrzz7bgTg5xP1m6GCI
QL2TKYUx9cJe+Co57VJeuTN53aB5ZKx7bk5vo9WnQrZI+Yc0Y1/PeyyyT+sDEEDNLFRYMwtRSe18
FHqCHvUyK7w5Eq80JCxYNDaH0I8viNYHxQELrjEYuNFJVCEd+fylYe2UTWh1gHblA1FZ71C1fiYR
+VF9i5uifQko/FNxPqx7YAsC1fPccYRw3LiUHow9RUZmpKFItddbj0nozrbrnqnva5hJ6RTBeewN
n71aApFiE9WkU8/K0Gk5t8QXJ0iZjk+Ndbyj2OeGGVBXY0Q/HC/iqA0NX8OE6IdrfdKQ0Cc1IsRV
JSufrxiTPIF8sAAcA6uXaFk4LIPXIfvcaAkRRVvq83N56gkgvSu4Z0fV9S+xRCpX1pTTLD/UIlU2
hhPwSQRcdPbiCjh6QsPMgd0HNxj3ysQ02X0aol/ZtRShwq8MWv8AVpE4YpKOZ6QFbmaSfL3BxJ9M
pVShl21uarBgaE/oTFSHUZPfO81GsM4XH+jIJprZKyzYSVB21k1A7152XcpiatpnrsLpxtQ2hl4e
wKdJhk7l2YwAhc8kYHxrODMJEe1Z6uWE/9VAqFG9KwGpXrPNh0WHnB7BBB/EjcDCXujeZlEU0UNB
rdfpzUBO0TPUp3snXie/+4rxqv6/ZmRgM2Ouk3agdHidlQ2Ej7MSiCXek08Oe9YSTkZ7tnD6+JIb
f6PVsmpblSGfmAvdndHQliT/x24tiq4qiWCyfqHt2my4kyUQEiuFMEio6zsgqK3G0EQLafgybA/P
xdePENwhvDijA7jhnvnufBXVgBk8isO+Z2gWhDX8IETm1GNo9qWIgID7d+RRtu+O2htRPHBX92ii
6wdJBp/uSJGtpnowEY3wzcchbJ6ynj1hKXa9kBOBf1Tz90xaYyJJULNC1npwbq6D0sQf0Fvv7+Jd
iKmVxFeL43tek3HUcCUfJbwpw8stejM7zhAujaOcvKDofij0smsxKiUrEYdjWXchFkn0qRNchOun
fin0dZvHelPG8nIE7Q0yHsSwHD/H1FO3tLjM9MRZJVE9StjKjgbD6IT21c6V6FSRDtU7oVDa1kfs
gpsmwuz9DTWZ10DqgrpcM2uvK0Gf0ZKfimC7V9q0GYQPd/vj+2lgja8NvfIXLIH5h3Um/jz3kZtx
BaFp1DE5ecIe/8ol9w/3+gy8S+OOVCQhdTwDhO6Zfc8Y4ttVqa0BQxY01M/kFgfhiDbQlekqTyGy
AP0sGxvt5ijxnF9Hii7ro5MKPRQDTtbrMXOL0+t6bBDNDfm6iXcuqnfz7hjfBIap6rQnRP36EV8e
A5x34GAZwA5msgpJyzS9b2UVlciGXsaIIZrzbHR/SzlYON/B7+OxmiekTr1hD97fX0xStwU/2vJe
Of1MNr48Z1VenqWoUhgAKQKCeY3U2SBt8Gbbi+afK78CnjM4Hw+X1Z4yN4+PWNecX0imNxAOnwCX
zV5IWD6uRNo6WY6TtGcFcMmD+IjSIvxkUTt4A5wCqDH2pUSlPL1lvrJoQFIeD4c3b6fuciMJFy0u
deO9XnXSP7Ag3NEghlW7BwiFrqiMf1qX8/y+Q+pbXo1px+H8hcHEWSDXTb5WjT15g7zPmZWyq5Va
tqpMjA4wYcvXCZkMuZCl73ix1QPtQCwzh6MKf20GnGgSKgdMWWE6lLt7lVUuxUxKjy7n2vbHJVrl
Z+zXFHpvKFJr+Ckn6Owkx3A3Wl/5L4R7ex52bZjJGw6+lqEg+C80INguFpEG55Cn6wMk4TOsCcgn
TQOo5BfDT7ALYIcL5YvJ+VRXSHWMd1849uUsQhfpXzF34Jss2axQNdjlVCB54ImeTz3wX42u54Ie
F/ybFsMkkO8wkKOqRsZuVs8JXWmeKRvXVfUymrfNMdhh70irE421LTLxcGJQ/LzQURNLgJ1SQH3t
6kPB5va2uUF8d9q3doQDtI+zQvXwHVcv7Mzej+qQvZOPseLt4D5boEFO5633U3wOqx0eaKbSYHxq
7nqX8keKxb398AU8tCftscWzX4zEgWdR1mACoeceF2Do3U/2xvcJ8HosOHYc+usUjuzOErWBQ/PY
RG1exTL5SKftM5LaTOLSZj6F1+gl0oCpH+gs004v6LmpIecSE1SUQ45oewndJTzP5P/29rJuK2Fe
e2FDkmIBF56kgIrTLxGfkIkjj9eP9KZg0QQYSfGlZdl1jOjEQYce0PFgnPw4vpcMcxpPvlC2ugIu
fQQKiWeKgC3uegBnjcMCXNT13ONfi/H2b6KG0TZVHFJNvkPOU4XlAlt/3JJak2aYwVa2lklCLcTN
rLHHt5XiUgcLvbQctr9ltPxLRyNzDHfDXtgK5boryfViki7pXr77EC/sV9Jsu2UZbcPsgPDRTZ4y
CD5HCzPd8X0Mrk+AxVzcYg/6TkDdyA9PtVi5pGjFer9Lta24ZXxlR6bm0kwIDUDttP9mCQpDj5aC
2Rf56PxtVrm12cMnuCAbOIkXq12YKwQBQ1wItNwd1wUWdmYA1j4YZvG57te/smznQY0tzO929oOt
Ohq4SnPttVG3zjafkAQey63+bRsZMQIn69z3QmKDkFfvWk45G/BIgsswzeN4XnfPkJ390Jeu9efG
CvHiC9Lyjg9HVK2pR/fsQUoguw3vOcQtWP2X7tPyUfJPa85nMciwfyvZB2Zso7t+liPknU7ALegk
Hm+fxoIktoIiODonrYa1mS42LR6QH32UOPTCH26Z22+w4FbxCb1eBO3do9MJ8LdeQYN8+eolHKnC
S2X4z3zSo0Zi7oDlvrOBFtIxp2qD7AVpLfXWAC0Pb2+NCNw2gokRIG4Z8QijzCC1ycmTxVrZpvKZ
jTbqCNeC9v+nB6bGyRFf7DAChfM8ARPRwtM6w2IlqKZ9/aI37fHmSMmXDcrmHxgt7y1POFEOO1gL
oIp4p6a9l+Ryb+FM/+3MiVUtfqAI5sc5v3ZG73Q7KKYTz/EObinlsyl5ltX1p8g2bVvdrDR5ZS/A
6zFKgtxvC/ygGQ2jzsUSF9BKmyb5pDzn61ivRnFAIcxEM+VirMPnq4ApfShXZpT2k7n8wYizApwL
2uSj2EINc9k+CHvMfcwFWcshPrl0wRhaw/t3lyjprZzqXvW3ZogAXcTl13LoG0OY1IhnTNls1vWD
YkKk/2Z890vG2TDTWNB4Kiz9pHLo5Ydz6HXwrR7vXQLBnUJoetkWxbaMw4NaYP/jIq8qFOrOgvmD
YLJidbJesQUeHO8pkb7BLQ7q6wxtSrFKOPZD8T1qBFMCHuOxtC9CiLGKlqEIVviFsvK1JvxJpzj5
lCrZATCSzAuHJTGjtXk+dHt9gAFFBzQCyY19ewE0NQQ9PJy2tD640fqiqRt8kvVTKrmMsAbBcutL
dZAVMWT4jwlHr8Oo7oHoFWpx5XFO7lyouoh3Xut/uyCTZeLUe9BAN7WwoT86UcnObISvaum9WjVh
1enlrbsztqmVAVxW4KhsAP9Jtyy1K5funFUzwx7d8CJz+2ySSzYS0MDm/tdCpLqlFyPYrEP429mF
jqazyY14gZtlFIFJD6RbhjGUd6G4jL/IZxMLBW4qX3IRzlmrL+98Cau0E46eT0qUNQGdDDeD0k1d
zMdubtg0KwrTPXpXh5QCFJ9Jr/2Ff/svO/B0PA7iq9M2vaDTsJ7k7CCu1762CH2ee08u7SZSY5Ai
GS876O29AJ0WFJ9V2djm0W1Q81+0+sdByfXuvmfHc+zJShVqF7cwXcRk05g0OLMaLwzVENEHIo5Y
+qxyMuKsci4UL4uk+Cq3HczKI5q34MfeBbvAvfyVKY1QE2KapEm2O8s+BqI6VOkZpYOAKqVfyR13
Iw3hfsT5Jef5ATTBrmtxS7Df/kjykpjBljt1qkcoZsjJt0b3aLfDc9/2kXXOjKJ42IBrDKPdBvkE
Z4rnug+x5blsA67z3Tzy7GjwGl7rua/BMyrfHLKQM6o0JCiTlrEgl0m7k9k0SnqeAcTvr52rB6fe
yOBOyq9DS0AxAM2QZxIYtoc/wwVYMMDLErHl81bYw5qeLUYoxK46I+eu21N6ORSz37GuPwBjh22e
Jn9++ZlUHJLvUy+ngjOpFxyIPKbgS7MGU8tFzEijLjCJysIHNhT6TArnfkkkawsh/PRXgq6G2TJb
V94eWqQI7Rh/0eQG8uWW+Ya7kVnzO3RIuxXeZoVYNGjLHFEWkH9YnMj4YgovWMRVShofqRlmZFvF
/Ka6k4iVJekk/6aYOFcyjQ4hEQbjKey+35HJ47k/104VoteAlV06p3sVKdXKmq7Y/hVqNDbQL4d1
aB25BeNtA0vB1KFoDS5bgEioeoJmckup+VpCng747gDKyo65odJNPqELxtvaKyR8UxYZneiF+LU+
p/8WfWE70GOciEQEuSxFXjzLUqRGWh9EnFvnaTHWaliG7v9OiOVEN/5NKr9/s5cwK64VXumtbJU+
iYfxjPzKhs26YQ5tXwvYHpWlFOE6VUD6iU4hX8OLYNmlBU/a+dvAMyhcWaMMT7x5R8KB+pQ11sEK
VlCFUIIf74pX2NenNgltWCdJ5OAaxDlVlOJPjYG5h4AfM2cpK3IoWwLPLi8BcPIq4VlKGxEWWOs3
W7HB9ouVEPjUqeqn7/NLguEgFM7gPKcCODi01m7WfeEgOvDzKOv/R5oXvXH3saS5woaS+huK13y6
Q4B7I2MuNLIauHaHlwdYVtDtFykymjwDiNRc2/frlbJAYZlJVw//jmgjkGiv6AO66PoXLI6xUy+3
yrpn0T+ySsUD12/wXPCbzo9WG1WHOjMoeoGRELnsfzuRqoKbGZ8jsLKUS9Z7ytX98fMzhNvB42wd
fjhvws6Tkb9TkYitNhwW3Esbkhm8hfWGJgYW9sC5L/1coiNno8gI7MCpccokIVcu6UMcv9O1HbFs
Fcv3fRXuwTuJ4i57Rt0V+0Jk/oXgAYmxd0y76hLJLtSxp28cKuYR8NEHWmex2yOwc4jNlK1ZrBGL
BiCGPudCXLrDC+aTbIxs2RZAVVXm7Cu+zJwWSKuCwnxrh552Hikvew9mcbpM/DL994+7Z/+f3ACd
wgxOrW8Dwf7FmyXUGOiGdD1QMatsfl9Ewzy7ABwzNkbmAolsbj5mPJ1Sd7ZEK4rccXp2iSf6geBw
U1jCq7ObMuDSW+bH8Ke4qP8VanckbCm7Pu9UGVhXZO0KgAIx7cDuiUv5/OA/8JcTwqJht6llcE8c
10tR5GRxfzzFsTMCFNo2cvOwNmAfsRWVT0tdi8qV7gUa7OzOXaf5oFufgWfj02lZ0vGvD1IjvERf
qJRtA6cQFe292KaDJ18BOtx7tMdHVCOqbMInj4uE7rzx/75Rj35i5m1DDAawJx/Yzl8B8ROzNYqh
7eo9NAbZICTLZitG2vUlvR2rB+NnZYfzKNtsjawMD72/IH4HFznD/DzYghD71EcAcENlX1WadZK8
Vg7Jjl5st47sc/m5kYeHX5jqwGdSxA6vKqO56cDLwzaJntPkN+antP0ULy0dlppq8nmW8lOsS+Fj
mASMKin5UviIeTmCk1Y2rotfhSeqqDxyr3N2CVzpv/asJ8Fcy30vhu9IKqAM2SnyTGRQdPcGsCiA
bVf2AALERhBzmkFu3TWDBMOtZgL/ngeRZAc8IvQh/BM7Z95VJNjZuY79n7aRJWehTZTbxsgjQXvY
9HBVLiceCNaU/CKA5Gz30g0wdlx4aJXqu5PeaJQE8T8/QhVKIYbG8RhfsrgVjiFmjWwqEOEQ8hsN
57ki3e+aOJgrBsrNIOkMYox0ziaxlPJS7v2cq/0MbB1H3AQ9HHsv3YRCVJofTmuQ6Occ6Ffwq98m
dDK5Q+fEGpKEme4P5XhEYCko1XNqhsANlqu4L1xAcvxLGSrUtU26vrnSBxv6YXXm07LSu9ORUZK0
FtG5P9yI24MueiiY60ME94akj4uX/kECM+6tVpNCNklfMcnWqNjk5j0H4p7feffaCRD+wNlY8R4j
mSWeUcuGM8P5KxZB9Z4phHFdarNwqqJg1Le0FRrI8r0tfsca77kl+rRpkLVAJzH+QyGoXu479J4J
UFyz1RGunu42/oDNwUwCJKM1mUkWgL+mAZfqlHGMkLnTrVI1CTNevCk4cGIq0JpKtEoBDa5nagz8
eZIzQ1xapahAnnl86r2OThLLi5q5yvRQ+Abi1G1+EGpEdNjOKlLwK7DkxRPXg+tpNb9OtXuteSkM
7r5Rx8Zru+REhOUVLT8qe22YfKoxlzLAvEGbw4ILhBeVWdGfXtyp9Y7Q+rwTQK3VJY0/m2j+vwt/
4KPaW6px9g4k3QM/CXUPS79ANuDuEemys25i7toBxN8ui4waJtb8UOzdZaaNpvw37/mF7ZbN0iTC
Rw9LEMCcprCaFv1lSce5yLrxOp6F1M6ttcu8NfYIP2SrYsAgvtlakCYdOkqPCYE8L1Lfxh6OaH5C
tAMOvI7vhCk6kFijSrXwPsD7QjrPdGEYxWRGRxvQQblJkPS50GsBBo9U0XSY6ZSxeHyUy7iZdLhz
8tQDZ0q+bZzdqeOPBItHzxEoVe76ryFY2Jb6IexBmLYS/A0YDV7BcWeYcoz+JtdSNkeoDSHLcruf
ZHPu8T+HNAwUmvpDN+zosuLFksXt6ZQ+B6C96yE3vjNCm4Wi2jKlWkPyT4nsTOs8R1EJTE6JwovM
YLUxgZ7JzI8CNbrAt3ieWdNegbOP9O0Hd2Sf4oYaQo8RvbdSkyU2HHeFErvjpRBTAoxOcpsFP4fv
kSBRwZF3jIbU2o+710baIVUZlaAEBMMY4hKD611S6MPLAxydBGL3vC+m9jki9We/saWHRgt5o+Ob
XFala8VRW29EnrjbJVQdvCGfSGgauWzD9oaUlqAs0SIcMZ0IxUZIhDEEjVWDIoA7s1fOHnftsavU
qpFWXd8xSi3kmb9BUf7XzvW62W1XeitBMH/uFct7B9lRDy21eiCeJxlwioQaKwPWQRD5NQfF/s75
rx49O7Zu6URv4W/DYDhXMkQVCw74KUa//tBl9uI6ERRs07pn3qbDO0E3sCEH+b7Pwd69xVtL4iOJ
esvtVl3nGAkAvxeG/eu3Pne41z8zpsrAw5oLWxfj1NSM6Yg3sojHIm/m2GLztnHqorQXmRluY3Dh
AT08B2IgNLBr2nNW2lLD3+C472RyA6LfiXqhCKDJXGKQjEzAD0RmuasM2wlRQJ/A2aroo9cAzsH8
ohWJ7mvcK7VxCRho/ceJSxBFZbkh6OtCmhrz6Vsr3GV+yzMQri2Fhv6M/BFpil9qnB6nHwudMMIe
7SiD1iQRpuScYhq+ap0hV0oOH076QVM321GdVuZxifDINGrxYtt4wP/ADa5nhImCr+ZQZPxuKf4e
eaqY+6xXx42y5SHP6b/P2VPVeQqAMvT/9JSVu3bHs56jg4abGOfhJ7U/89CcEQ1YlnpTQxGFGlpF
49kbrM7W1dkTrmo+ICdPEKX8kiTG6xwNBsLWAVDEEDvpDjrUFrrPP5vDQZKHSPVKRPhfphSqUZxU
tKI9a6SZngC0r97h6q7Rg4eXq6C+hdAFBezlUzI5XVDVzHK/49IcYwgnK8X9/2rUkmKPynH4UJa1
lgdwRk5WA2T3rJGOdXwTYIcy2SUO7XBtzJORSZAQ+HsEjDlu/oODzeaXv7MLgoL4DJmrvzmd4+af
31elh1AbVyMhqIvpJ2s+0v8dRSXbYoiWFarjqKhD0os94Pw7qDCqHmsGAQpAiUUWeetlrgjV/vuM
ZE8zetaQgAJIJBxkwOJH9Bay5BMSQwy6P0tkFmgX2waMO99aRMj4KXV2kLINf6SnU80fXqYKycfM
WcN4Jiw378l7dp86iaJXCZGmNSa1RdZufmTmU6EMcgEnmYE7TrLCVX1gJOGuAEZ0eSP7dslhvHxy
zNfU9nSsQ3YC3IZ6QXb5NjifnybFOjK5kp7gMd3O2V/NtyaI1IHQ9rJz09mPW9/bed6FXSTtn/G4
h+O4/gzYjul4w5Be2RmoOgB4Yb1cmrRPd/qe3MGVBN4j02pFw4L7gKX2gEf8Hm2PepV5JAWXAW00
RaNzSlSTg1Vo6vNcucpP+BJQqtOBHk4NlIAeMVpHrtIXBArJX3be1uJFg+KSYccSlYN4GU0ibrK1
e66WGooiuVk5mhAPqjzLyuNWy8t6oC67E6F8RmXi2Oz76tyWBYgIAt84I/Ae2ihiN7g/e17jtvyf
EFUNN+4R+jYCzn8hqyjNaJuUQG3c/cJkFNP6dHqOs9YbOWFssWVo4ODCK1lT36V6TTwaDPnXZO2t
4yc9UpwgLKSKbkwhR2J3wErYAH6aStUzVc32rcOo/l28sBwEbHN1L+5UDYMnxsmCNeywt7NhAj6B
qIHjh4n8xAliTt5ctqhRgX//iKZRg/+bMrl3N0LniYWf9pnsQR1+7F1EPChRALrg6utNFN1FxLQd
b7uYToVVpkpsGhpyxQggHn13B+R+7PwzL1BLd2Sp5BHJL7QEU1NXqBYQVwILpcC4ZaBdhl4of9+V
wMzGYZPDYh/ecw/zjEC4OpSZ6EO69ZvlsEliLpd+p5KMo51GKaTFUfWwwSg2Qc9D8AZGr0IgNALn
+8HORhALlgtOMYpI97TCqLBibyM9skEuXn8DgmSNZ/IO1gTKKmqklKvGsPVqIvZicQSZSjNFhn8N
cVjl6aOKltkwKUBTQTym1X3PiR6RIvjlWwDlq3XdNGnUObQkqGZS0j6Rkz+ho1Es767+FsU0BFos
SAnXWuUExGapNYKlmYnEo2Va3QFM1QPVtktfn40CZXDbpnautOtigGakD9nrFGyNsAng4YPpXlvt
t+OP6Cw2ryFgz0tAfrmhrxxi2PXGxffIHZGCCos6Tj4PUgBIbzrNIMtDjMriNGh1YSJT34lfjnOa
LhNg+vb5vDHGqiWdl4m+ADgafiuHK9VukOMN45wRI2wZwpEVcPYZy2ZZp4T+QJYygMJxHiT5C6n7
qZaqlVbL7D9c9euyTulBw+h0j3PV2lvOI61I0VgYGS+w+va7IjBtPkb+rgsboGO5E1VX049xauf4
Ts77KdQLaJIuagaN+XwbcwhJLyv3pPerVq1UHZBvOniW8YCZslOtFQvvN09eWYPiUdH++Yik8bm1
c/Djm9re6pBJejuhH/bT00iV8OyIzxQIiQ7mozsv80LieN1B30cZ5k133mKDE2jMEwCQ1OYq9TzZ
jo4nlMXHip7ps9u4KyJxGXrlrXV8JqIIC/dIXQ1qA6/6+e5DmX1MW22uyPKzJKHSUW3m5QLxJYQy
VGrt1UitIVDopXEmoI5xYjQ8Ca+O0+81JlZwh7nRVwUZ6oyNsgp3CA9KcmjGP/SD6uDpPDZVLSMY
DZSJ6NoaIccTCNmyv7VikN35Mrsr77+yl0sifhl8UMqhpQ9fOdzcQQVjo0iFNQRlzXQghMH4jtGH
o4wzSRz1vFfw99jilnIXoQXA8FNN02Iy+JCVFlrCYnkmqHqXO0/FWm2T2YT/f0UC7aWnOZsQ8sWm
TrgWeIItTX0ghozF/ZoYScX2DXeRg5Yo0QjrEodG7VG18FCOwCp/cXnIA/Pmb5U4EiCqbg/AQprM
mpTW5gD6W3vohiSxNoPmAOsROvRYbpRl3h51jD50mCc+kBobFpshDc1ZoeqlKPPQjJI0bUKKoh38
0G2wBtC9KAq17WQd77Yf7Tio7uMy1SzjGASDxUQ8nllCwXmdn1qA23wT1ZuoAN17An64gte5ZUH4
k/l8JVqzm2qpQmx80TN6VbLdBpvsicESoNwhemzQEmdoD3KBY2o/xlzpJx9vCVJG7fcHu+hJPnih
D2n35kdzzq8xsOBjW1ZAbyWhjvW2cB2PBEAQuoPF/+7ez6ORcdwKC3fcAZTrjCZkoFPJrItSlYOV
kvlzOG22bBkJj66Zk6pvBclnqfYFUil4wAG9teit/vHs3X4UDZhDTXYMQQXxKrfPZ0AQPQPjzDUq
BQPjxMxVomXDMK4mh3V9d5O1z4Pnbo22rY347oaSFmiiAhkeqPNLpwyjc3acaEr4NO39AS7dyC9A
/+W+QrPi5ohcUmJ/Sg2YOX8YkColWN2Q+DdnnX1QRY4GrXgdwQr6s6L5ZH5ApamJoTPQsHhrxX6+
CkY7dN31nknQJzcSoxQfwoQFfJC2T6SwIpIVYMEcXcepsYC576lh1Ow924g3ou88K5rjY+JaQ800
vXKTX+epKWXrFQ8EPMGiqa1T3oEomowbzhUM/GBqX/sBVlD8kRdtmMTw/vzWf6f0aCzQqQEfKRG/
GVnaTZnxoiMQN/24pknJZfm9u1BDCHlndyZjeaG8x9k7xhYbogw6gPx3nG/AavMY3pldsTTLUF+c
NGsG0fb5RQov0nWXydk/+GVc8XdW4Y4wZlA3lJttRXHOqFgT9s+XM0+oBBq1ro/dqKP3PZetNJca
zph1gYhUiUj2j2tOzPttmu3ZXTjT2ZDnvPtZVLvdsLZ3512nJIuGk5PX0kjn40ktYPMxu5OIPqvZ
HRoZTiZExCA6twX8Ctx8Px/WiAuA8I3ZKNGHAednw4nVLi+M4sFjslIcdHGjtEK6jjijg6UCp+9G
WgSNot9aCnuJhEmt8o1KO8t1IB0UBaLXq/cDGxmnIkWBwT4Fiv+/wm9Lb0IgRiZgD4DlCahmr9fZ
XbrhUHVM023xqIVOxasZI1L/7H6HAlgfn6Ufx4eYu6+iIMglWJMYGQvlDA6W4wSSmQmUIQbfjwuX
25J7XWjSWCMzyk1XdixVujBlVcj3mP5DXoDxWMhTmi0ztl0e64aNFJSfcwv5JfQ0SJ/cx1DtmMM+
4YED06apuktalFRe+hC+Rq6k38G3IREP5zUiVWmriSFcevt6oUJnUnmpWDk43DXeizLi2a7Mg/iF
B4ZmRKyaRGZ64oe64sGVpMOB++IaDORHYuglVTxoXcS9TyCVxogbmYYrW+lfzT51bEnCZvetEXa4
u5JiCL639NygUpVR/OZGA+7n2j7YgWNiJlwx0Aj0vhUDrH0oRok9ZSDF+Q2Gd5ZnOXxd1TcwdYp2
ZHyTRFa1/XEjj/KZBLMnu9fq3EotwT8YCNR2Rp0jBqBJR939SWe8VM2w8UQMpWHpnT7yjf9tE778
E3c3ti3QF71qIlIoqRnv/F6YzXHQPOjElDAijHvmdIS4TH6ARczZ6N8a+RWcLx/XdwNZxPE3Ed4A
/8YY9KACyU63HZWSdsZ1Qnj55UCcXjhjGMHAaOIiDOFYr0vTERyStt5s+diununWvo+31y0f9f8e
Jsj2SVB0Vv/5x+4Pd/kTt2fLl1cUkSQcrx+4yNr7SdwDr1VLa6jokUf97kHkPIhTOQWBkoYlJRDy
cXocfHCjKyPyntebmjMINIZ22ubYW+JKXd43c9LqSE8kgw5fooUjtt+QXEmBrzO2O/Q9jwx9QYaM
tAWbjWEEcQSIZGD0aS+IVkonNsqc9GmPizZTAd4JJYgNJ3I1ASEV7S+IeJT4CmJP8qBz0d9jQ7OC
nMp5CUPTw9mlc28WqMljOhNQgSbYicC2glRM/+QFvSqvwK+CZyiWRha/6xER1/Bl9+/wDbcrLQyO
6AbTz/u7fYp8nhHiIfNztwWU9us8ve2wc05NiaVMjcDaKGp1uSWya0KihRPu9NHt3lPJf5rlHF5U
a+wUICxdZUZFuze5/WOpTn8wmMSqbuaiXyjpk3K3kvHg4aJIzMzYeht8xOqq5Cm4aRLmhePtoDx1
nkcqyjRW+kTCunVJEZUriZW9luWLy8rM7cHCqmxBxxsaK/z0fsFmjw6c556RDeTT324lN5Ex2YJx
UOJ58/YPHbxOhdO5GRifT/SQ07Q/CYqWbtr0ZkEwsVz98Oq/cBtAmfhKq4wz8aIVQfeus4QQcnKi
OjKjtcOGeyOrS3poy9Wv6SJbwjRiEb2yP/gO/UYIYjQqLjvobfz3ZmdesQZym5OAer148mtdunvL
CUFNf5aPIOrECyqJjzVcHNIOI3aziL4kuYHrS5jvXSXx/ZYKuBsnsy3lbBhdG3sSvo260Lbk1bod
yCVc/RHuXpqOKSmx/Uv6T0rNBGSkxXGndK63+e7NXacPCYTdLJ6JkusEwTqHhpVLdPPHBlliD9Wo
gz7nmPkMQDU4JYsZuldxvaH8wGC+YwWI708lf1o+6ZxQ5ScTLnjOvKL9D3c3lYhzwy1iTbPIbYB9
vvMhuPwMG/UR+dPPJ1UVn+glICC1XE7hToHGuKAkTi0a0jMFK5BxnE1NFJhwtf1gdNDMYF+9hZSy
ruiZGKAAfTX9n9L4g6hKUwNSu0ZXIJyJNKh7PkFS7eS1EUi3EF6DEKAzT1Jl1XGJ861lwkYOHH2i
ISsssB0GCyIu6nycPedb7iLHErPuX0cwDZbsmJTBLYHrGfL5TutdfHsdLHWTCQb6bryOl984/VDe
9aFHNAjnS5Jgm3Qhgo/lMwa0M9u9zzxqPtOMqHuxr5PX0anAJ8+2EsK6A4+Q2evCo38DSzWXhA2x
aIIiS2Wxc1w+08eonXa7vOqoO5xJCFZDvGzRLFRT5WrkfuPdQi8AHzMlzMeAgm+hM+YZHHLwalug
sQuz25WKpoW08pD9yw8C5bpcsgrusUoLeJcaYxM9yKta6aj8qiUsf16wIvAYj63PyipxXzM7TVA7
LS1zq0YTX9SE26yO/Wd9SgxzPWuLQ6Z5MVuMXd6DOlkTuFFvIsLuSPawM71tFrCYZRJDEGzJceOK
/1dDs4XumGXBpkKVzU5Gz0TeIEZf1Krx/ipC4dAI4naKNMo+UQby1drpyx9OoqTI5zI7mn2V59ea
pJSWJkIGyoctVAOwiVE50mWiJ9IKqhY1XyFR3N5l7oSk/xe8DBBnDBGiEAAFXy7Fmh/x2NJaflnd
gxQLGS/wymuqrIEEug9ShQ1IGO3DtI0zDT3qtvN3LsX1Dx/Zj2NhkWLPXuwcKaIDYL9nBSU1C7vQ
M2pxbzW0VGKeWhm7dALY7hSU64hLReysMdZUbiFjOMEwXqQdtIpmMzdO6XvvhKjOgdDxf2BrGkp9
SO4vzfZkRgBorKCl2/NFHEECkPeDzMK/v3KEODKYV1XhOxsMiK63aVuCESyXgu/n4/sOG7EeJIN/
np9EbYgZ/PbyGcjm4DfrkNJ/HU+55zSgZm29Rw10GcX65RB7jHBy87rFh1+OFwibnSw6sUNNRGSS
6i0wk2Z4NtmQm1WPLhymNFH7YwTMVr2qg8tRDtRRxuGFWaqcPQ4us2X9D7rtsd9YpgQafhiTQSSU
SK5UiAZEovxh2CdyPJswIQPQKd24Wk5M0PawqvYygZWiOdnYafPR8cj58bRa0I5o4s7Opd6jxg44
eabiNdQSkIQj80sJ4O/qDoPb2VR2/1LUGEBRZswAX1zp0YNxRnJTsP3iYfWKjtZ7xhwdAZBH5B6E
gZ9kOZt002HxUNkUEioTJHuuxUhDkMH9DOrIDk0Caxw/x6586fWjND3WyeLkxcSLA6+I5OFC5G8b
DYTIYq2BcZ6lUc6CPoVhsIlroO26V7/0LMnPe3DquAdLx2ik8hAb0HftPXNs83NQ9KwB/ng1tUZn
EYqRh/vXQUjArNW9gbFhugvPqHO5rnQeYgqnGt06Me8wFCul+sHgMPXMQHTqcGGGkQNjCQBNU9vw
E979fofhB/Lc2hZHT5Clq+Pwxp2McxTWvMGo8go1KrVIDF4SUGMxdI+yIFvz+NLLGY9BevMODefd
djbVEdxWLjNIFCZN4E/WBotihu8uugfMe1bLU4bgPm1eS601yLjN8NvQMI5QgMOneV2O82caf+PC
scP4h4z2HQx98RUu/ONWGF8tQ1IJ0YlmqEvPijevryWHWqzGTa45PpYtB9ZQ1mZ7aat7zbE7PHlb
HH8HYgGNu/rvmt530wkwLHlK37rCA1RBaO8U0EVGd2Ox9RmbxJWjjI1lV0QPuVc+7XVgKS1QZlJZ
mhnRCDMdQKigEm7UeG7SWeQuOBzSwoX+UxfMpW11JOqNgl6DcvIiyVoqWSdUANAZbrJjbglLoVqF
M+PwbSnOxCNXEVAsoP1XmYnKRfi7BQzSE/9Eqwk6Bj0uqPL480zduUgMwyj6Y7UlrS/BaDgjrJia
Sn6NFvtlrX28PhIIZ2EvbCvFEv8V2vXQOl8md5DtYpHbiAdh7UAGUw9Pyb8GzJzXcLd6vRAwvQ3b
RGHA50RSvgFUN3WFaar5n3ZHVlxnppP8fIUhdNi4HnZ2izkJuGhBnWe7MELBmJcXtk+G9Mbzizhs
ukycMiDSNiY7eoIy74gw3lTiCw2ZJaLLmvk7YtYX/qWqrtjnQ7kaRgYrUmcIi7LgSPSIoZaLENJB
iT7hx/hN8j6Uk6/sWvJV4qcUd3WPM53uYNmYYfkEOAKS/RcV96TCPv+gruWLc7BJim3Oqv2N4siW
K5qodb7z/YteoLkaxC3IHN28mPgFm463tH7wuCWuIqMpTJRrFRuU90CLchaL2VyM5QiWp9k4j0f0
e3SnADD9zdcwSK3/iXiDQXrMwNEFIK3bc/c+Eo3z9wU73AvevNznst7ZK29bd37fec0gVGeg5GTC
rXwkH9BRmR0aYC1DfQaVdIcil24on+473LszmkjvrDYY5Ur7wBXiidkwWifXirkDX6VJsVIxV514
pzZ2CU247Moq+ILjU1HKz91s9OzgK+69n7kBYMd6xMMS7hO7qpPSo2T4okW0a1N+dmgqhiZKAvD1
9TOAg1UCjRX0vMyuPVtV8WXyIOXxv9S7bf0fHn/WmFu4gm1Jjwht2NQsHIH9vp6W7duBQO/uBGo5
DoHZ+npmw3/CC4atbC0YrDtCtPMAO9wnIf4WFtOW/RtKSntL8MxFN1xoDoLHBJ70wxCsDFMcyrT1
MtMt4XIbYEwgaXq4dvP7G08tS/UZ9l+jcrb3fp9Crz3s0+Lc13kwNcKR1cWs2rn+BRdCmbTbC+Ht
oU9g6k4ZYPcdEM+wROgkL7AV0uCMGscjCdueqlt6tetJuhLcOM8JqLiVg6ur47l5ErVCKIDKBJaN
jLe8OSW6MA72nV2rFxZc/uXh6/GU6FzipAzzAorvV9eTXP4x8Dq5hbczkiLLa/ztSthV8oeFguVr
hjEukt4QMRZF+VEreAW0fTWLh9fZAiXec+s493HKLxeE+m4Y0/GwYWv/J103O7PKTu7HilVx75H1
+BWaNbPFBe3ZECWMBVD25ezjxM3aK7X7PjVekR0hl/mnNmJ1mLDIaAdBS/r4oHgcDjoq7EtTSX3+
CVN4vAM00YU/xpuQqx/kJnfsDDC18ekw7WV4xTp+w+BmiG0smg4ak2nsiF9fCgZsYgWdeSVI0WPY
i0X1qK6fMEU6JIafmOCTENXx1tWJNiTJhRr+K94A8x8H39Ao1qv6CEhjbaQK+FbG1dZSqJmgu9rz
v69sBtXq8ZGIwDTh6wf0C5xeKKTV7qSCqg0aHgGvlLwjxSl3r8oJRL2mLTcSwkI71r9wr7UBqYLI
sCvNeyjCm0Po2+aIHegDUeiDx4TlexQ+83gr5VQ8H5gpnlRISrBBqv1BsYVynhk55+4TFtUusrwm
cHIDKYSLuG4DK/8bnu6K8PofeHWyYV9JEfU7pHbmzC+Eg72uOiAnzNdmvkN0wgqKtppUlueVV9Po
moruvT7sjWB232gSP4hudPAdMuN9ImuJ7AbqxbSSFOkX8N15qDqYDs2Dy5zq8CUppy76PyViR8Kp
mFQEH4q///0tecXjr8jS/d2C0GDnUWvoA9GZG1zKtmeyNQgf71wcTn3dpOqbk+vzlQr/QShZlPrp
gHlIvbldaNKLkEh+wmqj0vYk13Z64RYMiqkXHkKIzZ6rqzHg2lw2Zw1bpB7muFcuSATWZwTuH8oC
4R6ziRNqdTUryxBeVgGCHCqEqI28QomIgLa20DcJwDb7s51cfbDIbhp8G2Vaqd+J3LXVeVDoj4eU
eDPkSNPahJuykI/FS92CWrU0yx25pzqjrQKchd3sZb3vyW8H4V83zLQcMztgpER04PIMWV0j/nxs
XzouemN4W3rAUwf6u+8BGIU/Bt68SWCDequCqXYhg40F/yD+GJQeIJ1WKcrvogN7d5oEqqK9ae+J
VfbYe5MlU2G+Q70pEp/j5IBX8PsjTPJCn2r1sKRGqo3oMawZSqbyCITQDdk+SghuQ2zGHVq81f12
NbmxLkfYu6e9PVFSnxA7ndbzWh/YJEDu54bnx9uvl+dbydnMYdELStJNTWz9UXuZNuHtlZWYEex5
j5YRR/ucS2On+qqKiKVgx3V+TYww1pi5NI2KhTEk0JbnuH/XgjiBjz6Xb+AOhGBhT598gdYRu2vO
Oy+bR4JtNx28Vh/S0Rw5wFSMyKBz+Cvxu3B8TI8AhEG+S/fLZ19dDHH1R73OJaiyqjXT79esUcpL
84bLei9bz3QZQp60Z4CWOD7b93+lOiuFYKN2FwYL77gvZbBwNB1hpZuxNCzpwawkoD55dGGuUH4t
UZTf9X0M0CnG204BWGuV3cDRiIXlNQKPhiRmcdrxx4XSDLiFZO87ECkcjlwTDp3+iRu3Ly8qty49
FoiWFBpooGxJrV3VLFKLqzY7YGulVMG926E6t5fNT+Q0y11dPRPPChxzkOM6uru44+cxgauR0Rpw
8UvfIvcqkKjug3VSMoGMvt1CtO0wNac01LCxTirUr6xkr/FfQ8+UbLa4KkL9QCr5Ivj38ZgAJIvH
CvmpKbqL7vqu86blMyA5qbUFTMOGI3e7lN7tBFYpsoA9vlevTqpHBm4pgBHibZoZ4JlmwP4t17GN
IUrS1F9T5CM/Lw2/IiDXgCIbVpepaD02MUhL+70ajJjTWVsKGZP4LvZM3rQzTVLJiixBJpiUwpNG
PTjDqAv4/awKmaBymbMdq/oq7hobuuyz2smj75VYyd22+HftuasNZQR1awCXy8IPfSgR8b0W2qXw
JQ4PB9y1Yv9AQJjF1mpM976h/2qp9La+dhprbMTk6tgPqmKT7PR5ldy7DQA0uyGSFxSDm3FESsUM
J4HBToGxcVm9Ox63nmfaLUv+1ADZIWeFX38eJikCNiIuMvnByJzJ47lvUgh4jZJKDsSZA7u3Dqc6
6wTA9EHJf9yq6CaMdm/sl0bWU4vWy52WKDWkkUxLx8YRbfq9kLYdE8Z3w4GAB3npOvfE6WPnrKu5
GXmeEf5vUlD2kGIKiwlXUUjqJKAVOTfQMmetJPaPOOOy5yh+wFyXb8P3T20sedX477zEC9Ymk718
cUolhSDLD3LZi8X4UfHi5/6ugXrb4/XrSlrxgTRl3hwkCCvjN1b0j5PQqFT8CRDfg2h288jx6toJ
D7SK16CdUNwljf5e2fyxTrJHcyIw96qXdCGb3GkWX9+YWddgulf0mocmVlecPM7JAROZAmzYOKIR
NXNELJ/L/C2UTe0/DwMlVfcOwV6R9OF7HCD5rTl+kSMXt2ligjTPgY2VchYVTgVe09yx6jLbUhem
bXt9LvX3AnrewDFJPaOuErpeDB4hkr65nXAZC5WzyVRSSUkJfH7dRSLYFokT+1jFdM3olUuvr/Z9
XGzspMMMG9BhZJrHkAOmL39EiHNgT6sfeLkIVvlJGaIYEV4kXDsDqHIX3kgbIlXBQhPaB+GZekP8
ueWK35ccKZuar4s6Q8gF0dBT4Zgmxg7OvMeyCO/xJXHghYt3Pr4idazdQfTGzEBP1YXK0nRv+8Fg
1HOM+853u1/2tNcYRIhGzFn8AfX+2KM7thnsiw5fOxHExR5yF4L0H1poa1DcjDrhFOQhICLRJgmH
+l6RwNCFY1w50Z3knClpjhI7hpozR1Sh0YtYheaaEPpEJmC2jiwhcPInfVmIheh6bWBPk1Whg+Oe
5Z5/YXKsGwejOKJBLOsOZXWyMXIE4OowzIrqYdfScXfthEi2o0FZdXntBclNPfg5vVb+gNIaSnZM
X+Jd47gh+2qlLmbRUacPjvzjJjdrpVSmtxMvAYHMO2CQQzu79gruIstQs9DdSZrEh5IO8eqthAg9
r4KPmBpQ8rlq41gXc0J0AoNF0KW1AVcGyXiOovQq7W+WrNje66oE1WFqMz7Kbwg7aTNA61Thqp/w
yiinFGM3kTkkSLAoDxLmm+8qw58AckbQW3MannoK8+Dbm/psIPklxru9xGNQvdtPDGtqE4DpAmar
8wKEUzWjyQ2SYUA9ws/2tfFKR4/HZ10QsbhkR+ismuFStS0GImQ1n6+h8I0+kZrxXv7ZbpKC/dw5
uSWzFVTUfKtcd09Smg6OdjgRBYq6O9bp1QBvd8sXihC8PMNaORctVl7m6E0pPT108JL9awFOhXCF
atQZ8qDzirf+/q8NJ+A4nSwXP9s7HQB4QzZNqD15fV247iqXzZoMM+1WVunEimBT0tRghFY1IWGB
G01TM/6WZvx64N04FUwKwrXbEZUEeHoMgMHOWYUnZycFPIpuUZtIXz2/ygtg/FjtaW87YryuQCK8
p6oGuiWQNbPLBlfUT8tuO9idtMdEdh5TplQX4taDuWcxfG2OydPGrEC4xlFsvQZIXTskHq0d6bSD
ezSdLGk0/U37UCgALlOFWus+PvezsWzhqBMa7gYLpmILRYuHUFZGbCVPkT66lWxSdB84Rf5pkOgG
tljjFBIJiqq1eutuCO7xG5J7m0qPpDN4RiABjDrfDYygY7obS07nAAXPcaoC19BOQ2VMfL1XI5h+
93Hr98AEseYYD9wBlZovwP/wV6DCP6ikkRefM4AHZM5UpU2UxLVdeARUCBFDkNmOwOB6+ZeXm3YK
KlEnMj1Qfzi3xJFWVdEhh+yyq31eX57XVOfo6S2TzkXmev11Jn4119n5fT2d37wfxA55lo4PgQnq
TuMRYZYmQSxUjEsihz3jYcObKhVuQK/UfXoGrOIUEzFQo8d0lKi202ghUQ3PSZDeNW7VXvnQ7r8Y
FXjLmkiBQQu3GQ+ev6RukbWYUwWqEWfWHSS/BWIVPjIPEHHRRxcP36RVnI9YgUc260hmjeFVurcg
Z7Oj8PCSvKsY0+Z3R/ViaIuzUcTurG5A5C+pyiaTJ+AjVqm4q+363I4K4aksgT0SDsXSzfFZenqn
grHJNa9CWrkXIo8EVJibWa5zCsA6327lfmjFgIKU4P4qDni59FJo0omsz+c3qCbWOSOPv3xULewh
NZ+35/HISE2iUgy/hR+/dvVCht187m5aLl4/NbgFUJVvsui+HR+PaLAYPsU3GUDQKnkCHStnGBy3
pnAuG2IxwqDHhWYjqjoB7j3HwO2wS1YvJC4pEtRuuNlvux1jAOnrAB3PDFaN/rGVGX/aCsy3lROp
PJnXprVdGSDGwob/8EiIR7Xpz/dWrxZnCLd+LCHbTPp5KWNe69wt7bIo6yvE6QHVPu0AfJXtl3AR
4UzW8E46YqspF816zXXi/N1dX21rj+UJllul4x3UzOx6/2t0SmcKPSDE+G3oujJJ1jrl3jzmYxTf
Xq5zIR88ImZosaZdFrfZcON2Ma7UsnHoEUE2AyQ6RAiJkQbK1AF7SAaBNXQE2qIO9gdTWnNHrWMZ
2i58GQW7mUJCQVNixfkxVoaAedgj8mHjlrcTOdpYUGXr53lShIEMJC/1TG6It9FQqnB4XZY+97wD
oe1bVignCy16EWo6q2FulUr1Yd6NXUNaLPeZ/9zLSR+ZQhiMf1e1fRUrQuc27S3LcGvLPtTJg5BW
Y7vxC1Pdc8wMTzgm1XSCU8ZupI+F7u8pVQ3zQprMp6QfSdmS+W2otN2+h66dOmn2UCXS4hleG/W5
eFi7hvqgeG2aIAKyDp7pmm+rpVy+7UySzcXjgpYERGCYUD36YCVGekKtiopTIU77MvJVEuAhy3mm
/3aGiNOebZCrlkyPX6sank69rISOh7i7s5LLvTJp8I05Z8K9PjWf3TU5k8aPz7m6n7ulKbhC+Fvx
guyqCWNZ2JklcuatJIVCTQWfQkLARz0x1/JBRW0c/7/4H9lxTbsbNTaTdPz0QNdxhtEXhRmeAQYo
E3PhH3HDH0u5Tmvc0GpvUPoE/T1EEz8xhHuY4powyEN9JLjhFi97rTuYazTTNo53E2LCMRyVDNgH
lK84yyReBavIQwcOsqjSeCnJvsMWFWPGObmQvrhvKyDkDOKicmWCgheJ8TBTK5K2XhXU0XhKl4NO
Ar6qupxfjVDqUpqfiiv/RYMqQwRsR7ykrHQnoqp4EG79OisiHV4FB92bWGkr0Tw+OmyictGm+iKC
2h66rXq+XbzK+nW6qkZov8R7T03/IoyBgMXqLvngwGLl0AO7Rh2utRgfY+U2DGvWo/Pwv3iUb+g3
ifykE0mAWFHJldrSq5WK+fYm5YKq+JnKlqEMZB+k0CXnozsMcdBfw9IoD2Aotl+rcgLvwA1p6GhT
XoJF6funz5CyzE8+P2zugmn5gTebi6oPyBbGH45mgsmidiaTHfAOxpcBhA+4hqtZPOrYLO/mMdEA
uhKrJyDI+FvzycottQ3RPY8nzLarXCSDS5mtOUorwjkLO7WFwL9fucHG3wZDjm7aOdskpqM/TKBB
Sz07emoUzHNgNRPzNRbBsioXZVW71Qxif92o7VIDnzhYxkSazoiV9u2TfTyf0FtRUaavO0ImP8+j
q1Q7nZ18oQ40NRP4K3PEmUlXePLKe4/AQwJD91pXEBc4q9dv4Phsr2+C9i/x9L8gH5L7Jw4B1DkY
MH5xPtCN5fzuB7ul6L8vo4zSuBgf9gadsK4wp3g0PeqA81Yi5GUXVoxtWEe5zUm2GfOePwd+DTVv
FB9Yw8zW/OR5RWWLZVLSN442bUrhDMqAlcw9lPaxHOY2LU2dRbt9M6cXWx/JdYqHR0GhM8XxIs1a
/h2Z5IGEBvg7YRbQ6Ro4n4Tfq9sdx7X+egIop+0Mlm4YVBhoBC/UORuWaNL00+ya7kYfe2jY/OnJ
kpemKiM0xfIwigeeGBB9o6VD019IUHcfH81/gm0cWe7+xISDn/qIakeDsmd6e6kLtjfWh5zKunPO
bnL6K7x/oJRmIBShCAhgQ+bxaCQAcN3uM86uOol5SJlCJWafk3kEmsDFnSj3Cla1R/Hve0Gb+uBg
Y8tBD16G1Yf9P0qFkPVINE+IW+s3PFtD06cWM6toaFxTmNjdsi4VGsxZVUtDYfvATwPBnpGSUm0V
RADlTvwGJ2p8qEHzPfESBSeb6lEyXcAEVTTOaX7wsOzgR1uazbrKeGj0c4C38mMk2BaXj2x1xn48
18Gjo4MvlViByUItgdwYd0w35huVmLgX6UXG6MVERX8uNww+IYiF3k+4xziTvNtohfnYXKFBh8Qi
Be4905UsE/qUG375+u1OvrlJX7S9X4k68x7F2uB6U2g+RG2f1SZgFLEW1dNsMR+49QeGuJ5tioFG
Qcf/576Fc/u7qWXJIOVUubdJfJ4L9GSWbQ65Rw+rFZYaeohnQuGPO73ZknJ+EHzZLXq1yr2b9Mgo
OJT2e490C7DuxujfpxLYltxuDAzMb4xQPQlaXL3OrEPD/ANFDGh9WX8RJrJWZyvEjDys3qisIcjA
n1aO/KNo+OZlpLPcP5IX3tEVMcAP1nGJL3XrTZBqGm8P3Xzz+iMmvkQXY6N1PxgMCvvbBdpqt64O
sUfXkcLtO5nWRL+rQnbsJuVq7V01SBFiaLwvWS8cr6ls8ZBWfKm+VzynYS+Pbe29Jo7VS+8ymJq+
HaV4XsgPVVGolUZaxBuNoYa4S9LSOuPPWP8wl87uegPw8dIIbTJXmhAQjoDgeorppGc0tdFp/iUm
8TQbmwt+WT3x8gzHarDXL6CSfNy1gvX9m9uoJYCG9zigkRtIINkr1+kZcEx7ribmKa4SchezydRv
FCJLQ/NW0dMUQxfL88OwcYFLPwmx5B8s90pWmXH6XcHB8NtkiMCOQAyICta9O03nZG5aGnW4K7MQ
dH24AgSLsTHVahrr/Izn0fiFqMwyUD5C5+gx7O62zgZOID5yqYMCnOma2zd3We3JrMw3oPWuqK8O
YoDW49Dotvyigjj+abFTS1iKf7Hm2QD3VGpPCvdLWNhDcBpERLCiasgu6QkacpUjB0nzvrKnqeBt
9VsAWnVqQjDrJfWKFzb2PybjdMb8zb0W9496nZ9ilR6hflzvQ+bpIJha5IviiQECVTMg1GmrUmk4
JeKB0rtLQsoIUp63zSJdfErXfqmEH6j59RTR+tvOEvi8nFVOcmPbkPYzUNeFPmPNpg8EZERXnc8T
2CH3+5TcCup8kue9gy1kFcxKxKYZVoS2Q1up4iudQNndgievURqVTlyUs384szGmgn0H1DKnSm0B
6UmBXeyiDGpM3xRfL4J40O8S+I5z+dfXPUv2gRV89hmlse+mNpKlTEQNHePaclcst8Km4yyML2W/
L3/CkbsQbg5wekM1E4L38n/ju5LxVkgkQHrwCHetzrk6LvvAHENk7hNI7J/MFII2+mliGecK23o9
LusXY1fQwTQ7OdqZi2xP3OysH24xHbG5USPC8Nbfo4owrq4sMRi55x/BbYm5MGmLm1KYeFhwl3d7
LlgbcQe5Y9Gv5v37wvd1xfKNWSr5jHSDhDnyZx3BWyRdm5wTyRX+ZLqVU9olhGD182TZr6x3LVsk
ymaoFnM0N/cP9VB7wXO1S6j+jWng+xOIINTe+xSNEz31RvYcFi/YhFzDNZ5061GoghIaTl8z7HEI
JIP6/jCECfFDtoofgACk1m5M7uuNpZmhUaKW6884Ni3O/qJOthxxdH873kSjQ3GYDCoOBV8oSSmd
8FDhc0rASMPrWcOPuPFVfXKqh2UM1IyvHQrZumA+vTXY/xvWi9TbmOwp6wdDzKr8BUZ1cOsDwD8X
E4nEGDpDW4phWBgA+A0/fWzHJeoGbPbFEyEQI+FPTpaeQjRx/Qn+8Erhk8nHmXDienl2OtFgg4CT
UXxQvT6vqDmmFwdNuZE4uSI+PJnMUBG7SMBQ94Xon14Lk2DCqUPW8Mz1FV7LUOC30rIsUHxC1ze4
RKh6MSAJTXIW5WttceW9lFC5IG0WblXdZF0giEO/p9sIVG2zZVYCbelQSwn11tfVkG4bFfFl0MUv
H5hFRuCkjRGPSMQWBlb2wSF46Kk+U2ZdD3K4dgqsGmS+idkCxG1yGJS82SOsvOMOGGxMLNyxKuaN
8tNfYKJozjBQHW6eD869K2D0JOiwXmlX9eNiVUM4A7G0y60z6DFvbjWkO5xmu64ePY3lrGgtW0np
dJrDw4Z9FVLtCxIeajeiXZMfWOf7vx/cwCUuss6wYN3kaceXpSD65kTKaQ4sT6R2+3jZ4O+eDgp7
DBahozYNn4UvUBkZrcvukfMNuKdmWezVYmBmCVYZdzFtL6mYDpMMzbTbySiexw9h4wlKILWaugjT
BjkByQt3JH+VGEELR6YtxQbM08m8tSkJNrs3vq8vZVS0u+8TO+WzENCKTXqMTXuFYBc6FloV75vT
+FhEgkT8NFYLSOvdpCtiPH+WO2bti1a6C6Y4fajnJvJLpillYLhayLdAAo+XiPxTp9nDdJyuu70b
JBR4c1L1bD4IONADIXEufWZvHvF8B7BVcXOEm4H+ZGR80ZzxjTP+g5CZDeuIlyDsDOBU3m51p9y+
lm1pewkWzqHbbEkQftimzxQPQTFPnjNa3MEczbz2barlBM3mA/XMEK2xs/IRaQ7uayYiO0gsZMzr
QbFwk+r4/P10SDpqagTAvVd50IhMCGXnYxddoNkpsyhz+Yft7npBjbRqNpoygWme9Z/fv0AC5ODl
66wdgcDepeQUbEe+zXB9Tn9p/PvCY1k6fsaElVVC8pxXFD/6l7WbskwA516Eqxao7XsTCCAk5My1
THpDvqqmoXtBbotqIs5g/Bl6JCfugJfe9/L9upgijhdlAX/BCbCaNcoNAUL1NprzVfmzzPG3qYSD
uJBQWc1MNUSUfXyPppnSWIpRLOS681VDuvQcsmFnCwcF7D89++d0Tn6lWYBspZQ1hKWMOhB4cez2
NhtYxfsYXvjVoN/OfYuDu8njply6OztmZTKGJATy8HJuxkV1PYEs7JLnwWtEJr2j+WGILR/2GlX0
U/4ymuzsMg2oYqPqeU4N/6ZDayQafiWZyThUQvenNqV/MS5NZhjl4Gfpn3SyJnU/Lcj3KhUznMvz
XdUFgeIuRT4YnK9wDgDdjQ96iD9A/7p4AWsZckRPR3ADm4Q9EK1i6RslYTumFWf/ZaeRHt+uDtP1
iUmwZIjucj9D+gTlGD/ZNON64KE4ZoFYTkv7YMHYPVzrXyxPLDgqWevgEPdhA9bAmOIrBcPE0O+7
klBMfhcQA1UxuX4Kea8aI2bvE3hgAZyo1aKViRu6GJL28nmEl9/dQgrAKe+vrIV2FV4Q8ps7LYDp
w1I1tPgE2tL4Be6Sr2m//G+ra6QPyVdY8mm5qoNNeRklEvILkyw1a+1eCBaswS0b8RXVMOYrHPMr
Bf2is8a5+E6SGFNinJDbU2h0i9f+bcs/UUSC4Mn6fQs1zMmCwALlpAExDMTryH2sqACyBkAWQYXm
ADff3NHVHlrKJZfkA0mADN5HXxG3NehWeMO6zMTwXoFxEGTRYHhEg+9f+zcWIvyeeo+9Px7d7Sh5
3CD5Vn4qOK8v/XcgaRyV9CbZELPjmzaeS1FHII9BCeNV57ogI/RAg1sjt6cW9IK5UxeT+VJbzjZa
8Kzq/zxaTkuePgFNJZyCyN7Hut9xP8L+hXVDqdMEG+uEo0M4YgNS+GfwALQ+LXyOe6Dkv8OrgWsc
WknmcOxZmqZ6QahrIZ89bR2qHeGviWlc02TTDJxCz4X5tVaTbMbG5H1pybLIx0h5KJ74eXtFzvEY
tymJ+RXJKv8o6ivD8kgCvnNhmB7JvfY8K6X8YxJcwCcSvUmK9ipY30UvlD6b4yQ9W+T5KMqB3rLE
g8mWqf4YveR5klmZZBZ5z+RbVu6raJgOrD3GDhy+RlqDeWTt3Vkdkm4A4O3UN4mU8Iki4uIw9c+G
LfHL1nEsvzBRRChenJMMn1BmNoHHAUb5iIb5kWo5WLEEj2HMT7uZpbd2gl6glXGOFz62ONpfiEeO
tNowqiJakaZRqspSblQ27K1oW6n8ZsmxXef47BVFfsDgEkzl6d8yPctPHjWxoWOkxYt0ER9CoWu+
ElnCWJpZ/FTfmXhznuyjHitcEQrnjeCIsgJxOaWbS0+oA4E5+lcBuUrQ/J591Pjdw+Ziekhpz3Sz
STkuA/Xc9hWJpKqn5YiSxrnm2ciyJ66dJwP6nr/6UI7Dj5Z2am1Lt0HJIt3g5xzYNkqXSMA0G2Us
psgLXkMTRt6xxXhhNa1Gk2bv5Uy2WrZPgdj25Lt4R52YMZ2DWHJpBQbJ7YmiiMPkhWR+51+GMLq1
T8qL4ZUH7PF8xavdtYJPJUE/3Br/0bqeAySteoCGedPHEJhh19J68UgK8bn30d9WNiTFzrH1RxS/
6ZCKGqUmwFQDYwP4KA8M4WgCD/sO0vBAnNbKaZp+4AXlPYmz/yQNXYfo8bwDJmRGo6gihvbdwY0K
mJE9B++nJcL4b33tCrBdgHyABzGTXIodIKR5S5pQokQ5BXH0k3OoRYKxWmxFGju1OaWcNl6V4V2g
VCXXZHykm+9WDXpsBIz2evUK/2OKJbKGsJ0TrMIcbUrEVLnYMKm4D1gQD34j5T/YqzdnRQwREU6J
jpCFbi7hzh76GGknzMltmGFt7kxUtnOx388rMj/p2obUzBvnpiUb+O6ZzfTszQRyqn/WoMYF/hja
4WUDUVsDUxfC5biIef2lvhD2Dsqb52P++SOeQK5xXXWP/Tlz80BF4qJUXaqGjWdhHHd2EJrsV4Fk
mXYFiNarnQufVjjFmrBCeOYh3EWxDNA1Hulg4S4fB1Q0Q0WJLEZoNCuHEdY2McUI8LKjOEcnMv0Z
qBPb2Qwv0TFifPdpEk69wA6euJVR5UxW/2eijb4eUH2i4bdzSrGdhVt45s9UsHJ121to205Mt6IZ
bTnpSKERv/gasrlrij1alU8BaZgJMD58CLccAlGpXIlC3mVZl/EXIMlgdKR3qeOiTDOcEnnqubuX
ejxXubkt+G85iJpvEJ/0tWkFmEHGyIfhxW2aXj4EFtERfS2EIcLV//Lvl5S/rDAtZLmBqzn3w8Rh
KikBaM2+nmZGewJeLzLiiMfEEMUWGyqvRvYcrUZuopWeexCBSxkvDtGK3bnDCJMGzr1ZqgRU1Gix
Rk/lo9caKPkKISkBMeVdPiwBx4TDYcJWhOgXjZf4FlP/iSkqELM76twNzzwqYWkoQGtJ54mtUV3T
Z2qBouWXpVUI1vq9/0Cco/ZzAk+gGHy2Vl565l2Nqxs1VlSb2NlbkCsj8wGPqotQgVdJNBtl0pvT
/eibF/2J50R+0bkG/yh0q7PE/g0R37gPx4GXmsOe7mYa/+pwQzKst2Ymg0/RS/Kovrjl02inRMLg
jqSRCsbcCeHNojjqOK2+up4ZQ0q+TRfeOrCYjOJuHJMr87icf2RHARC/5HLITkw+8kU9KS7H32ls
cHEyxOTtxyLkIEmX31nesI/8BtZIhFOLKBqEqpcbQXJ9fAovQkv+4EolEzxglXNUxHbKnTgqXIGx
Aywa9kMQS1vyuNFkVre4jyCHt1XooEFZcJ/P+4pcBil+eWVBU4yc9/32osKo7LxD7VGlH6yslNEI
R/YKXP00TUB4c3sUiKw5Fyyj1hEDdtztLWRhIpREbFByKcmca2jkfQzDJfrdnvCWH7vKU09dTo5d
+XTVJrsVqyQZ6+7cHtUBXEtXoZB5k2PrKQZFq1vVP9xOi3Pdz3AWctIVR4TTPvy3m5aWtc/B4f51
UGry0+UEiDn5w2sDYB3kf58TChr1j3DqTebz8glCMduFzNM1nw0M8AUPh4JXPCc6+321Bu0BTWmP
hIiSRe8NiSBJrHlLNJipII+0Q9Plfs4e7wRuGmKiGkPvHBIcBxfVWnK8rK8fZTLFOfdUOHPgPHxS
Ki2fgAMPJqJo9yBgiLhzuaS7l0cl49RqseExPbANafMwXlR0n+KmqxKcNnG8uhwav6lsCvYZOlv8
mGxDvDie2r23u5JjevI7+MNzmS03hSJruHYYPdK3N/SvPB0COyX1DjHCrKYNjuiIUPywDPw9ALIz
AAlc79oNsqP/1OpGkA+Tdf7sy3T8FkPihHCBXyzy+YWuzGBYNBa7rZyIgtP028CYkDI2bhZEnELA
plibbM4oEgFJfpPdeDyRDImP4s+GqPL4tcVUWRkdhBXZ9KoWQkZjbt5C01SE4Fycey01kggrc9v+
eZPp61MHDF391jQ1kvw72HCfR7kFOTrh+WLPSjqie1WlU4SUVCg+tgFbR/5B/7HYrfi51OpeWU4e
1B7HnTwssgMVUqLveffv3FcPosiFE1Q2Sy2UfqekUMHeng37sYeSzHqOoqRZvcyxhuT7EIud1UJR
qvEqJj3kWO8o2d+19/bG4StlU26e6x2G8BIrwYu1uChzUGZ2AxKiFdhmeTOkGXuaEUdckNEyxGC0
R7/Sv5slWlqsMMX+aEGNbB2yopx23JXHdUN0sEzvyZqtlUbzP0BOZ1Bo8lNPUsdrWE87z/8yboLw
sPYly6lBrI1kwrWFZr1jCMoATVOXMwSbD3ZR6h+4yP21t1jS6QyqCyiRyW5V6CrGLflwtsAMHM2C
HYNF2lTPxtyBnYAHlO6ykWMkUPsG7E+IRo5b+HpUr9L/kq6j4ZA255f+e3ID2buS4jU4aMl8mX14
oAy/J6pkYBC/O04uGocvqwXq1r7G02C0gke2RUn4f9zxe9xxoh1Baz6jZWSSYsV4OX93wtuA3e8O
juUSubZYf7rlw0s7CQn+qI6ymnNG34xvyzMWwav9q28y9xtov0g0rWEI5iRFyWuCIRoJCEBs1XdO
g0GFRodv4R3sHVuBwWPxUTfVk8NC0uCToj6i2F2KRo231lS2Y6+9FgaC7M+SHBPmNe1H+qNmy5GL
4rJUqjJWIpuSwCQiX/lGFCN97pxLOZiJEcghm18h8OOxk6EKCtlDpPWiV5INryjEwgCJVCA3s9T1
1YtVd8Mw54GASQlswUHqohxTvFHj9zTUwtK+40WBrOUN50py6IAd5mHjg0ptqCeUx5u1cfJmi/xv
XqkQ86uHrs/nEiJE+Bk330O7ZIYPenuync/91neVOR16hWPo7dgU/eY6MTLLpqXy9zRWpZQXH9TO
WXrGmE+psmdT0tZBHNL2I6rDoYaT1dOl4NT38MoYy6aBXpWQQPZKAr9hDp8y7/D39+58m1wI3Trb
frSUF+jV/PrNB0bzC7nuCg6KgujVsAGPKT1s6J0sg7CqufsA3mgT8wdRj1g6Pfj2lvzpi0H4S8PY
vtvjxGfLhOPNBGCZXb/sumIGIpk4CEnD91Gp5goTs2hPoZ2E6ybL32X5Q1QxfMMcJhnALYC+3avF
v1a+D7YcwPHwZWL7GJyNKdITvnQZxUTPizctlN+gCnm4hoOXW/5gKr912/5w0fpRHliwM6AgWSIg
k2f+54BU89mltYegk222BmvzISl5FFHHnFDyUj52yecIw8qSObCIUvgoHB7A44vNlecBLpS9uIDu
Ajijt+qB8a+dnveb82EUUEUj8UkjwpDmHzjElJSUzjss2MY6TXICBprMhVCqqhCpL3jmgaAPDmiH
n7TtmGG7jyex90AUsHjLJtXezKl8RKF5fOPqAz5DUhxlhFj2QQpEoVWoDp/tezPCZwBMMRyDAzYk
6KgepPou1prRHHQp+agpkEWKRAswTYrjcz/hnERCDI+daj32t0oCukgxs3CEgfXfnIJtUkvcNj8T
p1pPEUyVuzdpOFMmQ/YdNkfgV++4ZAdUc+ys/Hu7Tp3z7EhQIRKB3exMWKUoNtN4wOgeN0+5SdlX
uD4sTXq9XFed6Sy1XHJ6oQD3L82es+XwzRCt3cn7/0qYw3x7+53RHhF55PsM1Q5z0NVMy9mu9j91
O3Go/AkLWoUpgUVakeDrFX1UE0uh7b3xiyTNHfoZ6slZBJyWAgZ5/8e53VUDXxhPwPHo5AYmjL4h
cbuagHT0ZQ0bNG/Sb29ADI7dg7RtruoHWFaxE7FwqcX4AL4A2ASrPSIbUq+TM12h7DxpyjfWYjJX
VaGhDyKzBr+iLmHLj/asMyl80CLDKiZWXpsD8UbMny30YfQHEzNkx4/kgnDSmM0P4uYf/pcRP+gd
mmZCeGtVokGJaK7hem2V+1XiAForNWT2k5tuGvO29RZAexEw5G2T4nsmICu+YGV6UoGZBEGYYU4Z
G8YHbUx2ZxZdUo0uWwvKFsgi8Fk4CLYJ8sZkRnsutb08+BwjRkkqaPG4jzAt52xhTZQZ6iYmHwA0
DOSxt3/uKS3smDN2jWRbSUMY2jUwdIEZzEUI0ahUFB1UeiMIYqCyVxsy9JLOXqPgamI2liADf7fl
EH+n3KkOKgNF9iMYk5abN0IYH5/BkTu+0AwQCxTJkqmqGA5GNyV0+Pa3/ajslnslwYwRNSBDBIOC
i3IQUgll/k6UCSOUd6ugxbTNUwZ7rnmzlXBvzA2913f1wSz215qn1AvTEotHdgwJgl+hTKTk8L2F
wJQGPMpzOt+8YfLrRTVPNpc6JgAO0x83d424cHWi7csamhYqeo5LvXzQavYWBEGPRjiGZUevGrp+
TCBGkzD88bpTZuSEBvN0lirfhCfIBP2iKauSJNbZ0fb1rTNru3MCCrfzflXqxkY+nGx+HtpkIkrq
MnmSPUDSgO1GCHPDomHFAkHTf7s6E35dXu4SyvjM6XQalf/gBtmNCSg9bR+0WnVYxgpeHdDkZlQF
06AaXGrVWMxxKUnY+Fk7oFnUzWjvKPaA4qWag14KGYTChaEUz3HPGsOuPXtKLBO5cXlkU3rgf+Ti
RLJR0VHsqk8ZOKrmJdUuji2Vd//wxRGBRqQsd0iIuVAJlyvNIriNeSSBOLL7FKHtxDldCzhYWy7U
OTsuRsJG6JEvnbs2VtoKkdp6vwEySyz3/p5d78gjGgROQNXoF1vZe+koXP29s9Zy0O56/BVyv427
UA6PNrmvV9GAOb2DueBg8L7DuO4wFqoGnPOarlzmpA8K5sB/KQF2D+fxrlSjt1426BQdDEZjQVe0
lVNxamWsWvGlfgHGdCDgQ/pNR0p9K9BTwhWhzZ0HbLnk4LG/i4HkIUsVUtgl3GTVE4eUM4o6WUOu
IvldzjF/IrzutBvacZe82AC0afb4/FaTYCoa9bqROOeZdETDrsS6Y+oPLZFFVOz/aCbC8vtlD2kK
Stqa/6MqTOz8Kn18iY7FPCRUaS8Sr5FMZnWr0iFGNuhVBkdurPwM5J5qOSXveeJgInn20p7py6Jp
Cfh89VMRtgu2EaZ3UlcTRBtwnmkunz2rMfHnG6WUzGbg4uyTIljKwqPzv5Xh+aHn3wpIWk3tqKIB
e+SRw61BkKWOzoVtyAchBftQ9I72i0yNzsjrf9reehjUncRqWBCJ1lKNnoB6FTm9XHzwOM8jDeT7
o+TfptQ78nFULJUlyBGf3BFK/Tn8hkOneo1vTWgbLsKP9M+u5ZXQQJAQDwBjpyHGiez1YeO7J3mw
DCl44YEqOXnUyE3sBpBfpwD6MfmyXcxeK6nVugoPYo1UuPMNhRUSNqwr8QVnNAb8q2V2msNEJu/Y
xPIMKuVYjsUvRHy+cT1W3fqo3/nQlqhSjkxGrvy9nIwdBJNWOGDxXvbkbXLmPlhyH4btFwbAil9x
ni4j3+RzT8K/F/+wrLuIRxdX4/jsOKWRqklNWFBF3H3GyyLGNavND5HlEGvpnqCidjGU0RMrNmbw
8DSzkXpRd4ng5N8Px8lZ5OcylsyHTud+xgE4JBSD3C+xJvbgJeFbq2TkWgtkQ7krBxmscTBAqlmz
NQH01DJ1B4qrPLTaWVlqU5wSHkMTz+M/jl/VJxNUHZG98l2KxzfSuOu6uGoxsX9jia/NWBjEwHK4
Ynnx7WGpVVE+y+8tAH+r/7aizzHJfm8N4pm+mybE+qgIKmVhAf84syKeW9qY1cjOpcg32DBA8oSS
jKMV6jdQA2TTNP0cqT733LW9E4uLKiMzwHqxtwDglmSzdZDHhJ6TWVA86t3IQK+sTzcu7pb5B507
siY5UPLq370l9RLYCH3QTXldDho3B7ZlAr7l4aJOYKyi3XMxRW68WGM+IonfMEybKtoctuNkCOeR
/tJdc+7Ebd3wX/EvwHgjkMAWVBiIaPYHfGvxeR0z0aPGyTGw7GmnzXIZV2Xp//1pv+kngnQy0XAn
ksPjN6NHcCyZjaIuyy6RzkVwdDYTfxAz7kEz99z85XTEb9r62rq/pimSWDurpnpB3AbNzENUV+I4
v8zF1C2FT0/PS/n3Bj1J6FWOhOfKO+PfKDgZ4iThxmNpA3yN8XZIS/eHzFwn8TvyfTvsHxlmruR9
uAKdSjuu0kRXAUKrl6JW0XTL6+qMR/bkRjzGglGkRCSPuZGaBtlyybhCBWwRlScNLFtG3m1DsbWG
4xlllhpF3tUfz8RIyQ+TQx47ou6P55s3q5gqOIbpgitbhVW1+3Rn8WHn8IJbX69bI1gwvluEDdry
UKzNA4ajnlVwNVgaKua61ZKDzjG7DF92DlSMNpQG38ReSH8zWAhBGqRDVyDyKBD6ycMJqB0Onq6h
nwFX+ZNyyghBQc3/5A461wD5HboqmnD+Iyqh/3qw0yR8vuFekHrJlvhOcNk3Y2wfNx+WlvLfW6li
k1vQECFZ+xr4/VuqnRsLBdjKvuTPyk2TJ4R2YI6E4x3xhHTS4DOWDG29FxBXRT7C7asofDW6UZSC
mpIorrH4PkyF6/KXm/kHCysfAk8kYIpHArOdFNB1mIeQsYJnlmwcfDKPrrE44e2rT78J+k5co+YR
bJRCjHxpqG+8G0qHGZgKxZNxj4aKBxBlObSnhFr1wVeam4flShA5vbaf3AbnBSdUIMS3zcQfYNB/
RfUHi3lDoIBblJKD+EzX3tD9Q0QzFhvZAcpby0sFEe0oCPoUxZfVFPWiUq/MjDNlKUTAfTLhIiJ8
5drrKHTnNR7gTp9OpJZJSqJn414ochmMNmoxFCZs8T6EOHrOjnOzkU7sJy2CTsLgqsEwgf/Dn834
Tr8EjdZ4Rzv0C7JnCadoq1oJ7nHVMQqQHwn4TKT+QlTXf8u9A3U5VD7U+vHutW0xGqvs0HKvNbOD
+gntBpkchl9UZnyuOZQC3/Y9UOvgd0Hq0KTTMqMsU2ou/XODZzu/Db8GSdsFZdQQyhjPu48q6gnR
diJP5ITOFKEW6mpzvSPvB/tESdRfYIXmSfXx530sxEBPd6L0dOWOtp43KIUyRYehrRvEh5HP0PtZ
zBZ259nIUqIE4pMhmJm4XiOZPDkB0rD4vwwZjagnaGDcbMcYaGSKNsUjnPW6IDK/q+/I7u0tRmIS
FQESz3N5oOOQW8JCkrh4R5Hpe3QfvbGNISj/FmSlBCzNVLeRof0T/HYIw65sBaLZBZSuAVdKcGXv
v3jjKVcKDOEbv3mCD4A9RNn3u8p5NSHcWGVnQ9Ebd4VA1NDF6k+SfyFDEI/FbO2aa7bSLQ3LMSr3
6XmtJscaMxRpwXNN7ZEV9sqAZtNFO0G/qFo+htLYhchnANsew1UGVPHsoYn9jcYRqN78VYnwj1RV
2snAbX6Iuwn0XMWuLCjGSF4uLS+gPj4dCqJ+1MSt2YwoIxtmPyT0StmEPzxhr/kFp5diSGxnxbyK
87S8Meq/0u1DEOp0qaK6Far5FOvuFAYWDz/mph05Irnbk5WV7NmeqqTfFWDmXw0769T0/UQz/JoM
a4WOmG1t6jUpyiXaiiwI7btCZkmyu+IDNgIW/X8ipWFc41j672tQlZ7aGpwU2iGHPhSMQTPGYkET
G0KIH3lCAbh6YkIku8nL9rLRxyFxLo4Mp0sfyiA2PjvsYFWiZGwca4QtpdOQy4jG3LmgNzOAID5S
Rt0YhiZaHSv1Mm+CIL1RjWK1Tt/0O1C+ieQauRF24o9UW0LF51t/KAmHGE7knNrehufJ1D+wpgu7
uRfpvLN20dr4CbsCMmM3R88xxfLqKdgCDvb7TBFV1J8nEq9PBxB+07UgcAmrgi9NUqsl9IvdX7Nj
MrFFAmz7op2YGvDCdv3FRyx83sj3isME7TU9wzkVih8u/GC3JYCqIk9/NFigT5ToJze8RzKLzT5K
uv0CcbQqudDdn8sSIHuYncQDSYHCKlEMeHOks00vAw5WLZReHHwOIBzwKSpOjrtxYhr4o9eLG8bk
NsQNqlZ5d3m7Ec4GEpf8GTWQsibO2JB1Q1u2Zfcv3zK9o9rwvqELDX77KeWqXxqfJ3i8knPhL7j+
r0IT5W+nFH7lrLuD6ZpkMjk6uEik0IUtOa15YXpRxY+5XYmdl3sc8sIaFG0zjmPovA0UGdo7psrA
Iu3cgumqp7eaVK+H7ZHzhK7WvXLwYYylER3a+U8s052V0YYD+ngpICxy3tAzMmhOlr+eqONFWUxQ
ltLLYWazJeWiOORB5hzbhMdiooR2NXC1/wvsquBbocrNZusscZFI+C2EMHoJuToku6AqHsiLejbg
+1JjuBGQa9T/HRLAfgcBk9eAs74ObJSNjJYhQI+7zqwZOsCzi0M+4NcZY0cCSYPzkUCT8xVWx64D
NrI3nn7OoYaPF0YTdUreeUdPImLjBiF0XzsAdE+4QAnVG7dUfYh1wOSruj5uOU3NNbtt9mBG7J4N
0iwCDwizjQRfU52P135sev2RVWutfm1yYBrVAPISqsVfMe8ZkqYsvXD+EEYK8uEQ+H+d2KrwaG6J
1wL1ANCXBnaULwDtbR3a2Fz5vV75tL8pqwwCGcn8Bif4xh3nA+DGksBBJ2IKOc2qAqKWVsn3qEwD
HBJSP96ZdcFgh6D1H2D+BON3dNCuegG3UUl5o8b9eJmkpFe/oBCt/2wcb3rduqPJ0cNiL9Q6wDrz
jnFuvrg4in4tHoKrYR30tAw1AlpfwlTvWffBcO4M7TTg0wC9Rsvf8iybtWYHktTBmVO0880Qhjt9
L2gGcfRWhfwTFGOiQ0ROtXn/hIxyJcGnzB9IIGobYLhDibW/VkIeWLyLNbMMUWuwf952wdotlij5
u0YYYFr2dFOUesFh9lyBVgCy25Lfa0afe5F/mYR/zKur54EJxzSQL7MccEDAPV2+MwvCtd5LIrik
x9a7f5uRXjo9wuoMaxH/zgFB6BIf6nImAkr6aGu7sVKLdLYACGLobLYd9KLDkLjuGpXcxCcI+Cvm
imyOn9/5w8kGGumooTQwTYDzetUP5f+MLOIt2tRaS++ZsbNCNE+kZ4Et214/XPt6tBsIy3Pi+m+j
kQZ5QFR5my8TxHZ1AtAGcmJ9+YWfAfgHIEq+S5ABm6XrHAqzkAFtw1r0ftVGy1cfnOq90BRp9SDs
bidy3yjXx9m3a7bXamgMKfhseSKdNNIU9Nu4RBKJObuS74koFcc52wKWU4zXsxoNUUavozpTsN6g
75Zt8HRLnjiGYk6oi/Nh363F+BxZIklfUol23VANfaVz/43ARqm5fvP7ggEzL5pPFfgFt4sNFLom
ZuoLXuyHVXsEqNLEgN+9XW/nMDGAQPST9KT9/DzjDpIDDfnb3/9LlrQiDsv99Xmwy2vd7E65tZnn
tVdqnNhrK02epI5nrHOTQaNsAqSEoDbzF/WBL72WfXbSQd/r9LiYSJhv3HYLVQE3P6JmB3khn3Uh
P9vKKurmfzj+xclePpgX1kRqixTnhy05yIBS6DzoXuDSewpbxl7j/imZvSGedgJr/uVpikjXU4BI
9K5RSK+xXTLc/rP1ZvruD3VjjwSXRy+rXerZhgGP+U5sJIaJf3THXkS9f3tLvHvQnUNHdbSO3crn
ZgoAfU18LYMsV40XXEMbIRzbuJpw5Gx1Rq/O+CQYb80GIt4dfNA5TuQ1ghidf5ykRPKb9HTopobk
8yzM585YTI3+CnUbqv5I1Gw5Uf8m88HbKaJynttCL4vWKxmHJo6BI/xzPWnCoXM9fTBMYykHNahA
gLTcdZh0NAcx8ngCmRLptMuSIc3O4RNubbhZEoLHe4V8nAk3Uvk6A9FJw7jE4cFL9arZtFVgU7+S
AOazYsyEFo/eldb6DRwvzgI2FRvcXuGnY6gpykTbKK+WuaF7sVALBL9mpwfyaEFk7umrCKev/pxB
z2ShCZepsThc3OEAVaaN9rlxPz4hpQpzuXeeoyHVb1FXaBSfHP1hiEz7vTeUx5O0UrrdPWvBJ7a9
dW5VmeKUtendokcrJ0cp4rsYieq10PSnYJNi83zTDY8SssxQgTA/pCECbrhXhV3n9kg/uWxkWrUB
+3AWXtemc2bablS0QbxUUbKTfrZbiKrGdRnQQHouuu51VNmhr3SDHCfj3lKx+HIbaHWVtv0cnsYs
r9ReWCMUOkesRcFvfjA3Ak3WtBhFq0vjDqKgH+gMfGM7NDZHeEPPSQ6f/Tgh9l0rZfCrwA4nEfOG
UAZ1H6zhI+nGywyeg3+NPmE9ZZLej5Co70L46kk/u/MbpMs016yIMdlqKbkHG41AeJNX1w6owQd6
s+1Ty9IQ6Ler3ITqBiYwIbZJntffUpVe/8LYcC0sIr6HMEtaejMBaXE2UisPLCXv/0G5vjt+s/tT
wrPQoEfd36NPNMTOnJlwntQbAfeeYgtqKdLuM8fHdTpQ3HlHKnxSBRMM0Iz1CL/I/Z0J+VL3l6MZ
1M+GsOdupw7tRjmC0pcIdgh0UkQrXyQwC2N3OFFMCgrRrdsuoz5oG8p1kruGvxr6Qpbg8VfUTAVR
gy45E5GH0qEBVmlw4PosSZr3lzzpbWGJxDYT38lLeqllhkcW+3b5WVfnroPegg0d8Fs0n4bLkHgi
PAJSagFo3+I9C0pzgQD6R0xTGltt2BCsah0hjRzwgH/Aa2mtDapmb0xGqYoqRMMq1IwZyU/52KBX
1PSJlNkeFZgQ0/Ssb7nNr7KYXgW7BXm3FPaNkDcCICi4eI1pkKZ3sj7r1w5xymzjAl3PkC7m8Y6x
lN2QIpCDlygkfDfR0LWgeJgkw6VyQml8w6K9t1uDb3Zu1pxF+n6dKSUO7MQiLxwZK273ZPicN6Xc
m4nvL5K7o6bui7qaP8G6T3tubJiuHdN3yJGBmBFyMTvNDPrRHXRjiUVa3FwuwpENDduIMrrfdQrV
vj3kfL7grSZ28fXoSXPJp/thHOinPh1xvtf4Dy7KcYJWrvG94qxd+Z0VyAIDMhS6ZjVFGOUzrkXy
ZquZCFyVjyMmdw/miJbhBLN2L/x+SRnQaJVLM6ntW3P6gm+bY5HQGc89+DS41cNkWARsMwzS/Pe8
PLRpg0W9K87Wi66dS0q6wWeWmDBOhguf/NXeX2kW/RnfbSKa1SKuytlEQbMM6fY5+ukAD0/5LPNi
YuC6v0TgHXXAUYABs3t4DaObniv0xNJrrgEjKaMCjNd3PmthAjxUs5GKuCkWLHhYx4UnxF0+nI7l
XGg6iF/6w+GPTiQ6hBwws/NGBCBMhYePL08+RSNUNWxqVQsfKEdDfuQLR9UzsG75Nhe0q0taV8s4
5IXeVgdQT9JDQRjtNdlx94DHH9LcDejqrg2Mg7xzp2h22eBczl1ojoDYSQ/bIXBovspDnbSkyVeQ
zaVNE79QEPBaf9t+PE13Z5NYVQCwrplrWIjENNx+k4ZDPs4GS6xyDGxqeJNXgtPHJwFHR2+LavgI
U3xPPqXkky1F+Qn+HW67Cc24LuD9oxgFJjQp+Nta6j/wPM4UFY9YcyeNW0HwnFOLjFQr6ykgwf2A
pC1mR1Vfki6UvsotY0zvrAK0akhO9LZiNwZw3psE4offT7H4BAPVTIhgmEDfFTksdXHA6fE6K2/h
brp82nsDk1xZGeaChLuPU7i7WBuNRGGC27ngN+UvNc58IqOli8ciwH2M4VjyWjlUt0TvtgLwo6dy
QDb+mF5yCJ+8bl3DgYNBFKOmJ3q1vJ2+NSOm+SAmb7Lhc3WiRDhlkHrPnJYc/nA4XUIazZox4hFy
Q3ItRhOAM+h9kt1gyeEIZlST7FwBdl6zWmRMzHTbcivz0lllmX335riUUdiu9DQdOTdOzsow3Fec
AZ/LvuH8qr7p3iSFEgLNzX7bLAbbf8KmjP4Iu2CIfjcNwgYzNNYQ1l5/kkF+vtl8VFeriTkrQiLJ
tPlRoAZBO65c8bWP0l3W7ovfxwv6QI2JAhHpvIw2ssRzvqCeRcJz6YOqGIWXBMgu1yVZEkvSXAJe
cxryHA9Lu46eiiX5wyE4c5Cci40MV162jCJKXL8MCIalqMGN7Egd4r+HKLlc5VgWvSZjkid7Y/kx
4TRzYUk7asASFpggjaZme3QlbA1jmIPzT1wSl/UwT+vdnNsqlIl97Ki0AWrYVdXNoo2Pa8Cqii46
RrpM9HreFX87Bz7MUvX9oLeLaYTScEBu/nCNfySkRaQPttHOAlsX8uCcl3tVHaPS8G+8QACZ5GYp
9ya336FCBPUWdR9gtVG5i/GQj6NeiYo/DyX1UwQBbpWwmZPiaYxbtDg1Pr97mD36IofqFD073fcq
RcC9GMD9KtZzI1Q+3j+qDA/gTvIRgS/yWuW9PQH5d4Lp8xhie4gMbUHbGpbz+1y7AUa+zvqznocS
G/k0YH7F4vGNrAEC4JZZDFubhTxSaBfUu5JxfBOLGGFldzrI7WL2w3Kj2CEXW+nw4rPL+kZB7Ylo
Cag1gjn3mfkkO/kv+X6umQl+O021F9nAAKb/xuxNfWIoMQGhd7J07WMsnkvSRS4XzazSHbFKrtm4
twQhadd/vh5+6U6J5CMKHZ9mpqw6fkbfhdjXFgJVLeaLaRiw7oT47mZyYQKHTfExgRtnoSnH0sAP
+1X/03e1HrtdkKIZaX/7BS61rztiKWl2vMefmJeI/uEGD6kjmG0DwVG5P/5ya5mBulDuNlHkpGxa
9OjoI3s/oawSh+oWKwGB+irARn3qnnxcyjfP+zx4iwMxAne4T/AxlrBOUqDieguPSvbWqvI7zcA+
BjFdrZqNK83OsR4UMwiYIyeUOBSI8bNQrdh/gKjWCmKPmZjKzyw8y3Nn2rWVFsplZCilyLt79CXI
inJp8yiIV+yjilcMhX+rgi7pCnggKNBFy0J9FeRUtFfch7g71h7s6T5SHiDTi1kF91oKHYoRgb3j
uQoogm+wZV/CmwAQOfdJeLqQ8YsM3k6HoInPm9dCJw+ktZHH4O698brBMfojVTk0K1cLnMY7a51A
saMF/SmtYkOWlYCpVfS/z3tlfF4koU+rLeX5k79L/ZLXhN+Z0QYqPxQVvIq4v8kX6K0vJxizLJEm
Ea1+Ga6OaHoZDyJ9Qd5Ac1MfpoJwK7g1rZds9lQRx9NdsiEN6nln0ihggJOvxt/oV4B2ZViWSHRG
Z0KKbo7hMx1n2znhV6gJQeiQTeoTja66ogwikZ9NVCxyLRmp6DnWHbBwwqBRoZL6cbxd3PoVOYyL
HnutpASA2NsKoTW2fm4WhPcTyaj6u5N/nHNlFz0eQHcbcGY8qrr48EB9kSA0XAOX+ZPdYEmHe4Oo
uesT9anvfrRP7uZ9a0sc6qp6iALaD9+E4jhi0hF+Ego2e+aTvbTYI23zkOGuJWblQkoDTkr134HZ
4N+BeZNdakO/ZB8InlU2N39ne/wvOEszDaNSvyLtTd5SJKtHPzT6Rt+k49wvb/z+J/DG49AWCEsn
FI9aCOkc2hNV+qupbGhQ3UFRh5HMmPLdmdK1TChgm7XYDqUJKpPhBnEvsNkoWq64+G2Ds+xmBEpN
9ZlqqZe9pOy1PyQGnBDlK3FR50qnwWKJcHH0hi17jPHsHQlzHuouMxvfC2Q2tqeXVnVjDbf4k1XM
fkhVWTiDoIRakprgIhz1vNyjtzywrw7Mg0QeA3x/qeraN8vMvgrOfWGY3mgQ45b0nnUDH+ny57Ux
sBc98XluMMaYN6ljtNjjHS2aWUab9KDyf2wnWVCG+/M1eFrHYd98Alg1RLcWtabVGH2Xqbc9WVNm
r/znwJbqvqpVzn5PVVSRC67aBFIvYuZktZv+E4BaWIrmQjxsf7pEIna7WhQQvc37fRVehpJPuZUF
f2utAfoxpj2W/1vYkqHZdYChjQk2rBmKP98xyf3n/eXWt7Vhp74OaIbo7kja64ZKt4jXxL/PNsYM
q/zKD5xD5dFi/XUp/vuINvkl70fM1taRUUEWMxlLPZK9YXqDd6jKdDfUcCYnFaWQswbVfJIRNWJ3
i5Q3JU5p+Gmwk3LcR9M0wnG/hfCzTvoeOllgznizj3Wy2KZ4I/oft/XbbwFgwTmgX4n+fNUvSGRv
mkpfkyXyst4Fu5ZTXABT269tKafx06YmmOIpN4Ty/b9GayNqv8xj03RaCWYkrdqoYrZGExj8U6mm
L8KB5STM9kAlonNCfitk7JxGrBw3l7wasq8uebJ9Q23Gtiz4xEITgJTMwdUyNy0x+QkBuBuGcZuC
EcCcPnqwdof8XWKD2SXt3B1cMnJw5jg7o/jutZGg03z3Zh+6TdeHL8z6UW2928MyW+EugBbA1iaS
v6TRBRruTytYxWmJAGvo5exKsYSHzS2L676r3Zxewke4x11N7Px5naW4vm/ruQTqE9VUX0CHQECh
QxAv4hBIQq4Gd3osuTwWRoPFWDogPw4oWgkcfW/gNy/7BIwyc2lS7zcTWut5jLM1UsSAg0XWHxEH
MHj8VEKqrYgxVU4dFciqLbTVfxRhguLOyArbGC9yJJt1DjR0+QmLrNdeEP6rCvq3f8K0xzXWLL/b
mhH0vqGNCgqQ7V61kDEt8AVgm5BkzSPGIKqzH7eoWW930sEiM5zddhqW2xOHRNRroP3Jmc3qG7ws
h6m9Xfv47WI+P8ryi1kfBgdjZapNtRvCc/gFG7g2sfP7Z6EfgrobO6CrpcR05PWbGlCmC/1RpcFJ
lzLureN/goRJogIKxwCR8/1PQGPm4VnV0AI4mgCFYsO+AFjcRHTgrcFnMJF5ll62KrIAnKbekmxU
vdNV9Ne1De6L0X9tpz8R8Y/0vAzdbYWmtN8D/yoRvKBnbfj/DzhB2LIIaMF+YEEFeJS5+ixtoWWk
LAmflkIwimbnuB/tkdmBUVCHnZ2xJJRn6jynnNUL3dGGF8CXhqTCEWvRCatZLGGCZEackjnk/22r
15d7LuUtp0+Fz1jNeyv7FCXynYeujE2dqmQEzS3YEGtKd8bMo5Z3Co0GkCIylXxs5nFPoN2D6bsE
ias5QGkVDSlT9RwGu/6ULwzF8fWtYTBanXHKb9mGoq7EWKphLcUK2s55OZTLnTnFhp4jqPlZmYgd
dIOKDh4OZDye00es8sb6ucQNAGIkVIjy/rbAvSpHfW4UQE1/2tRbaz5p4X5IOhNxJky8iBkRCPe8
or1Ydes7BXBQrc4eCT9abYaQs5cQOBKihglX5ZY5xjn0JfJBWsOcaiYWaQraYHUpPdoC8VB0mT2e
QhIwGsu/UksFK6ZmhSwt/+u8sv9f4H5PETg5/57HtM25cEgDnjWR8t5VKbaYvwBp2M3ojRig2+rc
WGD3XHbrDn0uJHAU02b3+5Qp7Al/mLX6knSnB6vp4YvWKZXMlUkmsxVHmOdw1iEODscv8zBcCyNZ
b4xtRfoAEYh148eLSG6f2FdaQIVEWqkOXhV1b3trR4z8mFGYBuHKmnbDV0ISro82m7CbPf/T4/Sq
fzYeO0869c9JJWbXfGLoIO5e6WZOJN6CupOyc3fQlbaxcm4tC/MY1DKn4cttzb1cm9H2lhBt+SKE
TFVVNJe6mKt1cYaZFNZWJE6FZ5eEG/SMGkqNpZ5oZsSHLdG1sjnFt/uX6/PGu3A9kXZyLYjqP7gn
z/zSKb1UIttkt8MQiWNoZT6+SuBGai4d5vp3oHBxywluLHuD9vf77LPABq+Sohi50mSyIddXKH5c
ICSeWRfU1o54131Ou0M96Db19BCthB35LAd7o5Wi2t2fyE+ev+t4tIwnjWu0vv6YehlwRLV7816i
FvXCSQOG0EU4XOIJ5VIkrdRxyPYHPpS566iyo5eChyZhmX0dRLLdX+hKr3CgUj16QXMV2pFTjAWC
e6lNTM+RMvdpuZCaqmrqmINgkH1TVoW7I8VmO3o+bGhLnPWgA68oG1GTUxkEhd/y/XaJczIalf7B
BQ4KFD71QVk43i6HHYwjKxgN4twFQg9Mrv8OK91FjvpjOeDeYBGlQtNFL4EBB9uTorLSSVNEP+Pz
2/X4kENEAI3m1nPUqQmiUkmvI3yrUuC63zi8Rh/eqOIwpPIEztmICF1JtVf8DvL58/qqFe4cNAgl
WuCMhw3BA/E1u18SXyr8k7n9fp27iMC5eLYWfBwX/C1jqmTc9D3wX5juAxLek997Tofy1TQm3N/r
fPiVM05BlTtdG1i1S9CA7vZB7JC5M6DD/ZRkpQNrN7FO2Ct5/jFX9eremDfhi8mCez9Je+G5tnd5
iI0HR7LCndBD8XEvkR+k/1JOx4I7jsaPBJvc+aouLTmBkomRm9miTKsjj9SpTkBAIdYHhYTg7rRJ
fk/b3bDTAunYtGslPqEu+e5pIxHuvHjMeuIbGozS5SdYgcS8KhnQbjemairXfpnwmpRMiVrNKDJe
vvhsLA+fzlUI2dD9GrzLQBWy06tG1A1fWik4iLOL21YHJNaYvvheSEAGrc50ipE77JXBWmRmd8IM
eJCrRVC0tcjixHi944CojYbsmbvMM/eoQ9C0DfRjnJCNhxSVpjNXP0OPyn6VQqgt22yvARObvL35
sDusTRMfPP/oilqjXX5aQ1jGfpy43AkooHitZjXTZ/RE1ABotoRN8NRIVAEyywnTsHIuGH0p7c+f
hY/GngsgDt3EyMEIAQ925EGpAeulaJd/8Iqh5u5W3noJxo7AuMzhRMYpYXstQ4++8x5jNF55IRKe
ifl15pHX9kS/kt0KyArQfDj11tqJmbqu6Ze3fjCCnjwXML2c/Io2SsdD5I1yvNdKQIFuLkGR+MfN
jVC4MggwlBwNZf8nV2RLSGYe+cc7ihDJh/5Gf89+WZZXBnWwW1v1aR/uO1urhfWuaZ45qZ2ew+hU
Kus0C8yqgVSyKgY3WZCer3b0D6bdgrIyFe89LqQkdw5ItegWWJuYzsEFRN/F2FjJ4ywoGaubG6Ax
XqfZou/cNZ6Gp1f5WZ1O/whrQnBADxSn+8Bdi5tp7IDLxNEWQeUkWUkW57axVtmukJ8Cf/h/hc1n
jwN1WAnnB4Ud4xjr2EdZrPRWp2sbPAsFHlm9yxDo5iPGFm2B4z6A+zOB/Gi7oyOzQ1zAvZ2skSRE
zL5ZFbJrNaTlt/9tzofTY85Zv1r20kR+38unYJZEsuYn/FHfNoNSWlxNtyLRxI8NVYNjyLKrDwJZ
yqrQRVHY6KLNaSMpTSvvidKg2YplXynRK7IBw62kUHkczXG3Wh0/4QKqlHisahxRrdmGmu96xBs1
dntICziTRG4FkwmVHWW4yZRqaQaYR+vszKz+K/PnMwhJHyd6sx6DX04TkLnOa8pOevCJQdlKguNn
SwOIB3hVtbe0PT7I9Kt9yUz53BEMzrPrhBurMA6RQ5/UA6KvOrqzo+C2AyUW/6QgfbKlgGGPP429
0m+mHQoDXRkbB2Jdt4yif/CGYBeNR5GWGTgmhh9b8R4Ftm/GaL9cZvgihZ3JnawVt/iGY9U2+LtU
6cwG3EtxsEtVupFBEIcszgRg/LkFvx535plua4MbmvgfuhWbdmkABL7V5x88kj5DLtU0SBF52nj/
x7J49Zm1r4Advomqe1nQsIT7lBIszlvIUu1Yth5kk9hcGAr1JTJbM1Na5sGwtiKy0N7fgLigy8vg
wTwAsvaik2NzsZkSLGbfApXEXpEh3cjv2Uw8T1+Dz2afzjcfHnr7bkfBjtbSH3RcOvnThcdDF2Yn
pXrJ4gcxozUygSnwEJ8QhPBzcjG2AxfhwQDpPeYOgwJw30Xb5TgHULP3vH9Wriq30ovE2c+cFpqT
V45ZUhky7VhNdFBdaaW4MSSw9Y9RjxA+djiBek4x9pbVlmY3uPDaBKbS0WqFGX51eGUGNFZFRkrR
Lm5TxR0PAdWDn6NE8f761anWN0oy0ZAjMj8txoN3nuDnmOiAVk/5a9izFPcEFl7LlZY45C7xF58f
Ovp274tky116vmtaMV86Pm0FeGf+Qs0t4UMvHKEReuwwjvo1ZR5pL2aYgAC1unX/os6rj+3Vcsta
1XnBgdPlFFlhzQU0nscIbkqjRe6M7FXLDSis1he6kE/SqXhwaLm0uOAtSphtE/uMmLqJROknunmf
QDI9jXoe78/GM6uZ2OLeyxUOVPWuxjxZ5TKKr+VAEc3Pct7CIbL90W8jpb2e3Q6f5ELaMWhvI9Y5
AlIsuh5XNRLF/esEGf3B6SCQJQmjKFgUr2BhbPos4wNhSuFgWq5kN13rcM7cw42rTBQ08X10ODLR
eP7Vxa6FKI+0W7TDHaldb6MiotLfc1toaxIobYDA6x43A2p0gXyRuu0CYcB8rgsIOI+VnbP5JgKl
W9sWpIqbVdOr9lGtbXkt8aSW32bbLawCwSEVvrE4DProuD+LxGhbd1lVkEtbxIS/TySIXj6az90v
p8NiVJp3Vt0GqvQrncXGede47J7wrkc7xcw7Z/cHKVTxAcuqGZd2DnX/y31dPIL1xdLIkCt+hPgs
yyAPc+m8oZcwS5T+JY4MIR8xd0gFyIi5po90GcmWqi4Z774jCxjJiJoqO6szZfCa63s3Td2yjqZ+
pZz/ZB9LMdJV/3ZNq/87mxPyvYb/k+tWWK4JY+OOjCtISQEN7rZCRZTUFqW1ks2FlcruCLEBV9P0
VQdYXfhKCI0Ngo1H2AWsnBnMiwjwsKCqJqv+Wy2kEwIJRtfiJcjH0baiN4I+GZF6Wc6CuC8Ulw1p
j7vnguALu9emL+IP2csb2b2dsrSUJfQqS/2kkYoy8Vjkk1/mijh3+b4007BqFsw3iFsTZvXoO2Mc
JqazMym5LrsmY6VR2X+p15nsqTf+de6++U1irVoQZ0gMZgCaEfrSaxoGbIiOsktm68qsGL1Jlhbr
zn2gxJHUbwY4Xk20ChUkV2bnlLT5JJ2kwg0roRMtcX8KnDHjqQTgU7r6WOG9Db8DOkjXv2KQkl9S
olT8XXDrwBDalYfJDaaMAfPj8tVlbLGvo1QN4oSCqdHcjjHmWwoUqdi1j82dbPcL3pJds+xD2FBF
er5nJUfVNKk/K9ZvqetX++DuH26oRS+aGIsA1AFeBZlU8x3MbiLOOh1Oc75N9+JFYaLLNa4sOold
0Jhe2/tUt7uQC3hKNmWCcTVXrWVzg6Vavrcku4arp4BIhE4u7sGrqr8jiPe/g8Ssm0NUiZg0+EHe
5jlVHoSVwHWwEHu3bkfdWszJUUm5QhQpnC7mEBqM74CLB8F1arL12/mny2PnTfkYYTInN9nkdpGp
7TzTSJR33kBWt/9QuXu5g8Mj9ecNMCnOjo9XB9m0jsfQsVY9rvgyb2/dF+eMSEE1qe5mQ+HatZ5y
nSR6DJyNtHxpuz62mNJaNBIBZOw5DAnT+7DnDxC+GTuzCarSIEtCR7JTIpiqfFLOLrYf+AbRnl0k
ZIBV1KWaxTfVRjd9z5eI33XmnpKJk8rUM4ovqtXwtxENKeu5XPYYi9/n/JEzMbaRemopjMde0R+T
tJ9ucCfEzMB6yUiqentThoTD0HiE/bWLHsMSEx2FAdwhBRE5QLNtGL/E3sWNaifEdC584daCHZ6E
pmkm7fZMQyDaVBSRtxbcwKBziOu40Ed8mXVQ5WHrxAS8ysqbcQKtr4d4GgmG4AmijG4eQlvjGwpN
sEFMfq9TIIc9iFiJWx19Vb83hM/E3vgQijpSOrDtHLIpuu21zqKlQT5Dqpp3PCnxPiIVmIEvKYqn
NwrRPOG8dUkNNOwOr8THXgvx21wD7OaWT6O+gbNRkLgo7FCcn/zwV0Ua5pcj7ynLfEpDyPet6/SL
H3tYHvje3+4yYoaBWR7O418LWSfKNLDMcBaQQkAOxrfm9jMx0u89ReDW5sL4qVEtOGwrTufbUJiq
beNkjsrzI/LJiur/gdL7ZcNGRXPFSVP8RMcguJSCDkfSHNgRpVzYcEZTqCFQCLO7smgF6v6Mrtp1
VnboW2Mfx5uwpi1iId8V1wTvfQrDADDkiOT+XS7ooLuPuSLhU20OXnJM6UvqsV5F9/8jz/ZiNe0L
yri4K/RAMiEVnqZ+fgJAEbKQyHr8f2UMaxYdLkPwsXRedsg1Qyub1153lPhUzUPVyQNNwbbHtEzp
NKK4Q6JS7RxN+Zx6ng4J3GEIfmHmOPBzMROxnu15L4kQYV9wU4Nojz5W6hU8mgrq0noEl0Gpb65N
VUxOSEMq1w9iNyylpt2SQM5BwmZlm28ArXtlpPcma1oued9UfDlA+BF2zmEaKYTj1L6pDNK7wSw8
qn/HLv0AFamYzkWVNiKsMek/dQsiHZ8mHLhyZ/ZeSBu+DvB+Yb35BMs4G+QX8fqiuV5fOxe1gS9x
6yJFjiPzImnTphhJHZyRVxwEX4vkYqfiHzRHUztg5bdKQ38XoMC5qIl8HUAWajPB7jYXSUYnxvSV
J2hjoCaqhmf/XabnWFDkynrQFIx/dMJvoBO/zagFbzS24ORNvFviljEJCfR1jFwCB64xBP/GdPNZ
C34h1uVzM6wXdCq5rfqgsQGir3SnHiL2P96duYyMYYmEYVMwiPJYfA+yP3xDAkB8KByjJCC4234o
G1GJYTXrrj7zvoP2Fg9jZq7WL2X4YrXPZT8YfnBrZaboMX3zZVtcMJVp7ZVUauwvt1CAWn5jpEbM
MebQgahoqV2V5ffNazM1NxLg4/JEAIW/eHkkoFqEoFqMjE4g+iDGMra6Z9CwqW2FRBIl8Yh8dfTL
zgSDO5XfM3JTK6lfGV34hW7u9Wufw/Wp/hnMK57NrKTeL1vgdUUSwN2IBxjjyupiM+L29aVnKLSJ
PExFCwG47Z46lgvu0lDXEAwJEU/6W9f9mFa3ncaZtcYKZ3SW96pB6JeHxvnNNlC9XMOD90P8EyYE
IeV80RRBvSk5kFuWoUhxmHUuWazkyPldPWmBESadZZvdRlWT2b+qWBPlqMjvYY7q5BJOghC8j7Pn
68SOaOVIJiZxT2m3YJFoSgR15UqVOZ1EY5SENI21xEsrke5uJJSvuPz72oPbiq/lBz7sUbErbRo9
ofz66I/k24SYzUpG4THCXMo3ulrCu5Q/6ScF9H57X5MxxDDSjPAB74tuiVx65bpQXjrDGOp/wTix
2fDJxn7DX0FuBa7Pp8Gxc+5L/nKSJ8GVPzlEzkme8X4DAZR4bNbo7/SoYwsVSPqyGVqNUznNF8S8
h/S95zHAES5y7W3MUdGUqzzNmlc3s2B26LeTRAuOD0Ns/+1CO6xvpE2L6vX2oldyM/VBErtkm0gd
d5c8dVfvxE2tBkYPtBkYQh5MQzg3XZwWg7Nh0umYdP5mw2zXQMSKwyEv6IVcH+gxFr4uSVVuFM9S
UTul9BrrYebDxFQ7452Ra6AQaTrtipE+DeSFSsdRZg4rImXWoDaj/9DU8ZyMJOwSOnMW434kzcPk
G38FRy+O+0Cp/a0MO/EMyCXyIsenoqwZsrrE2utAfu0MQDwDFasE0jFQ0CY5Jor52rIJEKtopIpD
j+o30RfTcdoMdl1y9G/M4kojroVE+/IuwHhaiWT59K5rn1haxAsHq9yle82ZxPk7QeGQkf2QKXzN
HSrrXLyqbyOSDEVsnGbBJlUA2vs+9vy30kaYdyy7EMrF+1K3a+1PGgrY/G89vHeT3v1EAA/I/atm
W0S+UzQ7A5CUXyXG1z6GCXUlfInUiDd4sWl7besbKnvIAG4YEkmH2eOpiniC3A5srMyf87TnBPye
5wlqiL9YuYK+rk5fILm/2DkxDOxqMOW8ceHTYWupyMNSPyr39z+UmD/SzY5315iFHLtDVq1iltZy
GdvrnTDyil8+aBTMQK3y1CE2hb6daCRI8grl8/kb4bqRBi7nPOMxm0jMz6MT66DyjMVabZRhb2M5
X+LYCdOaOE7x2KV3LFBky5ZdvJicI9rIrkttu0UYg4IrlCUzbdfQxqVl28r959tCs/uQC6rWdmcv
ME+pQGsH6gUM7nBdcTJfHx8qwY0aaohyaTeyVe2mzHqUqPKlx20H8DjF+mIfM/SSqeigPoTxQPwS
LwS1CHdrI/yE9nF5BUfcrHso0Tm4yM4KuPSqv2pJ3XyaKtqk7jsVg7QHjxmyrmodR5Z/g7i3Gdpq
7CEe/shA9QuHiTQixZmltilLNacONTlmljkvpYlZQbZIhzYBFDZUVnG1zZB4SgHHl1LuSGt/dbHK
hF12Xfi/SkuAwl6XLz4fYmIHQaV/CId+PPbPT15d6gn4IKNWtL0QttUd41UUbyknT1rzKMdx0nRN
bl5zjY6m+g/Zi+xFOI5ClM2mFdnbgFxsu0/DjKr+ZP78iM3H2K8KKcMNmjKkT7ARogFhCWgKfaDp
cBKCX7z1MoWwV/2ZZG5jgji09AMT0KANLRIhwEw/SuanaTwvvsZ6CIJDhmsgtuWqYirFr21cTWD9
A+YJmuLgXx2pmgNMnTITspToIZ/o2ED/G29bnwVSnobdaorJPYMaEci4K/Z3nxG3alKa2ZDp9Xuf
N+vcTLPUElUWh3/wqHy2ZJXrslP5HR3Cl2qF4X+F74tUtEZtqbc8Fm4SdYZg4fEA0aOzlPQNWWkv
RUkrcr/2m2QATidQ9Q0J8Pb+J9OBDW3F1BgQsFaMxABhqGQh8WnaYSTS02e1yudgeQyx2jQH2ozV
zxkcAgUfECR4R4QosjOuywJyZhFW9h6O5nK6lO4LvM8lHY1YVquG8NK1clxE7mQo/6SBrsTHXouh
LgxgpInhiyXCQiQGDIQhwM1EFroAU99+Ev6GPuQo3KR+gdr3Dr/cegXNnEElt6iQQy2fqSWpRx3g
LsXDOrQ1KRBvWYhr9KW7j8ehB/WvmRyN/Bv6Uy82QTF5i+XGhtqrOzxGSReigph9Jfh90VbRlbWx
+RHbdCrcjUVlqIY01G0z3xPuf3vEsVNZAdQtZah23F5pa4YFm842q6J6bzxcKAr2gXWnNWcK2Kf+
hNp6yxmoNm6jbK4CIjNBTw0zIgC6/mFOwbabh+rloQhQvrYVVGKlusSasxskccBNUeW64D+ZtBB0
nvcJXrUjAvqBwRG8EgPqtYYZ0d2MpEdAGPnGbUGUTj0nYFIkRu5Y076B06hAmlkgbK/OczCCQWYd
h30Ecwc2Ca01Xizx66qU5+qzc9sMxqtlYFnimo/orgXE0J3l20Dq+yKu2idwjn3wqxLLBdq/kQfU
O6KDfa1UVyoxzot7/wN4b/MuXwj2KtrD7S5HoctXIMGlX3mpq075akcZReoYdvcMLzZreipIwbKV
VT16XvwuSJ4da1opxYfLlGkdq4Saa9LmaAsr6JZXv9/GHo0nsTrhrWnsLTxaGrtAMOtyrpZl8zOX
GYFpZYNvCtidGriGDVJQ10Qt7CUaMIR0RNh1YTj1lv1X/szOlxfWu+WK9SedT2HV9QQQRyCD57lj
4RjWPTNJvZcPIftl7s9Q+D4jJZ0IfDeZ3ugOofyJmkCYV/yWTI9oqGeReaPXPzlbHxLLZlDfcxPm
kX2mvRJou7oah+V8QoxkfwFWUbsi/xkiTSFPhVENqbYOIZY09rdZfyVgQ4CoBfXAXmYi1iepphUM
u9jzoGyYxLAIqmYzOnu2kRQOXOLufMZWLFs7h4ek0guMSvQ5nj5N9lL+KMsHQE+WC6meo3+ZiQIg
GBfP9kClX/zFR9tEna7+FHUH1iOrRT9cjqka9jPauDwR2e2+M5ziYEA0YOeJEfXODsqOfhOKOwnV
VtTLccAuDCMIaiUthu3ftjEDTey90MvIWivwEGcRFaTF4ncXPxz5cnwKrYBVK9w6XELqxk/2uhMw
ntvYVFgarqYI8vfhIuxpth/yVX21+D5jV1RQh9SBs+kFWXj43wgyzGWj6WFiJClyDcWHtpIfua9h
Ipgzv4AjcekCC5afd27INlUvgMALexP+S6Hc6d56zUlFnY+MiHMV2qU5L0yaa1KhISEWQSe1M9EP
WfMa4+7n9iPTAxvXXI1+v+gGo7m6Sf6qYDe8lswAHyfUFtIR5DbrGWk1tVxqKo/AHj5mSKKE6Dmu
pgcL3+s4z1LnnPly0qrH14EwTTJl6tzUDyEORBaEaoEcJHRE6s7qDufLfrH163jTWQ3RC/S/VXTH
gv+P3SbsC4rAF9Ub0tkizwnbniZODJL9ioA4ng8WEykh2GplEtid5ENzOo4iQe8xRfFh4H90sfmp
ehdw+S8bhNEIOpF3Vu3BGo1uRxPMnmLr2nyF8BN3Qv8ODfOrYACtCLNAMyesSi90NgeB1yqsXzK2
G0x5vHHJxpRWhfIpvWQxaHxE+8PS1IHADgKHucFtHm2Ktn8J7YrYQ7wyBlztHGzPaGFMfT+wgTkD
sBvSCjHSekXitquzC2ucqesV/zW35228f9hzWfe2pLnK6gArHTFsA50d5ev7vcvEqWNFTMFK3kH9
Zbp0jszLRbOJ693kIljGTEGsZLS/61H9yRxszIh2LKT96MCPzZ4zVCibXTsV1GYlvkvJ4cJhKStp
41gTlmBD4KLjOcO4PTH+eINEP7uqZzUW5DdSvc7WqrMPPH+RUWieUDu7vgjK0k05xiIZJINl4pCQ
07Ars6Y3mtqs7NaiSbUMXunS4drBCakhveKoGrW2mEs//gxNokM14YOnVWx/Qsx52gyi1f5fTpjh
+kGaLB4b/IQ+aa9M2vELJvYj4QXfhR+E504DUVeBpF1GDA0pGwo57lgWp3tOHzchgISXEzAQXIwP
TrXZQrHO5PlLOTqYWeRq1668xN+DaLXmVqO1DmUxYLelGTDonvrg6hmjxHNMA7Fym7kX0AlXmwCu
Zt76ddY2l+ei4WjO4lB6DZCL6PA2xlyXe7KIBVReEmygsM8phlSpZjTV54HVLrsyTYnYphMxrPvk
uxPbjaH3VTeMkID0/3Z+esNsW/+QzlAV8CFdhPKJsbkC5NeTF0ZVBjJDdA/8C/iZkr3YDyhP32vy
agyVP7dtqRByUW3tLL7dfdX1bXtvRNxuHHotweQMfChJJ6IU4bH1hyctphBNZ9g7mR5A5qnz9Y2i
cs/5iH5e5sO3ST6CKoOKT/G3Zqv2njr50Q5Ua2fpos29u2+y+EMJ6TrRjE5IZoaQGRPwxyZNTdvS
dA7iSiMGuVXKk9/UGrIKWTtB4gd7P/WC9do5OP2RizrBunGGhuj0m73lvxktnZF6MlfP5OHsX8G7
fd1hPexxPBBikhU0UDfRGYz+WD5zcLwtewRcIBmrd9NvdhnDGXJVeHp+gEYRIM6NN0+g8lTZGNl9
9S1QHXJMgt1h0Utcbk37unmfAe0jz3/DHr/IY6L6w3As+i9sFMzC1Ah5+k+QW/FllhADhVAZLOgd
MfPk9KvB7qlroMDytpvjay3XdahK2tuGOmoRDYo1aCpvGtcxFpOU6swaV4qT30sjBn8WseUakgKl
xmApYijJQhkwF17toLWAklN4D9bBDTdvbfrbqwmNZZkcgAc46TgjkHjFevedL99U0rLi7GWvXcXn
kCvAWJvGr34TZtqL5fpHhKxdFh92Rtrq21xgLnY6Va/ZOhub/+Tbakk567qWS5c/+KdAR7VkZg+s
ul5JzKekuCDC6ZrKpdKSKWocmmHhuHvx3ogQs7ErqBEgfxXO57+KOZxtwhEHJyOlI3kS3ZrdauHo
kLCen0pGQW/KxoLJ335oTfzO6tq4jfpC3aEWJtPOsbipOmDK6LqO2IUrqZ1w6dl0GIXNoZy8XJ6n
ALhoGxjgYZnE6Jv89vONZ05sXaFPFsDfwUw4MWKsCerMihAJNwGHvtRjydoqbwQMfNf5W53ShIpf
/2Yvsf6jTyoYedPT3cpUzGKg6lz1W1upwLW++tCEW1rV9t5siEwAOkUStIusqQ9aw4KTrTYy/i/E
1gAsripfL22t61yUtP0sa/Xn+30MmH/3SjkBeyWVe89HujecncsRnLEunnfpmU+uqZ3XFg2xPQfp
iPi+fEDcJ8kKXxIA6QU498h7hcKMZpjfHeiVoKOBXhcdyow+D6MFiWbIRQbkJ5iHWANWX0stgPlk
/S4MD8ryXfs/999yBT+LTWNi/ZoHYRwwTGi/T4VcQhtCkHXfzGoeJ+iK9wPCBLLdvaiy8jGu+zu5
yUW/peLZgTL/FE5n3jfLclFyIk41Go6So3WZPX5FcCiOneUZdJMkP2qxtFN/CZY12/wNOyasZU0+
hzQ0AiVOOQTPaGqXDIUeM0yycVOPy1KZhFAeWRpdfA27GwW7tkloS4leKOD7Jjpnm2coIchZ1Q4F
mXr50w3Fk7qsXUhVnqoggEuglu26BEjF442EkhaOx+Kox11uPOmv6uJJQdORmV7kGbyoHvL6LaHw
46fOrI1byuY+O/bldSRV0PiMnExiZ6b4rKt81MDsKMACLjyFF3reANDjfr6plF8hC+qzs0rNk+c4
c5Bhc6+0O7+S5ykBFtlzGjxOgepA0jY+GS4DHxFgHGMPlFnM4R+7HSVvqQnYz0+IFlRmzJ9R9YXn
57PDA1pXyElGulsha7iquVlKjbCYVUqMhSECIG+KHcIjsOuNM67LKg1GkRIF1tcPgJfbXdMalIb+
Kk9L6AuLegj//qf08hKdeRwC6JVgIF1IA0N5LYhRm1mkv2VzYYp76ZswX8q2CR7IgMtksSc5DCZj
C8E5VG1nNYjY+znEAiDVRIBjQcxsPcA12ZDwwZ5Vu4c0CAqy6d7GEhIhVhty+zk07SFh1vqvzZ/c
eNj7lfGFvu6EnxUMd6f5cghA6X9IJeA5r2Najei6rEanhyS9jYXtBHJlt7+sVbw+ZeIssy//V6YG
h9lGfAYD4U1nsr6Ic/WbdAF7q7RfLVu5paWVOTU/67U5nPZgz6zYaP66UmzyaR/0pUWipWyg7Qy4
VW1Q+KKsGCbewSq8S752+BCRAyFeVhsc/W+G+/PNGjKthzmNYyoQokJsyzwEFsT+1aG13C4QmtLV
kiKvqF+kR2NgwUPbS88tNlJN7PyyJ50BPcnFGA1/F6q2t24J8wd1JK+sxWu73t+vGArwksSsW4Kl
INz9NtI2jPLjCjrkKYoUAQtFSx7pnaJ9xFf22KWjIwzQUKbzq4UQCzuZBS56GtKaLC9TbxzxynlG
KKqsED5+5bsGTqmVHJLdgCH9xkGWpksuJrn11xd6ODNEkwasVXVPGsUpT4WZ49uqs1TPGlpjVGuE
a2s3ZBAeJp1pXyamsPoMbUtJ2BX4JqHVMMoAV7T8DJaw2KQ57+wwXdxm+pbKUHYI0ed4I5RlSaz0
TC4LKj8PcsvC3ZUcd+zMrp3BpXZ6C9L6Ssm9xvKvI4VdviWWQs20Hhe1KXyxuBZnWNPHDdT42A4q
cbRLSX7Bc0pjHX+vrU8DiVZ2MfC+DE/y8PYSYgqg1FuSlkmhqCU2d7CRJvlsj1dSpzQbreQWQf5g
ckyAf9A/A0Hgmz/hKu6xg7Id7HP496M9A5/hLj0M859mkGAPF6LxI4mDwBoFlHCYCoBq/oflXrQ/
YmcoVky/Xk2NTVzmmY/bE9ySw06p3kzcaiRInQZNlkFvjOOFNVhgHkCbnXmNcgIYcHY8yn54b6s7
bnJHGi63SSTsK5NcaZ2E0hvtFV5REd+NWpTtwtBjrKa7RlJ/Hxe8BOI5/MNuAsGY1zoP+1LvfWAx
lZ+rE3ar03c/IJ8kH2UAOak8dVW5AA/KD1KJVOp+KUGE116mN75AxU0pvvdaX2GOAkmrmcYNy7Be
/yt5k3hj4eMiVxySlt6+ds01w9DB6Y3bTzcj/y8M7gphXMpwhaaVJ/RZ+c+WKMESyJPSGgHeMYI/
Tqc0ZJY0XDqzFVdrt6HjSut3dUfWp+2YRHq56bNiNkHs23J6//W6poMccOV9n3BC9gWSf7VFPs5Z
YhDaJ6eeTYfKYBddi/VBPWsA8AvN8P/HJH+DUnMn0I6mP6F3avFsZGzBQG/idHOsFBAF8Y/Un/Iw
jjkEQAg/w2bGeewWGXay8zPQn5SUq07PF0RohQX29ACkDvXNIgNFyQjdaG2as8lCr9ew810d0gbe
wW5fL0eQbCZS4xusSImKbMh2UVqFtSiI2RMhsF9UF8PrU0H7NEvdvOlVVtIDLvnrPMBSFkJK9eBh
5PYhVi3lICg+8pFFK9TLYfJ8+4D8DAs7Xn0jgx4uYpRSq7SKUoRDgfyS3va7RqAweaOtwdKaJ3oH
oStzFsYVT13Y78jVuCzMBNMFi5MsRTlEr9qqADip5Qj9stBfk7OAHFwfbvVD7H4Z0AUbWxEi5MNo
3v7uEhkB8vSGQeec17bYpf2Tm3i6PJdQ2D7bdSLo6YIppaE6J2LX4QTh3rhp2HW3VxGtogMV98Jc
DhNbzG/lA71ITHWoiPXXiTjembUgEiocHvkjevNGKKz8Lxjx0EZ+ayz0Ye2P1fAkajXiDCi5Bbla
0iFGb02vfF7NaotSyQLKGIq/2+8BHGwbN9sclWhe7H4fZ08c5szb7C9VZEil5lxRUrku96UQdIU1
1FPunSnceNC9ukmM2HjEex0t0CeH2NMbuZP+vbf52fYQVD/hl9lULTwbvCweAnJ72RTyDnPVPBgV
WYyeAAYLYtE4/B6cIeSY3oGTxxdlKcESYAc7P7zkLP+auzH1ZhPGfrooFcWNsu64AK6u+M5e78wD
e9PvuEWKH3NN++TqmFI/eVoaqP2+5JEgmdLAWO56NjYCe5W53Gkq+vl9xLo+cE7SYddr9dSBsqz9
OzlnZn8EvCrIuh27xtiC+EoAOpnHQUXUuoW4P4ojBDipWu/MiDO2AortBawXnQGP0eV4Fh/O4i0+
3/sdZRMt58BoENP4+Iukm2vLJJXp/q3sEfvSn9nQWcZz3YzklyAjDeteE5D9vMmsk646UrsjWx6f
KBWHj6YK67PGwWm9V3IpMmVqGr6Ty/hjPqSpzO1slF2Z+hZy6+oks7nW6eUoSpUnaeZks0HPaqaK
0lMPR1A6obGiaKUx6rAyjFCNfP6upFugbzJp4UgdXx0kw9KOVcKaYYSQHsQzk/Rpy7ptYw/O0sGY
68Tk1pz7s1+iNoLzCf8CHjeE67X2U+e/QTVq3q0JiTf7/X/U2MOzxNpBk7CZMjjYSPk9wLn7zgEh
gSDIscI7Jr6qld9cmASOWSvnvXCJgJ2CGfwgjjkcIlib6mqBASHhptsFL+1k5gJjvHCSNeEgSfzg
Q3Z6OqNlj1AweTy4va50yKAuijkmk0468+cNaXwqRZvCKxKNMBsWUOt4VmRCwXAYSNTrkFEfaVRq
ZdBKdqJ+0nCm4qAZyVXNmz52kIt6Cx5Pg2J5GNblnBG7Gdut4yxBmYFuGEf8ihVdSyf/rs5yWLoK
peROkogFTaWhjobgt9Em6XFBbLbM9RjtjIMjEeunLFtQ5hRvEmRY44ggSzBTEMm+vycGlFigBmf7
Rntj1bEkukE/Zbhk+qxi1BGvsbrd7WiDFmstoAWoE1v9MA9Nm8ecuDce47GNtFhxFJTLEV5Nj1J/
4H4wM0d9Uy0NQA7gpAZ1UcLRcj4C0EgguSOZ2/4eMQdrIS62K+1vijZjlwsEKBaKX1M0xuti65ls
JY/Ro3tZZty8PVcdWhGvHDArU7dNMg16I9r9V+vrtGPXdQHcTtEX9TsgaX71XL9j9P8psXZhiNQy
P/il2nDWAgom2l73n/VlL5/Y4ucw+nexeLy+IkHlNHBq9rJQEmajlyD5FfSwc9Lu/Ohm02AMwYdH
VG2lJtHcSuEo+kpuUzRQSPKTUpSAczDOoHvlsRB1DyarLc4fMOw/mgFBCyTDjJwbnHFJKFuSUmaQ
7Gj1UFDVE+x7zQgovL5VkI/cGoeAIkZik+GOznOAzzW8Xpfsh0olKYi+xxB6F/jMKL4e54BVLyTt
ueoZQe7jx063HjNwkxzw2D4E6UAwZzzV0OkcxemoqSPaUxYrN1Tm45bbpLEWWqCWz7Xnavfmp/si
22PV0SiqM7b88WhoSXZCHdrcwBQmwlZjAPrw7Lwjo15cMWhvYum9VQ/OFlcWujhVBm1dvINiMwSf
DfpsujmCO+cUM2KI2HSHMPP7xghphgnNkssHxBh7eQHUBFAXcGsxThVw+pV4s15+j7pinWdU3DLa
oYVFVuTsiYnoIc0H315wm0C/0qirRNaNwtFnX3yns18Rd8rgWVx0dVg1vr7wWhNyqSz3Qb1KjreE
J52LrNWrBVm1eMLrvqMDP5/AKEMLbemSIWNgzS62TaV1i1TATh85P5pjATzReHCoGe8YXFFzC8o3
r7MCoT+z3F85GLljz1/t13oyhjaEC64CC3WKO5fk0oP3g6HVKRxYcfjZDs+0oamS8MHJ7dKJq/jO
7zbNKXD2NfA4pUEElTuqemiykfVZsirTcVTt4h9ObukEW8O3iXANJNf6MyZ0XvM5d82yQIjVe6R6
nwTy7zfhdA/2IOIuKKjWQYTE5EL3teO4gMvODcalh41v16KOT3eNB/497kf/GyyysasPIFNfh/Pv
MnZUdJHXyKxYIJSJKbJmEI5z37mFxvqwk8QKPDS0jyDG38MK1OT5GSjvI6r6XVCdiTZjGXxVpj1Z
MFVDpF6ZlePTP1MasuVi3ayz9c+oeo99R3PvIxTVQNdL8DxhT1Wdnj+PEjaKfQD9Okq8ewtGMwAj
QyneWhgxsvYgYKUhnfNgqF68c55A6nPRSc3/cSsctDO6JsA/QJN306PXgTpxpaSz9QrBXCWWUnBO
UxLxVMXm7eYKiTWZ9bpLw02QwfVxe98DQdZtg4V/cYbXk3L7yPPwP2YaFbCSuk6hDTYwBcaHxC/7
HfPX9PTKZ7EM1VxG170bJoyvMNGhFkpl8N7pH/MR2OO1+3ulp9/2kt3dcM9b6ym8nFqHoQcAgAgi
tjvr8bZe8LWgr/GkVOAQcnRtW4/rPq9IU85VyafPErcbx6pdqKJBkcWnTFBg3vk8taOmvm4zjmOH
q++LzS3zoIv1DFz3KmknBNaZCo/CYwutbv+7zB7dCtE+GbaEfl7cMwmXm1Nr9SMW2d62ve+apoNS
GDBIzzK+ZyyzPXZqLbuRmhs82zMJAqFjkHghRJfKVtu33r2qxF5YTlCazW+aZtQGwVrvu2RMejsz
DZ4oX9+uNnRsZtFYMXsO6sORyyqesVjRHBIpGyTD1cZWZ0UVNkPkli/smqp/o4GyoGpxvIM/BF0g
lE45iUd2TTu171XP+WTqi23QbzCmwWIXgDsorrnz9Ci0Vuc5lxqMIv8H3p+E2KZegf3Mfi2jpxQa
qcz49hT3iAOyE8x8xD5EskZtrQMakDuhITZOwbZrrqOopTGjSnjGm4bJsD30N6ZNfc3ZRYKUJDfj
4XjHrZojCc248bPipRncwkA2ixzH3qtokINS/btQF9dH7OCjFZEzZjE6tOYyiYp8T4XiRv5LKxLB
8iLMcXB5i1C25r6WYncM7ZNxGx3LFORe4GPWtVWNZOwlnuLfh5gfpEcUm4Il5ozMWXKUYMk4Q7E6
vZIFLV9Br8k9JmY93lGwRN1jQcJJRc5qRhAZJS/gtaDNU1sWF6+ihDTbRA3mdokYtGuhC5rq4Og3
nLLUD29TN3ptm2OX4vfDUYksIS9uQ4Edf9gK7NMYOVgBEzUxBaAqzCr0s7OmwsRZTYaz7BYNIyr5
dFi+3Dtl0Kuf/rFkUChS9fF2VrPqel6QhenJPLty/eq3GD2GGr7DfbFCtZ8pVG/hwON5io7b8W7D
MuAzhgq9nNCHcBBy/6N7d62Bfj72rbKE9ZBlr19HEW1rWG668RehY0f3VNDwR9gkP78hEmhauXfr
vA9Ds2/GsZittdv/IRuZ5bPT99BPXEP0aNrDuMjgThmrmOq1NEfJ/h68Dc9CAEd0wfbYcHRiVE0t
pABpsls8v9S/I29lfQ6OkKafYjfSgl0IlmE1bZk6UCoVbXQbiDon3pqVSK8gxN4ziC1VXlbeGciq
EKEAa31RW8IKAjI1REBZe36PUOPMpYame91T18LJd1DEWQe8cQnUmx0vhRBqttRvGU7t8X88Mn/z
vuVILVJyqMkEeyLmxPOw/3VNK8ocwKDSrDEOBPtzri92fD7T5fIyQkyFDgmp8HwVw5vHlb3DJkl4
gJrvIk3EQIQKdYN0eKoo99FXfVV3k7fjK8n2jpkPpgmNz3mqaOT2SaoNXYtkRc/QcO5LbpJPmVGl
HW02G/vSEEpb18dKt0fVYbc9psiO1IG1LLpb+cf6p+Fuc6e81OcEfEJ6x4NEj2YnPgl6aEnBwEvz
wTKNtkQGOeGHd8nE3+KSYNdOPG30lxV1KPx3adgdUh52j6ClCDtrnxFDC472S1Ils+D4BPAXp3Fc
F8QwCyB7Kb0mJ/XlLxs6TY/Itsv0dXcpMZoflcWOJWqkeoI9QbKySX9mGwmBYjm5/loy/bjBRzCO
XIenyRfKRt23HAFVEhwtj7g9GoTg8HMw1coat6GL4YtAC6iJP7xj1WekHZ1KamdcTdKc2YAWhtWT
FXWdMvAz6KQzycnz4sM5P8QHMrOqkk18PJEx5tsEQaw1odS9JG+74DxFy1+bpaz+WNeHvLSOuJRc
tGDl11nL6Atx4Su23Jseej3lgnncrRnThuZlwBRcq9ZfzJ3X0cbIVY8o3uNKiA2ENoBoX5OBu7vE
+wKkv/u8EenqbSlnQEfrA59JRRFGiu1/W8l15sYCJc+qUkvell9Sb1R3AxtfiX8GgbWxE24fzeAj
MDRUNZSG3o7uM/3514FAQrhtAWB6hR4sD1VbUJV0HpQr6wMqH5YQKwXWgOK1891V1i5EnBcP2B+X
jZq7EWSXIV+F6ylzikPTqskI3FnAU91GL6XITcyoFHNXm7UhlOzkz1akF8TsZowEDyBKkbYmTBkK
z2XyoS6nPfcXtQYqx/JBIFnhOZ7xwYlH3QTzdA7fG2OcurqmM4wDq06jlzTgEAjBYKMk2H09qbL0
sjosNOwQ+M7qJhtkfyK3dKmyzKUZ8QytBVzt6sgVI9FpHsttnaAKmrMxE5vqg9GMbFQA6lkookjD
+QhmdGSrgeK1ltN/LBGOQyL1iyVUuLO9F2FTv/TurtvJRJQg68FjPLd0vAbUZ/Wvv3xFhtQagJWf
2GLaitMhqyCjzwyAKNADRozydm3G/zmbvRqGjK+eiTUqC0lWxEmFkM5zaCnf5vPutWHvUnvlfa0F
50LO6iWo/zMB7c4LNnbPp2wERXXywscQtXw45Hqm/pvEf4ylbgekQGmxzHrlG8PJxZifP+1XriCD
/50GIcJvOzqEJownMQ3gvZ5a06Qh1IXNpzaq7Xc3b2ffZxUe1KB4aMfug5tYzCUimNit7IrUlSsH
vEFCRCowS0+KTga1ep6OoyLfg8DIDfreO5Pj68rNXTCYcS20pt1BzMqx172B5B7XJvkeUgLwyYm3
HHsHNGeGfRLa/6bDncYNvMGmeUC8506NZEbYQyib7Pmi+1JDU5LnPEYjnNIsdXoE0gzrKvuxiyt2
0V+G8xzz1kTE2LS3G2T3UPkmiLb7yGf4JtW0JuC6fk8fegplQB4CqdEoLiJ7Y4Z/3aEuH8Ac/Jp8
14WAcFM9ldb2ihE6SKBnBB/lpX4rgHpSJ5IyshdjeHtAY3exs2Iv5cErgUljEvCiDx16n0crEwtw
hJuNXZOITdBJX2ZhqHSMEU9Rlnc9MF5peebkw8rjFAK63Tzvngcih+3sU8n2gpVSwR/WL3qpMFjW
d7De5LWl4F+0FymVAVfY34F8ryhF4gH2fuuINX0Jh+iASgAnTAfNAEpaBMcW7OcIH4BNmYc/aMk4
HqRWr47SwRPH76hluCwfHZFonSy+CebDJz7le4hn8IUUcaJN25uCHq18WQl6WJPAuUuaHa5XTmaP
OaHKqpWbWMD+xmfUrPr/r4GWgSppAMIkAek/0t2xUxLVCcZtyCVfGVRGmDXm18rJvKEmOLgNdp84
x0cZW0LuYBlPpjTJ5Jh0LqurDhyUcau6whtPKw42klxjG+ICawOohpW2+6AIPVUaku+O524tZ+2I
MjJl0pCH1DO8xqy4/V9ooTJsNJW2L3cXHigCXWOQBqJTSGrZTLdpFZK1DYh891eZb0pJKAa0Qepc
Z47ookS6lVVvIGX2XHxkCXzOdagNys95+1bf3i1hKNxVph6lyiJuU5DvzrLyagbP7RKXbIh3CxA1
Q0NeqSuaV6445J380xHIn6VvzflFEGbhTZmLxhaPb0vqLfNMLiu9OlNVQtXiwe5UgTfDiqO3Wjrt
TP9w4P+PwrxsJFVTnqBdSucBSMoX+DKOeIYeZwTotkoEmM0iNAOhAbHzJ1O8voqJ0JLn+WRY488x
rZYNM1DxRZtAQcs/nLySfWZG7xOrRJNLKeQyWw33K4IUdiLBo/yocVkoxCFVLQr/GaDIk+SnTHl4
vhSyZdnWb3cgdeaxD7TVJlrf/da2qCB9MviARD9FbN4HJ2DLOxGX8YynhKHj2vB4T9rPvuy9d9HX
lAOD3UXr2o/iF60DB8Td/z9DDQH6MZ8h1G+ic7g7SANgY2eoWDmWCbWRqjIQqKAnyZnoVMBb8MVJ
Xya0+VOO7cnae+laejX4c7wkwAEf3weoWYoXhkt4ezgw/0vIy/30sgvCjdW8DRYupb+xSgWIJ/Lk
2gJHZzPXKATExb1/lXDRBmp/oUa+W6sOSXTaaFtKMPBwnM2sNhPxF7qOy+9Y7Lj/9ZDeKnXovPec
1MhS5Ur4JGXJ67p+yzvrrPoFCruBduwdApP/obdvN+gwYJmwJsvSCQMbJh8NcOpVKa4mKfwhroY+
aHhZN8veJYL0c57hmTGCTaXLNvJ5FxcU3oYjJrdt1Jo187detJy7Zp4L7lbOiE+0s3u+qDZyzOyP
AKL3AEMTZD0c0fRPX3hfe+qGLyJELOxsC+kH/rCCGite52JDFRXx5S3n0Zh33LI8DFCQG7Jj6usj
JatztvL77A9jryUMdqF+qVQCLODbhm8v3skw/Vn9bfL2xolxa3Xv2pbdhNcc3lLMmu+Ssz2hPMfz
aikkbE8+cpDB+7m772yjsRiRrHYG2YPGq6d06Y8QS/VpZFHQ+eFDRG9QuKOOdFvi8i8WIFvVvKHx
aylG4Ui+0GFCueELmoluH/qkkDRGw6YjOQCkKYQ97dVbOEOtyXNDSNbAcPR7Mt2ypqePDeY2mUEH
gxGgB0rFP9xBcHmQl5szvXBpI4iDGovNGeGTp3EuD8/saMCVQ4xC3jF5pI31D2jdXUKn1sj9Ngzw
IXfuotct4i0FiELc8x4acyJDgXN4oa67va1Ed4NsHtSQyWEex0bO0klZK7ZfN4MKTlMl7N8VcQra
OUHAp8u5EX30JE8j1I5yp/VnjAJDpc8HXgY6V6917WwDNIUST1zEu1E6Pa/tGi0yeJyBYA/V5nLR
XYGn6Zc/qiMSufhClV09+TRk8It99I75FZfO4VqN766FAxIsYUbbW3hhTSTYM0dthY2JXBMjtJ6q
JlV5sFREDJQnzZ++HpzNtGt9erW6yZ1VVuBEubptjLKXOvlyiyQOP5UOi3rxbc9NyYt4snFIgk/o
ZIrNA7q0/N9TeJX/YiGDnSyn+xwRzOUuV+OmMWDSC0a4pf21J0sHFtEEtAa/ZoI1yS0DU4yZhP92
Vp5naGlcuhToJx8+CGvxJdRtLQQCJx9htARgVZ6t3Zc+yGNYc6R+E0nqZdaDn1ma7e7OVqFYUXUF
bI2AGLbMU6caaEwW99ft87Hr6pOpvqZFCip/k+giAekS2v+RrLo2ADmBomN7Bi26jswYNyc3mxna
8JTZZ09Zerg+fSS7KobpvtY1WVn1BMRKO230HOi9+ma0ItGJ3boh63okC7ktOQnOKfiJ75gspysi
QhhPdRRRtwJzofUvU2V/AKyCYiSs3a7svpk+c39BrqM0/DSgTE8AtDA8t0FJhmS5egA1MT92EyK6
ZzD+b1btJgTj+dh3Vtgg+bNr2l8/Jf03y+AKEXbhIo4QMTOYni5UViDINM8M7TsIkqeCRgYV4G0S
dOers2ICA8Zsj6RG5U8iU9W0Pi7YRrtCM2mFUzd9fD/v60otWzuxSOamkDwAJKl9kV9qBk86vOaZ
esMIEQU/J753C3x+ghYZ2kEYfvFnLuQ40+d/k97DZc22YZpJTycOOGfI8FnGBozTGla2TVWhC1J2
nwpxYAaOim08IB5JL2AlST/Xp9mXNx1azaIR5ByWru/Mt+gTKJ6deZMjevcoYh/XTFqrlUkotJGj
UMiYrpXNrLWFxLZrVmCAtjfcsz3pxOv45lU3dsNgKMeHXXm2elbPXU7PEzfBphvdkQlAq/xtSw/c
HQaZVZ/zmRuBFS2Fjpvi9gBDhOI/Bcd0sNXaUHL/Mx0ao+975xltUd/Okag1VO/KZVctY1S0LWLt
1AStnXFi8BogbrrawxwoCWXAjvkzt3HBQBPzQ2Z7HDhjrossi4bhSvA9FrUxG01Ks4XokFNzbI22
fktYm4/HzBQEyRPD9rfBlKwq4dKnG9wlTD1zPZ2goBU5D/oznP+m/ekZKl2uopIqPrz1vo1UFKqS
5TGLdbPL6v3hY5DOvizQbD91luEW18kXvUaj4k6iIRDv4CRVRgULu7OFfEm9RPs78LR0YI5w7I21
V9P21fyUMQFc6lLwCUcVcgXQ1iKQGPzY/5QThIfSi0A1PwTNwUjw2vARn7i/Bd3hZxziiTb+iuLN
QZCeQUqS2Z5vP3XjbWJVlmy7f1FYzz6S4KuM1eNk9TbuKXwHWZKQ6JzWWO6vyiaX60VSlVZNUBto
KP7z6p8TWeZIilNbOg6tHuZqvySk5QCJUuTnEs45AJEbzlBXj1S0fqHJNpF9rLr6Ahvxg/k5bowB
G0tMzYiZO5DLQ4VVLje1SWL5fvzNK/QZHZirp2GvF5uf+kS5NvMAgmfc/xRxIk9QAxvzJXKR6n2+
c3g46ZepA9K89ONiFFd7ZlR1+u83s96elUjU7ZwH0Jml3hqFMBaZvRqAyLhnP5OkSlVTN1zrPJJn
+gPpdoYddc0O2oI+in6twOa+NhLYunusGn0w4mtpkQRxH1PzvF8Y2dqg8zoy8FeJvTBxheNFJyda
xV/rz9OApHA3U2Ghal93zbZdXP8LRZCJk8nWJ2MWCk/Am+HW6XUDQ062dathkmxHG25mwOcPrO3e
40lr3Q8Mts8BG1+cFE5brO0RGep4epOV8GRclzNlW3alWILZHL03rcpXejKe48L3c31K0UD1Xx1E
Fy6AIqk/dm2L546c3uRurN7Jg1G60iI10dUp8jwT5XBTci9DGK1VEuu/elWEEG3qx1B0flecZ5gQ
Exi7K3vkA1TdFhv4iH1DFXVfd3XQOFvu9QOE7A2zaxYWgCgBCC3aEkMFcnJh7rIZ6aBSi9pqWuCp
hn5jR4rzl8SpaSXOsrh//5V5PuneOn1sHANTEM8HOb0qtPpda67c54ekCLy45HnVtW5QK4VEU1K2
kYNutipip+31Ustui9swVMo3zb/yKJhZSYDyCdNCKufoiDLZ4geqFoF83/uIOrJJRorYvhKlOhXp
2WFyllwizUcMbAC96R7Eu/UeFXW7bqOWR4ld1Z9/jk1bhCtG+dgrmh7R6H/ZAs70ce7qlmViL3bi
aJxJ8StR3fFAFHLzlxIuUtUDoQqGTR2ErnpERMnx7vlthjn+Plmrtw9poiRhWMiF90JcZep8r3eG
Jzg+gXvqRAWMpLmC5wuOelMqh0QG7K6T/vlpxtWxgJiceDzKQrW6XT1i7rzpq3r0r7dE4f04qQWU
xWsWWr5Fr0sb0+Jm0+Jy6BAaOno/KYLPAivrefyxpB4tUi7NasZoKavG4LAg6jc7wWId7z9X/g4w
dYRPDKBKUjGujErhYx4ZxbEWW31crL4Ov69QyRucWw901NQB2LdNyuscvEH1w9XqjdfZiF20oEoK
CLEjXx31juEvkrkohJNlzukTendNVras3A4B60DisiFMAJfRfZHnasOY6twEpTYx3ZPBnT40yyWh
bwJaJntmDTO/HEWleoaAkXr99z3L2V3NJ8F/YsM2WpOO9xlXmkQeI45y6ET/x+xTxODVbd/qUEWp
ptDxWhCxg4VwRI5h6oZx9qDK0JzUZxP2zM1BfgIXv2IJu2lc8yEe6dQAWnbrFwr0kpNBQwbM6P61
U/fbRa0Bnxk8UW1vaRzWgehS60ltOUKAFIPpcCksKTF9XkgjbEabckZSwqpDiIwPIHtijZK8B9Nx
yXsVHh5PF83w35t6pwklivSBAmSvua9cv7MrPy2bZGAeM1VFowzYcW2KGxhHxsklDBuhXxwH//CS
JuZvoZuYeGaYsrTT+fkgpe/uerqC3Tq97iMiyqHOx8/A0iFE3dl4iY/QPVd+QtfT84JyAWaBOwbS
Rs5tCATczfRpoRT5CmStyjK6cBYOlEcDSepitWoSNMuPlnyPnq/DB2+U+c2FXd0t6twDbuGFCcai
fpuj1iY4plERZ6+fstt9dGn6H2UfmmBmocBR8QA0tdLPXJFrHFYl1G3w2kgNaHIbfvIXOEpRQh3Q
FGZ5q3+RR0L9OdQNS8SnwvbW8PXtdEOw39gmeNWDHTY88lsLz3f8NItWZfvmHGp8gnQ04avlR8Wl
L2TDQwWb9o5H3K2kWlKGhsGinP61I6pESgBZS/ClUflEygOBp40LdK8axmXJAsdm1uK9iKmwLF+u
FobNElDxAbZ26MTg0/vBm2PA0L9twZyfOVVDuBn11qEyUEKEUbA9ViCaGbxNncUvrKhtePeQUYHa
uOzhReJrb+DdKWJlw6hU0V0VavXh22DiXekQERGg88+Q++uux6/NkT+cHL+cmVOefUjdd4ALHNTf
75KOiXpM6/TE2Cfl+4MdpJ1HNc8IwjVTzrKbgDe9OvFzuWoMEQryF6YJYpwGmaVHTmje/mCUJYzJ
091mwu1ZkHE3ZWuic7AQfGuY5OVfq2WjIbouWHw4eOCvroTGtMVBAwdmStQ4S9KUP9t2IFvXWUV/
leEPrvMCBw1az0s9QrlbOYk8X06/rlTmqpL6ITEm8GbErq7UgxaOz1Yk+uWhO/2JYOM82cXe+0GU
moKmSGlvvw9FV2gC6sd9uZyea9BRI2edLAuGeYxanpTNuh9REGTYoMkorWcYQUtibK9rQDmJi/9H
yAUWo4rnRvO94zTYaFIcB0QQnsgn/YwdgWtkv+0U50A8cWx8+1i5jXv9wvmSegGcDNOUoPwfwsDT
mB+s9v/+vzG+w0tEjCGfR3g2IVADoXFVVgdnms4uh/rbQCE9bTAl05jqR+0pGdiTvMY6NNH1AyuK
IzB18VLuxGK2Z/HKaKPJ7bBqCZETYHuz91vBmFE3chF7fbeSLPnpfYn8OAWSf8JL76LOts6yOjww
GvkJM3QXYRv3SZSOhczPSsYbcFJozpobcSoUE0rOf2ruIGdFkJNalLkFfzvsgKlOhfONSOvkDOvI
sPI7p5gx78JHwUSV9gB1ONtyJ7GRMefRMe26XuNa34lYYsvj0hihCbFK0HbIni8zcTJ5MK6RV0CN
uIVmKfmubOAm3HptnTjtZleMNTB2pK/mucPxFSyKTDpIVZ1rZ0WWJEi4Nbt7Miwotu7Nqebv0aI2
9UPPo7Fra6MosLhjCYsWAZ83eWVPTRn8wsz2PWRDzfRXHLKGnIRNCZfP8ATFndk9rA0iros60lGj
rfjprs6c14kD/LKDxm4ke6xL2shjIwiSyyPZHxr3D20HqhfAvbyWes3i512Ku1/wMgnYJjh15Rju
7POjBmMZSF8uSCLUeWepugfNvjH6JmxMx2Pig46RuSC/vAehJosNXo+7IZYwi66VXFC8AyKNh0co
W80rGHUgiR/f00PN3Z/gFxkU/dbzEJr6YZ6KNmE/P45lDuReLXO4zemEiYBuT6owK5gHMPA1+uz+
v0AKDJ5aL4r9dO3O9AUaTpK7bnpkSzfKFKix4LwPZxxlGyGOd1NBe0v+RvYWLYVZxOBYwji6RHJ1
rA0lTxWWzVkE/0jdIdAWEr5ZpzC74gfdCGtp3jydUinP9f8aa8YT/oDouKWM2ESADNUbRqqvz5dA
a4GsbEWNdVQgtj8P4xBr6WiOztGpXeBVBq1X5ZMLOtEdnncuBvin+HQfM4byHsMEdcMtBMR1r8cD
X+twoSWo4MUxnWFKiRUGeUhZCaz1xMOM6HPQm6eFkRrAKt3xSsqnOZsdPWULwMcCMDDEoZ2+WQ6Y
RKDJKLopx9Bqv8gxsGo87b3w1HKSKZuCGSaT4myMhvYE+ww9iZqN8BMjKnbTLxoDQq6FEbTB0Q31
PAoYUQuoseIqiQyxv9mRSWuocgpK+iOJ+aPQCZHU/m3lB1nBiPjXL/80Pkx/kCkt0ySuX8KKkQoS
WFgHTye/I3bbAVom/6b/On/KV5vG0hMpBRV856dq6TL/yKl21lwmwBXmhI4vsggLrXPsIq/devhX
pGwqTNtT7v20RB1H7vWMgUirWyPfigMbAdM4c71oHX6/9c6kSoQFoKFhbVAutWuTGJ8bY1UVfghv
hTjHCn2hdMxd7L3xH3Ddpj7fR7h++M/xKvcXT9rdEsLWAWdq0RWjbKuXzI+jyVS8Cg9Xy/8oxBlC
yH3Q2JypADW6e3kscavrS4rxCsT8P87pJRIsKJiqfWsgY3oj+rPUHpsgMDzPZ8fbPw8phwbcIt/D
Te1l0w5jcHrPsfiNi3j/LqK09e51sOc5cBwG/wXX6ctt8Lh5mzSg54BOhGC3fe8V+LwuuogFdjKP
WlwHhh5rnzBM9cu4rDFxjQ4Ybbd/tSOVZMN3+Wg1nrILGtMfGKTHRkPWdxhQbsoGGvBAddha+QV/
tD7lVxXiXV9iMJLKhPwhI/zBZ5sRV80MPS1LkTTwTtRomD9+FdrRKOqO7WXt2TYs/1iE9ztob3BI
lKo6XatMDAtjDVFd6BpouYMgTMQk/rLnNnQMAg/wk8ZwJZWADAPTdnVZIpq1PiYEoEM5Zqqh3+J6
aPH0zeuY6K/e5xS4ALp37Td8zcuDk5MtXMzjXVTl86FgpFr32lHn8OWG9VwtWyqO2ISVhCm8uP9c
fvnk/B28fHKhctBnBTP/7OisE4G/PwGBctuFAnChTpx5aJsgGxjC6CUGK2YaWuyZUHi5xH1pIvAN
Yql3dKBawy2sDTa0Jur3zTXpsR+bWv/1zv7S1aZSsQEGIydhRLgeRorjvUfb/I0AFx7NPPKf+ZT/
c97SjR9oKQPd/7asKGDtabb+psTXS8gW551zf97RJh5K2XqKgPZL0B6xYZUspEfDLRgPwCISKjsy
yzUXotynAiyNVlMFT9fq5vGPKz76jHMhajOkSLFAiVAzcSS8zyd3W7bUEuC7auBRRI7VpXMBdyr9
k0fazz34OfmuS1/wNUpVauEE05lTnPdXpf21V2duYQrzkeaNY9mzxyPEBvQ8vjW+jlMFEuEkl62M
tyKcx3gzw1kbuDLt4/lYMix/Na5vDacBBRAZM0UFF/N5wDFkoCnVQjhmuUtjOl31n72fAzIqQF+9
Ukjo5GnkoJCgtMjmnh9nrVqvkTe8QicD4QtoVLowB7YxKAHzgoXAtctFLNoEmGlHD64mIAfMbogQ
4tocrdkQWYCPLhj7s3iRkVGl3E6uuQca4Zf/ETifRqItyFYGTIDCMVWFV4jdfioqVIYdNgYTWXHz
k2hQ+nIqgWuvR8AP2vtx+uuTSCpr2+ogXpd5uHAaeII5nkI9PvrNOj6EkTsuwfVv+zgmcfCGVt0V
Ly9sO3VUVpFO+cPn2LkqzJiKK1j1hfMMZ9UNzGqYdJRbdFcdBP3UvVVJFZ9MQ/1Kg3fuhzGqK/sr
XjoTJc79sC7HWRrUcaaM2tnlSE73/2YOaRgDMZusA5AH/S1I1MqqRc9p6vrfi4B+Git1GduUUoEb
J/JD1bOpa6Uoy7PKpLKN70Ax8Z8vQ+rv9RL6jnhJD69a+XcjtVSKQkRAZxUnAyGZlXreLA/Hevat
kUCiC0taNwJwWW57AaNL6gxN6aMldb1rAaZ20rfMNq/gg36hFjWRYjiJfRZqBTCLVfVQ/mwOj8wI
nnXIQ9k4KPScGnHVp7zAdTw6hPYPwY5IdQc8Nn23KBIuAn1XLs8t3MkzbPDcR2+g0Trjc8UHCasU
r8hM2K6d3mpxt3lCwNlFgYYEDPJrO4QI2Y/wbPeNhvsLPuuEoadrrxxjWHKp8On3m3ino3efUVYS
6DpVTeWyA/UkJSpM6Yh55bGvhrjF1pol1uszKWj+Wx8VOOzd6AYHal/2WYNOZPA8nC6CCkgt1SBT
FAldpZNwYrF4kQOMXew4qapnn0CGOPQT2xabg0nfRftNTUouux3QberQ+1r4VHdMEDKTfwUadw+e
P8S+k8cxBKrALXSdeiz5JHlg2K6XasklbL0deh8xOltgxtGRvuNemFXTU/ioAnhzCvLgCLkc5p7y
RK1L6UB2ePQprsEPChDEEL3DHI0+LMACwuHQ1Zr70hRnsnp+XkP5kTSkaMrFflgZuOjwqQP0KNje
jT8KWF1Mr7KCW/eRPAn3S+7jJs1N3CTcs3H3SjySTAo2IMxQKa9Bk2ML2P1Lmcu3fE3RWn5rH4Wu
jn8mt5m4X98S1DN6edtOXp8eo55dKd8XCapPgAUn3Qj9rXTftnH4o36pgjULjCz5doeE6QR27wkT
Hp67pW+LszCh0BYC2JN/KbIya9QtBGm4ArYmM5pSlI6BUrBtbS7QM63e/FRPj1ug4yWV/8zfQagC
iBuflzZYUll7aq37F464qs2phQ+8UA2oOgE+gV8Qj0AmV6zVgMgSyoAKx4DJ4Aes6/oRmyPLEiRr
3F3RIbgixnCdvRxl0/lKNdB7ySTV3QKZhyLBj1P9l9qFwOGlBuHKLf5kSZrnktncTNm4wXTTcoM9
HvShR0OelDOha24e9RGFWiueSMElyvQOYkuNvB2mv2o4KlPyEE/o18hhuz+eo8kNBwiRJUUmcmBo
o+SLaut1SdxrGc1mhY4J7oCcEzlGzTIUqm7qXFDyV20Jd9TXrlNcI3/bTr3H8i9FUgD1bVIlQEuB
DzZH3CYk3Crl6NjRIj7RtoC9zOo9TxBfRwfQ1ymlRG0GXnPtUKlFnBGrpu5pi235zKVGT4n9hTsn
VOO9/FB8LaUM1Ug3sWqrMGtPZxu296iWUdeaIHjqOYnvilob5lL5Z+6NURjjjl22dWo2sOgY82EZ
n9d62OeeFbLd6FApkV8BBt3CJTI+qMubmetBSMzR9gzdpgkbKj+lf6jIOFlHQl1lRBm8HpGOnc87
Mm9SQ3m4IrpS+3HLG0iJd1tBEeI+4S3T4Iy8qL01NTOZt2chx9gJxRtfxIe3E9Mm8Hsn5ZArN0Ig
YyB2uvF2aHqkpuNWEW+fwW5Y02YKeWYBudFRmlHGnW7U6BQrPxMe5JJIU1KPPXqrlsJGZnqjccWI
8FySH6K/zW+xKCJCRN5JSDuP9VkfarroV2nIGE5JKxLAWyRQwrf/tCYd5YbK7chUvskcGgw0G4b+
Ixw9hQr0/R3WljESbsNVM/NY56pBn08I31VEoS8CLKpAYd5UCJOG1y+sRvzPn+8k9ZiNMT5ygCpa
zIBhv9f0/DFrBELUO+Nm8A4pydRocnjgjCjNRqdue1dKT2A27LQwwOr99Ga+XohXzwxDeHjhjF4j
CJ4nNLr2BvSRutcmNOfudnK/+CRZXt8wDDBGrPdTqwYek+QalHWD24ue3D7SxlQzbE3WQz6nurMi
M0pfb6+NDg2KMFmNDk2bRiBaXm7rSstFJbHQMEMECXP+cc3cjVrDgK9j3j6WBjhzjLAEX9pKLsFa
skRZrU/LEtobCkzIdjOLp7uM/+FCjBp/M7s1eL65vWTfMqxpza0xxBl99oaaZldWQNqZvS6picV4
5vdOQpdTsRizslDMIXR4t0Ko2nlV0EpcNemshr9XxSeTzmP0h4XOyYUj/2TTzwvlTix+DXd54n4V
qw1vA31/JB25VgraOrbjA0S4VStkrbUpyaazLIaSYbIIUcY9lD9Z9mO1u+vTTA/VzjgVqrOEam24
z9erUuDrTlwiUuu+TF9UUcG3Ho/RSy0htQ/phoTt1N1+w9BT+1PtHmNzf3BwQ2Zg7Eh0/NXa7Pi5
2MJjBs9+nHUZGdiTMfdXr5O4Yf7bFwcWZ6xeR4ygo5wOf4l0hxnFYhMEAtFr5PJgt20GAt3ZPOtl
F8MtDE+q4uYhWQPmgwmvD2iW5CjYeGDzhvVOI5sLGtWbeeRPexDhD6fIS/+M6qfStsJ5Vr82Fm1e
sstgwDw5zOzEVVMW2Bb7qaHKYa/itukhVCG9vw5SLojKVEFp34x4VhVT9fNvERJZd4iL8mBSTC1o
eAXF4OoSa+gB6/vyse8mxIQ0dIwOg98TG43+PjcLZ2UkoDPCOUGoLMcP8QYm54OV1hd2RTRzNnsQ
rrE9zWgsBOBWSfGSULWZvMc7L6LOYleW0ci6HQIGqfknx+ilWIXYH6d0o8cdqeavHBbji4gjFfQS
KMwwCfXshGTiI9Nj0GEHZK2pLegWV4A+++5779Vb/YVm8Ez3ZqLP+/hqusKOPBJJ/zOdmqR1b7Zs
HKRC5kei9NztMKNy9b/36TTDAQDbsq4VqCTS/We0sTtZ8vtC5ivDcPFHyXFpeyFDGfq1piJPTKGt
94N4/SLo0tdxP30oBH/1V4yq5+enhhDqg3MTpXDxX701x1C34vFjUILUdIv1iImbCalCCgDloDXA
/bxNQoQ8Vz30BA7ErkBQsf8JMzh/dTfBHb19hCbIVelxnLVDAHRS2T9Tovfam5AcXomZjMcR3wLx
g33E1X6+BusHhIRk6l8Wu7kPhY9X9cJKWaKnCtwCrB917AhGhux9KfcX8zdlBsDFIcCwWZFP8opC
i5dfEugKg3guRGIqoQ7IkSUKhlMKNmaP6vCchVJ6P6H/zqYoSLMLBwQbQ+Y/DpMZrgKqZwD/tkXI
9o88VRf29tF1oeE/ht4Fxoz1c2LrsM0xhqSt7QTON9/5DxHzjZP/W/RG4lAdDADxQ/TfctwB6rf4
ZRc2b7Y+WYvQ3wHEJYOLl1IL5THgIxmFUHvSsqS3hx8E6DZOmXkhH20eGZGEorRNf0AC1zJjPl50
uzUuMYWKXLHJ3LJn7dS/tpKzPVcxcW54UJ2JkZv6jFNi1O33xmggSP1m5FFD1eEqCEqFA2l2AYw3
4YZi9wtJj4uWASBbnsKuqyotG8r7za+VhRlwsjEZw5NO4JiIMNXLmIzD9i+l9R0f8F9YhxoaF1ag
Q/8Id2n7N4ttBhZd7g51zF8p/M9yY6hiCwyuf9lTPlL7oJPzbOK90jP3jj2zlwtLg2h+9HMySqn2
4ca8kRJUQTkmAkgVeLIggSsWIugUx2vsFDdF6FFHQ1MeR5FKeAX6dn4IMbvm8+R6i7DzctNrf0jz
YGOFOLfVfGoaqVXM6ubYvE7OVBtbNr2bEvj/3xikeW8zX0I1ieapgAOA+RRvGH7m9oWpSW+QDTMM
uWvBDIfia8z2KVPd3HIJpTHo3mqWQHOJh7yQhow3uph+AAtyYI9vZO6Ho4CyvC4ohvGLizrJjgEy
m1ymjNCdVCy81RFNnx9F4DxFNBqpc08pbHUObg5CifDbn6fNfULONj5YS6UZE00KduHmH6NcQkip
0RzMZYb3DvNm9BK67f3beGDfjYVl21XP1I9i9RD0in0wO1zfw1MlDjsRATrdqaSsjHfUURuLh+Jv
ev/Raz09SiJ656bkzG3iDHGwk8piRu/CnlIPinG6j8tDagtZFrfmwkVLnK0+N7GBXz17ugn4TO9N
0whnrvuCeMKAfK9jLtLmxcwyhqKsfb/AY5F7VHFH973qbkRwhTmUYShDRaz+97DZzUPWP6OHEI6C
iS3MR2D01SZOpqx/Lovr5Mrl41Cy5jaNHZdYOw1GgQs8uenn98r8tRL7PCDRPYatbVinGIk/1rSx
j3ZW2GT6FTyvAryR3dV1Xhnjp0jr8RMquim/jgN7JGnGKkuNQp0iBg4FwLiacAqumpm82pKyAu3r
GrCaYIKSXJJ75CBeSBBKrP7Nt6JiDZK0XhO/WEBEBI1ckufukgIi/60bah5ZWHvDrzFE6JBLBFuL
lZyFEbxyE35ZJM5zIOJ37lHRtgaVuNBuvqpkzpZR0+Kw27KilAXFo056tBb5J+QxdnapD0iKOrmT
WkF2y/SGypMAKBTr92Fl8uUKVI4aPH1HqP5nd7zbdPfEaXLeBFfiIesGOuimOyKa1YUIwoiqZVF/
3V254VRFQqU//I1qgsBziNYp61kFDGGpovzUzmSRLCfssJ4d6N7SOADUvlyZ4rL4CK+cql1cDYbu
+unnddKfXXE3hqQOliCdZUaoD5TXsVGzoK0svvTtrrM+jbI5RFBR+5hWsf8/lQS/QsVBwfPHUnfu
/LA4v2rQ3kfILGGjVL2i/UM181+Wwf41N3g7IfrlLbdBr/0FaplvkZVf9VTbir8pkVcSOc0391D2
XrPmWz9dTjStLqgs0NF9YHmh7U9fh21OjjyGnhCF9MU0F8PtzRPUpY2kkd0oz5grUR0V4A4Jt8xg
HUOv8ccteQpFEScKgYvkkd9osEucX0HHuwF+GSQtr6Ea7Z/Kn138LAyPayBYxMHLdhk3aI8rVVG3
/7gQpJh4U1oCbp+qnMDbOLlTSk1c/1mSB6YkpAmCmHegy2FRZy0VTFdSGGQxSsfJef+hdMZkxtdL
he11BMj1RldG6lg5s33sujVji4ZlgF8RUlBEBXZOyv9GozntcJJNLIl0CcSTqkEySIb8Kko3qMU4
C02MOfDcL98rliL6Z0xBoYcN4oNdriNfSgUUJEq4wIDY0f370wqGT9MWu7B68xKy2aEtbtWvCHCg
QzJWEoWyvYk9vu7fn85O9tOIJp/+7ouFZBzj3QryqzBebXIil60qlK36W03xIamn4n4GG7gRj7gP
7cGzoSd9WPgyPeLRWdEb4X48/wXymAL8O6HgrG7RQf/caSt4Yf3R7N6amhGv00yXhNNp+GDuny8e
thzrKUGAe50pRnJIW1b5FJjPOUhLLRWnvOViYyj+njWTxXRO497phj25phfW6aS72rOPRN3mRt+B
iWpx+UJmz6wMuVMs+Ay8RfAPxYUBdRusVceUGhuQdwDbeFBVUgncHx2OUMbCzR17nEwPBUOTodO1
z9mZ+urLhsVsZvvTXbyY6/szGC4drsh9Fnfvoq0Y0yAViTLjOu9b+GoPofNw8kuncdUKwHUGxXqr
/B994I2gXJ54bHXfU/PioY/eReCQ8UJz7G6mSiMGF8NNDtZUvPoKe1mw7VDkIH02SYEgcKcbH+7i
KubYFbSArPT+wex47P76MJAgfoMfudQQvFw3lkzqO+IQTTww3p/2R1iZzY3MUlb6hEQk0+SZaLJ2
OS2Xb4+8Va6ShDfk+NevCsKVY+24OlGF2tqOSkE8er1NIJMuphbSotHAktQuYx1Mx174AQkbZqDY
x0UeAmAVj8ckQO1h0Nh/xXm6e9bBel+3+Lvza1urCanddL2XCZUm3DK2JBy45hgXEuMBDD3MUmRd
1K/9jnxVjyVs3yvPUcfEUOlV8NFDo+R29rgo5XfKBLOy9tFUSUUFVZbwevwCO/CLX+uOnbSESBbV
gvXopwiZDZkzzy3IhpKbphQn10IWzYj1oPNCfd9gjaRmowWLRobx7nT5UH7EHcUEbVISizb3Zuva
KI1am29CMMF2k2ayb8TWpZbgxVRiO+Cw6j+BKZkxM7nvM85w31/3wHK3KDEB4A4MUv8DsN4+L3ZG
aKL5QfFiaYF+yGRepesNwSygHFWx6dWkifWQ1eAQk9b+Bx2XLxsN9tuSgqR0GV6EEaaelbNVEgvR
hRDrxMoc2j5uvm3dgWma+wLffNpfZHpV4Kmi8E85eyecQGYdoGByoKpy7R6F03HzwxrP355wBf9m
HM3DtRc5sI9HGJfKlzU2iMZI6AQLfasFIDlpSoelKS6vL/Bmi1doUrmLw90GE8cuJMNKfC7y5xFm
bLsLzHV0w83a0q3px6SzcNkWFFwPRD+ENDenOvIuaZRWGOw4HU2zdHaTymydI30M42CyZr/rZQOv
sjn2UCSduIXNsbl9q3q9QIKv7Kmo0Luz509TQdLmNJizpRukYNeBnL9/c2M2i1wZRdnbbWBFt/Cy
F7183eZv6SkkQnXq8I2ON+Cx7x271MHO5mZ0WkulGX0x8ONm3xiv0u+jzraixjghspTbAV3d+uW2
CVtFgmcAwJ+V8irZfKGjqNOLdvOtr435G07Nqxz2JCI5Y05kmReBXVEUuYYrjThxl9BqZwh8b1hQ
u465fGxgF9UN8SmXenGB2c0MkcW/vIJrcu0pJGZVuc0KUVs+MuhYsQPs7fxaSlU260YlBfD1vPtW
PHtiQJQdShQrdbFsZq6sj20iOF9FiVnm9Sx3d6LV3nu14VNhJZIaG3d6qmNSz58nrcK7It4XPuHK
YVcC1lryoHpLLYJT2YkyJIrJnTq9iC4tikIJpn/FUj+q3HPLicGU8OKKsHFZBC9HXnpHOWfqWeLR
PVgtuXdWEVw+6D53M8iNKXn3c4NirkRcvNEtbU5zaSkcthztQdjwZ9Cs2JDtHuXeE0qsQo0MYL9E
KhfR3w4QqfqwgsClcpP8p9FUA6tMCdRPmY82Eg7ftVy9j6EXy4mdyeDov+4PLYE4Qnl/uWcGuALc
XK9kVuZHLl83Hf/ooo0LqWf+Q8ABLQxbiINR+8uqpDfQppucZMsrkcaVqJgowRHlRQLVMLGjoGYF
d+4+cAK9HHbqjWCeBi64zUBbxYY6xqlZeeXuWZ7+FKoC56YHUkTCQrfdTn9p+6ErllYbmkjnGnL9
KIIB1qwevAGOkxxg3opLa8flp4DhWlgmWU6KTt1cybJ8ceMe4/GA+42IcD2IXR4z1wEKzJkSldHS
1cQHdsK8J6R72BW5Jdh91F46RhdPS/2HnrTmYYQCrYozHBxYG3VzKrCd9vub1m811rVC6zvb+LCR
EYu1vB0dVwIzcKUVSaNjrCJhb7wl3ZIAv8oJhi5fEXL+D6oFOcCQkgYGawoM00Kc0J5lWCkcnE6P
9W3PfAEr609kQRzHW9SOBhmiec1nLSJo/jnXPEUd3WO6RUnVFkQPKx7tEAjmHuXpUIkMMbtrO3zg
3k+1DjAGPAav2rQ6uS4gLtLEFlZAFFAAMrxIEVJKuwP1Bmx8w4hOOUIOJTOjGfQLusPhRNxsfSGm
SC9N0tTFwtf1XFqaPXtzX1Ndq18t30iZz/JeVnoS2zGCiAi2sDAe5kL99kw2HMmj0jUfN+J/aZo8
N3dUtt86EYmMbO7yT/pcv4Gtj2EZeGUh+x2pvYGMMnC/KtgdJ8eQbQokM4FOKMwSvA4AcLWA5AbB
xW1jrMqELEBX5pX+d57uK+tqxw49hFRvfY72FaSOK5+uvucZW4aSfQwAhFLtuEemBIW52EsYs/CU
+hW0r+RC5BRykRxhlT4WnA6Ke8VhJitWP71SAF0E7iYNm/sK0UF9FaB/FsaeNNwF5v2inlnXn8QH
1BCBkn6/fSaCOLFeveNN0mWEqSacvle3zJdr30zeIxhiBDpgdq8nDAxtKjzsddp62A6yRXmid0iw
XWKtGZdYgcNiHheR/yDWuZ3USgOW9caKVIvM44JcPkNmgaDMeVaSlKdBeqQxidn2ISIPrwKOq8pE
DKNrgumBZS4WJ5Vp386wcCa7b9w4HZ+jjFNi/xN2+O09MHBa4r5VCtfyeJ7CfhddcNFtaB20fPDY
y5G0YJf9ZR+vzNZINAYLWqxm08J1zw7YA/aygloZbQxFBPjYSstqWlNxptsJoax7brqqW/W23vhF
kY0w25uFyhGxaUgx59yGgC2SWc+AsUvN/gnY5C3TouwLeZNxzZec6ipfYmVJHwt9PiLUgE4thX6H
xUhOq7DlJBS1+BoauPYlyQyXUxxbuGul/aKkXJqsiBRcm7gOCipmvSJefNRpMV6VBIBB3jriLf+S
Su5O7rJ+3/DfQXtb+KQrN8w51QHdKDzdgBQl9v066FSG6SUDAd5q1LN/zjO2aEYDI++2g0crxygZ
WRmOlLhXR71kRapEaperqqIwDklXMiWpWrjdEJsgvtY9oWhZ1iDkangh1L1WknCdUEOkl/NZX4A4
dB1cogxRLwlO1OVwcLmTaCHJcdubCVoGD6+dx9mi+7DGJWjjJpnwv2YH/n56ZKbU3EXfOo5aHbxa
OhgYufuAsm5+bTBdoEC+ObAnXGxNwrwNr/eY/NRrpVInFhqtlILmuNkdb2wkyY8aPKhtP45XdmOT
NgrXQ0+Nsi7aByNQft7xtLhUoKgqMgqz4P8s0YiRsdXJn5S5PUVWBl77+jjoCGZXXNcedOEmmTYL
y0VaZbeurCjDFAu32DymdiztikkA7cY+9oP7bwtQZ3PQTgzS4ZBv++Yjt5bJbd29G78yDth/YeQ+
R2Uvq1GYLWqr92h7FgnSKcLmim5FGxE6zbpdLGJm8I/49uvRT3Wn1LJG6QhBZN9yfuS6a/1oLyzd
774AqfB7vAxGTNPTI0n7ceEjf9gIyiLjG6j5D9ejIpGwwN2DFcGi7YMQ7c5BzMLzJ+5uT3KhPyzE
1pgFrLAzTMLir7UmGEdVGhf5ccCQTvhkIRE69ymW3Vap3MxTxGeC3Fh2Yl/a0iaSrbNrEVcvGjEj
hnhLrjgkUgdqpy35Ty6315TrCFCaQX6D41Zq0zGpcvfTEG0GQkYuveU7Q7WAv0q+RgvkP0lacTEy
cxwkcaeeS8oCaC+LbkojB5TXOcs9njsSCFto13sE1b81AmQ4ssFqfjiRcaZHxGEUtKG8f2gWBX54
FIrZGj6uYlkHhLONMlcfqwktiErfkwfUAoJuf0OmrrNrSO0Tt5S++IReTX2hQ6Yb4SMzHjj+pMKu
8nQw4HzXix99EwTwA7nWDgb8bASnhdDY5MONH+3xU9dzYvIo/nKtpoTdatV/3UIhUXOJqMq4wCfd
LANM4Z+rpevrc8eA/DyL7+lJBiqZtIUjVWFQDcil6EVjZq1EoqC2Cdxtcg3obO6PaFrUXJJmyTZt
HgA9kn6FxE71xX+0/Y26Ix8eJueImY5nx72gEOM7+d9UvhNeNucNBN+Xy1tS7UDOqj7AfR3Nv46F
gGdD27mvFC6gYpzt8mQi/9GjP8PJfgGMZZdVaqJQ5n00D8Spx+ZJTxF4tlNWn2eO45rQrVNkP6ie
G27lA7dDSvYER+8BGcQW/izZT5VC8kGuuU84jsSdGmqHBC6kkOHVyqy1Vrp6FhMsOuBv2xZ+uRv5
G1/1i+qsKO4ZkjxFSDJOX61PxRg6EDTMv8v0fYXcUqHjTRoMDXoAHJWx7N7U/QAHSFMBied3Bf6X
0gwcBfqb+ssr53yw5+XweFhcvKh9aUuQmrdb1HV+7aL4g2Ol2aOaKkQJaq8L+8Yj+RoUl2UlmB3E
a8bKT5bqV+kWMV0oJZ/O4gN4IzrazLgS0OQeFafPqgtChBlYZgKQY7YfL76M5LgB5EikGJsvTRpr
kWyYdRZXF7imEjKvRGBzTb8yWfEqJ8EKk2fn0F6zoKAAJNGQqgVZWE6l3LkrfpQT3f7wLHNp3viA
uHX4bK72yMj4eFZfsF+YZPHttzuatxLmb2wfnLx6iQk2A1LgGfSFqWcNRiG2ZvFf0VjT+vF1W5OO
nK58jIdt/5vf5sPIS07rJC5UWWS/K40U364BtZtdKICIuJ0grRSpg5MHhueHVDXx7MsFMg2Qz5yo
4JwrSt7CnnbBjd6SyyBaR+BzfABo4RaT/xoUlBKnQTe6qqTjUYyP9+Zwwd01G150mreI/R12qz+E
OweCSGiuunPpzuoRNOCRvyKjeUmjEw23mpKNzuqmqdEHhD5l9nEJ5HiQuiy/RIF2aF/O8OfeE1p5
tuPbb8KwD0suW8Hnmc0dPVz8YvRxfJzK/Rg1GMIT/wHrl+iy89gkYv8m/VIRSJXQasfQl86Nkznp
4CJyFZCCHyQtPZeLvXtOpisRYgKeGFmVM7MTWj4XJV5EGoq6OCBRUXQNWLizQpaRYly26S+Tl5Es
e13ybytcAePuIHRyiKMD0KDu1VSME2N1IIgh/+CqxzcLa/8wd+0Qg6of8KSd+C4PEe4HZ4nkO1k0
Y+1DXPywbUs40zcIZt2x037zc/LcStzN0l5/kAYPv36wpaEIQrz8jYF8YIMZhlLhYzmoIthcSYCh
Udto3V+sHqJFpz2HnYGks6TLAVzM2ZXh0qPfnsFI6YteMUdrCoTTfZD2Hp1IDlM/6ujwjDjxjuse
Sp0WsI9CyKsuD0yOV7BRu1KqIlGiXBzNZW9pnNcnMs+YibdRLbUCnviBIzXMsSjPVAoTh4GA1EDt
fk8jATN3NHWiXOIOTCqZZ8mwwCFywQOwN6tgo0X1h7yQ2rR+KRZK/k2K6Kk7cK11BpCSkehIhugG
7bvPp8Kv45U4Hy+2wzyYkYoUtcvy7foQKjevzuxav4qFvKJ2ZS3W5TWDqpUZNYfMWuZRUP/1dRhw
8/A2B7jPoh9Bk0ODB9lj1AzkCjve9bn746U4eGKv3yeJ2Onaj+HBAEsAAZly89lba7NDOFurU/tB
4QbeVssk268LKCPqsDPaedZgNz4aRPnjM1uQNbwUVAuSVZLtGHGI+8GsbXZ6CY75GUqT1oCoCKlc
ZcXLTxlVL6fkm+m6H1Fbr2Q5uaavKp+WsSsi5wx9MQ+eWj/jix0W8ck1RZKVyfGZNzsJKtgJhB0q
21fqN+dU5slkwbnylY0YDgDZ5LYC6PBrLqK/+h1CVHlsIWaHLghmYHtDA6grTsffUVCfdr2/rN63
nXzLXfFek17gFATZmMy6DP5vPkHKV27ohg84hRlq6a9Du6JcIYwTbPx3L1jLUJ+Eq3PaVRnQEc9L
geyfNxo+GSWT0f7GaqivNsYrbqxTflSruWT+dEAz/PuvVJFnme529uIZqe5idyG3B5CaFNGI6CmB
5G/AMX+5lvUN/GF01NnSe3IGf/uzXGqIdjohjy2OqOYCATIOFCZ2FBk9pnCWgxpjfSaMI+X/fjoX
81taQFkukt067EDBbwBxNPvxJicLlOep0lexNAd2ZpvYaIAfCV4DEv/kd3zNkCgMOCCKGBhZ143v
zsRe/t23C6Jl8erwhB+M/lUSZV6amHe8GGPVMe4EVlZ23+6nLH9B0ayRUSswkOAQdVcsj/E6SVy2
LfQ6ZLIPWJqMo6AQvKJnY/6OrOr6kQMTPUxJJFxytszypOdAbPiEXgL1azRxklvd4uK6OsmkWZZv
DSTBO1Xd7fY7YR8xMGQOIXfF5QwjUXybBS/uNbujpVxhdykbo2d5VkjUUrSG+0KjOkbfFDIwms9X
I8jBrJF2vaGqyzlAqxPyAcOyMmQS7xv/7RUm2zHJCKXhhV9UeV8CnDT0GHst/YEuNUddd8MOTfmS
swYSzTX6T6jZ1ZNrlSwKGaxTA8dfVgxiXVAa7tnfNPJXRQt4Q9ZxUrEZM0EHJpJqzrx9v23r/tNe
EPhVCun1ICj7FjI/8c3K36Z5fNGZQITQhOGkcf+cqEQN0bDEYB7xejg3HwXACD0nTR4JN4qoUwIl
tAvcD287nTkjqT54FIAd8SLNaE4Azx/BY6+tiYfuesIpNHm7eKFCG4k6Bu0ESS3UioGp/lLNp8Sn
ZSQYglOfRnbRMgZdsJSddQ1CIpPj379LLE75j/k40Q6D7WRQX8Zsn551pkEdxcDMwI15I1ujDkwa
Vg3csYLdrFCtL6buo53ZaEX9nwV/+D8AmPJyKRfkjaihSepc/I3Ida3v4TW1r1ZUH9jvAGnpG6rO
h+IktLe9H7kHDbuYkn9ag/+B5KP/3XWWSw4Pk3mZ4TGj2mcWcHDxD29Pkw1be+vg0PSSp78jGE+S
o3XA9NiJ3GWCy87aFTDF4BduSAzR8Zkvmh1orWrqV2OVdeibC2OhfH+cII2p1da/+2HeKvP+p7cu
Tq8TFUTX659QqqyNC0yWOU6VJs70G/VIjDy5MZuE3HBtRokWMO24vxeY8RVQyKpDKXqbWf7DKoCk
0dCW4BoC6QTudxLJrChr/wS2QgenJS7yQHViTsT9MkJQDw9vIaMOPqxxJDQp/37A1EQy+cHidpYz
s2ZfhV4j5eT8kBr79EYm/+QNgVsBmDrrAJK3R++BG8hxDUyP4FQETLBMPwEuy8Cfie5IpJdeh3jf
1bjjVJouze3yNNdrPW/cSG0tmG1S/tlFMbf68Fi4OL5aSuUBDfzmVT81d7HJ9FxmfCmKHOi0bsu/
seMzEqi6SkEJ4t6jhLk77YuD5xi0YcPFNkfdVu2PZXiEivtgyl9j/ImyLN3FDfqyMCjOOq3ndlEf
gmU7PX3jZ9Bb+doP61J7vLrzH2EdtHpGAnRS6EGlxNM2n/PXoaf0WNxX9CBgKZNTlLafOi8Sc3xe
pGP9F8Haw0hMsO0RF0a3s+EV5aUIuLTz/bKL2eBB1rNWnpo4giNadxjHkSXpr4/h+7clY8aHSpMM
7qlkVCTBk8Tyd/gZwxAoBjGuIBHzI7Qrv3jBOYwRoE/oYTP4V7kPz1isE50X7Zrmxnvbu0OS0Q5Q
bSQXBNwsomKDqY++DOCGH6dGMx8ddblZECyajfVjzoctCSl0ihS3UyeYr7+em4LIUdd692e1wjgW
FrPElTkkdXyESReWo3QRaJa+7TxcTGsR+niMQXL2UblPvjWzFt8xRJPjvJq4k5KTOakHdoiff03P
C40jTkFt04OEVVEjeh3wgsjk4lfdwRcV4fGBcZUNaTq6ev6kHRishO06d0FkDpwJCIyE7+88VPLn
h9o1hpSpWyLRtcRHveS6TLaOIRG0cgVKhTU4ov7ThbkDVZYW1hqPJMpWwNzLp+dEFdgX1j7VCJj+
jAPRbRx5boi7vFzZtwU70brNi2jGq4pdWPAXPteU1vGEUUhb5+D0ZbIawnaDNs3E3AwTXMM4aQkI
To7Y1Jh5NANL/AobV3p4twhxEt8zzV1NU/DIyTsYE8Dopy3AYwJFNUUjLngGA6AEtEe6ST9gzHD7
6L8DVUufc9ZVmVezli4iMSuyKWNWKvb3ejfEEFR3u/XqZBEDcPwgZ4w6u6CQ8jhtVkhp+Qf9CBwV
8tjS0LqbN98sjXidbXjiUn3jAXaaGqKB5cPjRGs8+qpBK5e+m3llO8mvohsfxda58xJpkDm5qUUy
qrjl0zhI6p7onzcj+w2T9JB6NGCj9lJNWmtWglQzU5IFEoKUlNqCGnoDJz8P2uYT9f2f52aab9x/
41OaSJxzwfb98yLCYTNwA5h2u9tuvL8ebCbqKgB5arj0WVqvPxmb0BbwpIbAqNO2iZc5zY6eA8RE
J6a0H8yYzpqSkWQI33O9eMzRWqIqBhiXNCkpQHx3WU+IiU052FwEqF02UzSkSArFrurJG4jFNeLC
kNQkIeKpozHHbUlrysj3Af/xXJ5C6JGK4FW6lRAflp2nr7T08WCzXGlrZp5oVH4u1TnP8YyYnypF
58iPF1NC+0ULYjrOI4stpckVo8eXZow7V/HLpQ+2+y5HVpjgb7dDrZvwTJdxiCxUdBJkpCVeZb74
r3PzQY55QzAuBprL/4N+6LVxY6W1MRIlMR/iM389pqgfjqZniVEq5oEKpiJOepCP8W8myTiJQpFG
4CXqR6j+S+7fORY2QxPMWkuDNXWU8iXTO6U+c5QcPWuXRCxdvBd4Lci/H3d3p1VZrhldYA+vFNYZ
eJJhAObK93q23v24bqQDRUTJnA186Lp/huMrZ02bNph7quOv0QN24BdRbUAySGbHtLFgah+M76pV
K6K0Vj5/7T2CxwAUI75JNrHF0WElbo9xriHgCmJoTVRfW97xeZC2TpF4P/ZUKEpfCKGVQkkuzxOo
3pq90PSK22pYkHITq94/wM9e7D4/8GcFXa/oyR9d2sI+vBwpm+Oq25Dwq96Gd/AKjNuTjpe62Hyb
OuBT93M3XjSGhZfHInL0YAupixRIVjpV3JtmubwqduSxQdPgFYqUQ5J80i5VbMhc8iZswq82iznc
PYUEFvad540M/iXOQFLcyx+qzGFvm7Ipc1PadIikKtexh1S/fHqB8sWRcWoSmYdwIlksXkzIaQ2t
86efQx8ew1V8dvneELhB2NOunsQ0uiv1H57KVMu/TlOa19gv8fq2eH0xgnfjzaEy8Zbun+QseCXX
cts26Q9Onz9c9YXlg+jzHddJ/ehHzsBp1uGCdQdd5JgBsv5D8KoZMSYP0BAZFNq9y12g5gOsq6S/
lxzusJK90uDHaAWcGdvd+/mTokQPk2mMnKzmDzdUjGTo4I0GXxk8ucCbeDX3n41JHb3lXb0sU8mD
ztWJ+Qv3AdsOTk1+SsnKnnem5817VFRN6OipsDJ6ve4u/Jtv+6xUfF4KdiEq8spZBEHixxii1uiW
oJJjXxVPzkV1ajNQA/0TAtRxQuX9YVPVbfjW1mu0AIzguZ7dq5Gy1G3arAOdF8GBYtbu2DLaHm8m
LuMli03ibdZ9VfrknS/AJHF1zEGuo2FPNNwNflfx1RoMAGueM5i1UJczbJS55jIRyi577hgaeynE
tufLHY0b+eKGBwzHylVQxNkP2dcHvYUz+TahFKaWooTo19ErtOX2TbZnHccGDNARJhPClCjO2Jam
uayBvOOiGKoGRqbYK6CBrDQWsgOlsfcWx1WV6LoxfzTQkTyWB8Udgm0aif3NdLXyWm3hCjXdq68B
LW65MtoxpzYVqrOlMY12dFNt8WUsOpBkUKhAX8rzrLf/7zzu2VpbC7rCB2lHxF2PhGalsYevc/Od
ibVwg67nWxxLBK7ZadlX5qioK0CiEEvyH4zl+qZ7RE+Au6yK3R+Z9RynX/Gjmvn+uzcodLfTJVXR
MYErAYPrtbkBGHMDem+Fw2zSWvcEEU4hPQH3xBh0DhE01oXvp4OqyqjoqLJq0u4oLC7jkYbxfltl
q9o/JWLdFAolcFrpRemPigQCbWHH1yYs1R08d9gZA+jrWJkNNDnB8r432f1dGd2QJhUSvdCjriDj
HyVwyMoOgiUCnXAm7TxPLE4bgQ5N+pIiNx8s3hQCMwHN2qWlPEllhEfkqZZyQH8G9Xtn8yL1K3jR
+6FW0AYuzZJMEOHCFuxq8OLBmHZyzt494MkyIJNsW6+RN55oW/Nffm46hmPdPJ2ZXZaZNS2RDAvb
zgFKtTZ8SOCLKHds/QaQ0j2s5MgKoCNtsCL+F18jgVU01sJ5QsvF5HLmswAgNhD202otHOXg/mbk
Se1CVgWnMZke4l0w+apB8bibZy2R4E7YTvj6NWq3eRWpVBtgaMKOuVyOvjCo6Q+xkJC0gqc5doNW
1PpgW2bJMMQATclheTJDB12R12Fqo+QA8577IYxku+z0bQ9797+vPXt+r28+oVhqKVk/Ik6K6JoA
gNO7SbAS6KM6t3YQP12E4NE/TrWXjW5D92t4dYcsgWm2t6IdjT8b8DmwwGAdqdQC1LhACVYveopB
F1bvbOQw5RcvkgYeHC06s1dgpTx4Ci2wnC0LGu23Bm6DBlUZ+bbuo9hd+42QGhw8eYm5L9R+ku6f
mZZ50M4XLJXykT4TX9WCvQsthQ9J7GNXYsd23woH2VoTCrtWr8hpYlhuoVNxwkjKl3eLNyEJq0a7
FHEpJDSs4GSzpaZQtApY3dQKZcqYV5R8PIt1HU+SYTndsJRDNxejGHnI0d1Zj5m8ME4t5JVUs+HJ
7jF3kDQVgQNCf0+z/EAn3bSjTeXKZwN/w0asbW2zbe+gAbIfmQ8dyhMyx8pcH7Rv813cMuHaISAi
qruzuv/nFruimorXtoR8sGjEGkjeBJmh+X+TTrF8qPRabGsNFg3RNrfvNdUVhH+rjRu9WueEDOJW
o//vcDxD1rUHwWZq6OdBnbQINfh0E2XdhKdiFB+vTgweydntI4nT/1hw0EKsp5oloxT+xKTEMfHs
R8fbu1QbOI2m42AzTHHe0U/6JgRl4Jb7bYANADf2MIn0bLIHxoJNhgHC3ELz4DyZ/hw2jwvA6SYw
oHQZIrqMo0MqMzju5rqhBVfsllewq8lvzL3vZazy5nrCmmx+gmFtBSOkdtqnTHnn5WwSZngQrpaF
v4TNrTT8rKmrUijAH6rHuujUibFubXSanHcorDhUHmLLNWUrg28FbNLTw7FLNn5jVmgr5yYLw1W1
8dyV5dER3e5zNI5VM5XZ4VbneBmF69FlDXRTEcuE7iqOpWCcEdY6YM1dRDspqj3qcMGkoFb54Ie9
iaYHdWDDZmGAney0I6b7XUsoiY/Egiekr8CObu98+wXaSfgIlN+cB1EJN3Abk3CR5RK5GXxeruiV
IrS+SvDVWMrEL56maZA4/u8rLUvWkMY+iINEsNwAghmzZ+OAM7h8ltTz1Bam7lIoMnnt0nlI5DBj
m0NMseqzBifLUD/0FnZnUIXdjRY70A0XrDX3rp2RlryHAwqOQhupTiuwID8ZFNt5Jw/3c/epXuXZ
nvNf7OUIljDrkuxo3psNdxuTK7qRkIdMGm6tgdYjVNo14LKULfq9/bf7tby1BNBhZmr5DFWC52JB
8g3CHiY6QOAod4AknCnlDX/C2i7IZx0QTWHoo6ot4AzMzgtoj4cdklhgsXbd74avXVHDjdkSUzUu
ZbX6fLf+o5ZqqtVec3b6yWDgqX7TF+gowBMw62Mx12+ZpGo1x2P5ljdU/BLKv4CgkZmqNb0Nla5v
NbYzM93T5r3xM7TQzi/mIEfzVoe5TpFJcGWwuUOxaA+ykL/OA8knxeT8SAgWz6JExt9GSbXnK42O
cv918CBzlkK+l90KSevmGtjzEDjGUcPCX/Ruis5h99emqLj0n0WMxn6B60R9A3iN8n43q9HnJkIG
X2oas9st0ORjaHnH+QC84h/tV6Hpb2M0N2aHG4s2Krmk5h0kLXks2skvaTeYcLqps0P9jd0XfT5o
ejfIG+ORMYsRG/IHrrptPmE60k6qSoGhCaW5plhAo9uiHTKgg/h4eInsM0GrW+K/0F9CtQnt/yCj
Ckblt8R3BPrdhMnWK/p676uTsbpMGLvjK6NRz6FekhOn2xjJKZr+XVJu3VpKp8AC9yOlsr9OprXz
/xMY+mkKX9riLfES7MsKAi8ptY7k+c76FehUhKXzGRv5CpS470GqxTYbmB0dxBBZgpwKYk2TwiFR
r5+Fuze7l6HaX+HlKDDDOKC1DB4jvH7ktKNAQ3sThlQSEsEsuoPn4/rVBpX33B/Vq3O+v7IlyK4O
A/fvZC2WFD03BX/GY3ZWOKZv0WBmOmAASO1FRE1XJ763UsImz2IOl4z8wiK/lxn7qu/uLVmdQcnf
5hkQ11NLaco9YyeBy0IBlUoQYg8LQF1OqdqqBjsNx4ELWB5gXRtPN8WE2XvcPkr45MtqRcy5q9at
TmygPbr+63A0NFtYKLoNWhPRR7QyeRWfVLLAR+wKvB4XoL8Hc6LZroPNAqmNW4oABmNOTNkAMxCu
FhGxXGBYcUlWd29Byq0I4M+m8sihM15/gAhOSHg4TGcyyf/mHTByH0AC6OoGRQDXHfZsDO86V/PP
eZ0m14yGAC2z0T9hD3Znv8R/vscMxk9MKGvyhynguQf2WeG7P17gMhSoTCVasiwUUC+Qil7claBK
KK7sHFdqqfOsPTskSCzp1aJAyxl0OXWmQplX58sGRbOfAbreWgmPPjlAM/+/SihmfYEqT9NQjfeu
4W24GsNLghnJ1YEaV8U6avtPIIuX7rynFVyYMMpiYsbcbNzip0cu/qLEtbqUwW1uPd7tLKKuBaeq
lttUZkJ/0K6KetgEzJVmWh/TP80RrrEElVvA6RlpynAJBmoR7zWLbynuol0KVjlP+1LJgEyVxvSy
t1gY0G45OaszCuK9GTEjoMQqFVs93//StzxusiG1mKRv54aqB5BsSxoPPZ7srMvVARBVbdoIrFK5
fSXHRLo4RM1QFvBttMlFhvlWTuJHLRVlxSJQrwdfpsX6BkUz/d5OvzGoKH1bOAiYV3x43n3T9/Oz
K+rY7jCsR4LZxWdhukXfjKlyHmT4wzp3X/GA9eFQrSooh8hPUzb6lGRizKYHglCK0C/ooV42HURd
B8bPR1JimQMVXJCBNmv2U0O2GgLClS/ku4iGoJ6TJGKqUlVXIqmXcHl6uz9UOkvEftBJbYfhKG+t
UT3MDQ6tKBUI6wmn2tvsRwpk3TzB0VRHquHBBrdiO+4IPJ4wIe/QvraEUO/5LTrOQdKaaShl87i+
7ffSlRzZGkEo9Ci3BjOCu69VznSQLNDl/vAN5vr/iOEa+yX07jWansKatKM9dzTKHJtCfx95R8HU
tgl/49F7revz7S9HzfvtB0gZNjSmzvJ5bxqImzENBOEUvZbVyPeE5tH/xuWtZZNxSxLuixay5EDE
TFVbHhH16/9ESHwz9s9N7Tya0YyVf2IU8QvITUv1B2fHZ0NS4beDXA90sZqEqBp7D1gTIyQQivWA
FklNpPaYe9Of6FzE2xNEfGmsNHiC+T9hSRFi0enjR+55Ww+2SCGcvGfjt8+jrH98yF4KfX2Jl3wb
DoZkpq1Japgjh1yimHNJxcwBjnVP+Z9BE7iWbxQg+V2GRajLbFauwBIe7E4/nWmMz+6h797hnF/O
FNhYqLnvFrjmWCWsKFRDwDMQhuwc2jBYwkK6VDLFU3gYIukK6O5w+4owXbE51BaPffnEuk2TklL/
pST77Pwj1UXMS/2ArfFWBlRE1UlC0CMFdDZhz7oQQjkfAUIh8pQJVE5FEf77/Xi3TGe1Hs/Qd1c5
Bgz+cCD9Zwmi4d/ozZvGUx4ipxqeLgTIL5Vz8ayflaRct9lkSwCpfc0ZeIzsxo3qr3OT3nOkG8uK
b+Mvn9JWbRNMNtT3875+yD9O0IxRxTulNMRsCqyoYYK79yzPOA46+8UXn92BxTUpOlfl/bbl/zxe
y2CK5MQ6aRr/QElZUB3AIyLNBxo5pMh4oLm6YI7d7p1IJXetvUw5sVp63pCOKpMws9Idv1B9pcCD
KPW4nAZ4WWTOnYQS5X7SxgkrSLFmJlaw4iXu3KLXtwq+Z74ZHd53sd86elIMazpLFbpEtjihs425
iai4DeOt0sUfYeGUi2Sq68LDD4zXoZUwuJv/Ap0MddU1ETmDwGz7vQIkJy7Nkf32Fysktr2IktCy
mukgFyWXqDvtyW8He+FhfszPTExUqgZiZ7r7egKbbeHOPqKBIvu5KaPBLrqrc1etb2TkuEEAkiW6
IeKI2WTqtqsTcKuWP/h4nBIPgmkqrXgQvwzZVUWqLSIeFEXq19a0RS00ASNINEmU36QLvOVDlHLc
Y/ifSTBRxhP85h0R8Tm6kh/2BvL6V385Xc95heOZaHLXDPNpGsCgO+bSuKeHRMdukeUEZwxg7sKk
FBehbhYGaJFVhMFZ11UKMDeOOrtNrIgcrRRaf2T11P+uybSujzLMCWibnD9RBPzFJraB+jCnVQav
OkLJBJ0vTkcV2T2CLT5crs3FelqkRpaRRxHilWJk3xJcVkBCkUG+IE9Z3ZGbFi8qwzfQEmz8GRyP
Upwbo3n4ll5RfXqctJws5O0YE8KhSemSI4D573rLv+sVDzVy2VVkxXkQlWETuKZHeVsWWQFtLwHm
lZpZWlQ9wNF2eyM8Gec5yz9IpGZyKOXws84JPe/Fo2julr43PqcR6U5IK/3vu9xZN8TahZh+ONVM
PfdNXq/LCnKhMCX9IxSo6VUU4V3k6vRAHwadEBXihXQZK848AIWV+yl5DRzI2JjQYs9bL5i0wJrO
oMkZiKWPepYj6XZbgde7ly6kvtpuizO2hvjvObNEv4zI4vwmExwumPc7mBQWvAKya6J2S7i5CZeJ
VYrtF4EyBg1Fiw8stfWfm1TEUv5YRzBpl/OUVJkjtlT5OFjvGUjeUwgDbu9WdX5Tu/c7WPWeoADT
AlD3KiaE+QZa98wkhLN66l9FDn8/f9ph3nl5gsSpLW2xZJFFPV8IbFFcw9TW1C6Db/FaWdZH5Lxp
b6LP0s85DKdaM2WjsENP6sAwQAAaqgUlk8t/Fy0b7H0lUm6FPhQ8kzl90wg1PmdNhN4bz80KiLqP
m/18mAcwu76EhKXub5kNKE9N2fIb08YW8vr+/8FOckZX2GL5kVVCgjj2v0dRERGKWsmTmb0xQC1D
5Z42Vq4Y4pS4EUzEiETvDs3aIcz1Rr2sF9z4DUkm7FI6oxm+uSlXwInl/U/cTdHu7/hy7thxaJUO
eIP/YSCBEsyOsBfQddt4YjnRQM8vze8Aq6XD8bElPp6PXHhtqX8de+8eRfZlvsCdeUZ79KeQjZvG
N6oJxow0cDNeO+u21bpM3nlhW9s5rLzS0pJCWBKsygdK+A8gVXFMmFX4djhWSkhWZUEA01pmzWF/
oLY3UfafCvHpMh82AWlRIdQO0tIa2aLS2b+LMtPeP8U6QJkojsc318UiT5aWCpHR3HQcysV8INuh
Ffakj4YE7vFPOwoJgmKDP/BNMHSGvU2qqe8y1PUBn0452fAP9XBIVlXDj1H5v/H45wVVL6rdAMnj
OqC8617wJzSB2Gtg6ioZoVCLYflT7uLg/chmNsOCZPmkhQdC8P6sJhyeIYaaiVKzweXrJKrgrGbt
qgYjBevvReJfnj+s+OLPc4QFSsFp5rorPIt+rmIidk/n5xl4WwR1WpWwzxCREJVoLjpCAAmB78k5
d7nwuLGOzca3QjTn+MfcDOTXUa6JX0DGVK0TK90sjR7JpVthb1YTlRoJpFG2LYhUMS5Q5r+mjLsT
Eb7uSbNn0rPvLZpggWCZ0G1e6NqPskRudYkwnUnI/Zi4FBQuAD+c5Af1cL0qmXgpJYWJ7r+4IH0P
Edy54FrTDY5w+Z+rWwyUbFHtZp6aXBKBy1GVccqe7tjh/0S3yVsFdhLZl2FiFeahu2g2nUf5LnAA
a+wzEWMNNC/JUr31SOv1+Z2XmyG12Fzdi92bgvtHJ0g5MREDVN3osru9w+n3/COtlxzA51QMaBRJ
7B9/5FZiNdfiJUqXHjLxO+gxn095QLdbFrSquBXfrE1SepSoTSUiA1Vo4IaFoG/uhn18bBEd8a2w
s1P1SDkOJUOpmJD6x+QNnpM+Jp8RAX2Pv22dmOdiFiyb0jOgH1QkhuwgD+NYmcIYYYeJfzKhJ4or
F2qu/b0lUegWhXuJSCc7GULJXxrl0oF8B9fj393BU4/vQc3heAgT2mh3Wxv8ywYo5NagierSCb9Z
trkq2BdDze3+G2W0MSTwyycsR9nUGgamSGtidIoR7J8GCoazanUr6O4/Qj6sfbDZLtW575day8Hl
K6YJ4DW+uSRuKd+Yr78GrQe+LMSS+b9z99Pw2aqZbiCpsitIMLMSlnKu12ij+bNbFKpZkzPy2bLR
3J1OX5DO11ZKBQM71+JBMKgm0D5bPqCjHh0+MOzKLORrFRLRX8bM+JeMtZDCec8a+Mnjqi7ySifm
UHjrXBcBY8cTWMxrSjI42YY7QtArNxV/gr73M5lenxx/71x91rroTR6IeB7aiWtLhpUbscb18mq9
8OhIoMyTPZcA+7b2twjy0fkirkbaA45MFoHTJuZvayjaczTW1HGjkm+MaQSiTX1/H/bBkzqwgxll
Ah1WWMcvW7IvrQ/68BoHbMh0lkaPC3woi7c2cu6xHnecqOlEjsDQKuGSmOfHsPqpLny3LICjpQJE
AGPc3OM3qzQb1a1PHHm1JFwiusCEwLFTksWM1ecUs15FDJgT0Ccp5++9hG12vmpgRn14ZKO3ymn5
B1OMJTPFJwVcuIqnhCmmIaa+sBDqFcoYFFzpI7+nmG7jbJHO/FkO7A/lt9ptbzNpy4nSCdaoH5d9
yZCLsXHF4ZA6L+/chxb6YLFMfcbWaMGruuCuLxrm65Bd3tVVYNvEy7fHEoE5YlZc5RlJtLh8WUvT
G16IT64L35Uvj80Otrs/5IQc5Bruwur5iQiFkIw1Stz6W4Evw1p8N3gZ+ti3OtQ0FfVZA3k+qsuj
enBTH9DniotthCu/UViaW4GXG83UOhIexZi/Dco4ial//B1+QYdol2SpWYZsXL9tv2ytlIi8qrbY
BUdz2ixCpyo/40/oO48te1l5qgQWdh5FEfRrkO5Zo5342f510U735vy8fCmpMbC7b417BkvcLLdz
iu5BJ0dw64UUrw+dFvaLWE+Mg/2BUNvFKu8BIrNWkvpeM7MyglFj+PNdEWv3IRLmz7x5y1OXNZh4
XG2qTt3XMs8c8YGFwbpuQqLWYECLYj1e+jDLAyyiWeWakmD5gnUdwZ0WsDE7+P3nzD0DphOLxB1s
8Bu9jVEvtdk0Hqcb/GtniY7JSBDjadRrr6y1MvSONxy03TWQcUy67mDv9fcndAilsTEWiSJ3SloN
D+3iYhNEhnvsJzDBoTtN3ElbhqhpLMfHqkDagbbEPVYoK3A0w28Zjl2TuZDyX7mNbaLk8UjFlnNI
Kz2z0P1mqLIwDZbixgH4HQDiDydPMe5VzWfJJpZbbJJ/0wXPQDJQzM42PZDno+iQcPnrxkGoU4BC
N8KWDmPWeG4X/mlUeAPDdXztPaXQuLndqjQdBcV/lO9O7Wf7jo1E5RSjYFPiDeou2lA46XzyamZq
gcTcJyPPkVLcnJJ1A1OwbpfPEIFS59vmFBaHygs08tPD7tAXsRJ65Orrxop8axpNjyEV2boNRwvw
G1TbRmpQx+eZUTL6bjVFOyAvSRWvwwt0EREVJQdOFYqHvb62QNEmdMgT8jqboJxmlgmzWipYwbGE
GYnBAIV4L2TzzPv29SaPlSCv3wch+FJX1/YZc0tbziU1K0i+p9Q1fa3PYQ/p4rYFMFmKWGkB7S6Y
ahqTv4Rpjf4LisPt2UhLTWCDl1EvDE5GOx9ncqmoC1/PVriK/vHZqS8qku9PuTTViasmzhftAX8D
WS2nDhTFJGdpb4o9m8jqqDkDB4uNzFfxAL7hvgf6Udfrdox743OJgQKC1KXFm4tVzkBftyPFxTBV
SILXH9jb5qyvWjUjfR++vxNNk2uQaJJQArJRlhD3Kldg/tcmZqiREeMnYC/zu4GPSSOUByH6qECB
em3HKrmbotNRE6+LuSsJ8/EWL0GijmpBqUFLq+DUag7PO6PJVAjLlk4CVaJT+3RuO/J6wPFVf4ro
XygkO9SzC86kpG/9ARePK4qTEBjjgxf+AnHq8HCeoSQCuzdCuDN9+4kMEx0KVoyzixN42z6B6mF3
1w+XxqP1+RXMn9BJuWJIYt/RLzGhfhjn2abEiuM0XU/h0BXNKWhGLIDdrCgZ+t+jkBlHjk0xCfuQ
ENpZHDuOD/adf++2Phm5xyhP2G4JmwDjC/5H/RwDy5Vme1TdA0YnfWman3rWuKBE9YilX/czScaw
JjjpTwowHAKQf50KYYeZLNmy4laKPlNe7kusv+adVWCxkS+7/DlZipTXUYyCni7annu/mjkB/ndt
k/EPENt+RJ1TLqFrrChOidceJs8Oyjz+c+oOxF4srF+S9zhZ9r3+P0XJQlHiYrGJ1L1yd1U1pUZW
7m3jXGlkdCk4qqYUQ2AMAhTMMSMqADzqpMpY9DJZA4x3A/bxXbRtBtLP2/o5Me4eCM3xbA74Iex4
Knh60Ho5HTyPy6hO5olVqwhxlnTucDgRw7c5toCuX1Ur4ouUef3tQhDql1WpOSDTgORvyJUGtrS+
heiS5f2DRslPTKucQ7QUXf8aHe5QYfS3OFyVFkCgVJi/6anvYWrkuO+2VRgMHckpG8OqY7k1SOtw
BPuLlZ0bv+vj5lyP5CFvzZU2iB94x++rbmanwuKBA10lGP8zVrrHY5a8ub7CJtzVdrL0Ur/XSj/8
d0o5I65j99cpaO7rhfqmc6J5rn5sRtjYQHjBYlu3Wx4TJCw5fM4UhypV6e/hFZCjDdbU2Wq1uWP/
hVXTeMnek2nEGUD+3Uyqo43zAJeN+h3QZSAT6pGIFmcHoIUgelD0dEJm3eWmrWLVNnQca1Ou50uT
LPXYHdKmflB54mPZGjXrc+9ytuMzUy1sIzZiBpfvk632VCBYEVDF1AlX4HrSDzC4TgAmHrvhWnv8
wrQzB+5OytD4CKHRTPkyI9nT15040rABWaptc0nDFuZX8XJeYu89LpywCAY/CfugylKAmBwCHMMA
+rgdPGSG6up7tsj7D0kndzpMxLVtc95yG5xP+Kco0aphHoY1PBwUneIxgJV6gyHG9OPUqHcyCu1e
cTAbhZlocKHW1E1WvWHv3c90iLxdB5kU4k65AyNs/ROj+TkaFvmWyedJ1OFjPjwzloPRLlE/Ygku
6D9dgSoxL+PV0VJikKZnEFdYAt9e4wlQjYxnWK5TaJuv4DG1ZF4p8wUS/0O3yrdOI85yysuao0S4
z9BSjreTcs8STUQZtbWntXpGwlqjY87Ymc8Sjg6to8dF61FP56x9hFamviaYEVWATnLO4Vp5KdWW
d8IJM9+hpuXjydeZSiMOqS9C4Rx1g/J9DlgumtRTZRO9ZDKtZprnhFfep9LtY/uhPxtxeo91GNjr
BkU6dchB3aOYoJ3i3C2y5XbBVwNsc+Cr2d9MSM8Irj6xw0yYime1YydIpb4GHscL3+RQepNLDW6w
XYuW+q5thcMbLJd/palRWrrt0zKY5C8oWwWz1yWw/wy7soV5WtQDOAH35RwwEFoTooi1Ts2P/goW
RoOoRc/CtrMq/tEGKQEcKgjzwTaGf/cpVE5lnIZcBImEcexICbJDrxleexkta6T+uj8k69AUv3gO
nhA0fmJ7VImlnmlbcb3BBc5/RmaRPGcTOHTcE2RvS2sy4sw5J1Pmkz93ck4c76p9NgbS7K4eA/24
CI6DnEgmaNzaCoZCKfqfFlpA7OOzZzk8EISAdCHJ1uc+c0rAQe7V8CkMpGW3QGh60xXNzJKP4BA6
WCVDnlPhGaHWKhiyMcJ1sT+S39XbXLq2IaOH0fVrRd5d0xueUWXBntDLLqIyyiZknq3Lh/k/+HmX
fnDLT9sAJhEo1WWoxbs3e7UpK4wJlGsTTWhDQcXmNwGhz6E9ehNToEb2DZ5Isg69+2d3YUJ6St/c
dSp16B6Yn6Pv24Uqt/SqZcLM0LNoJA8QWdmj7OtDhYLntB/7b4pGxmmMfsOyabMmULN4WT2ZxfXH
yGFCb3syZDpYmrsoZnWQ0WwbJvSd3Vi3x0q5jh3qaVMRpUxQea++9gOjLKqjDYFLqpFbT/lXU6ic
88V57D247EPeIZZis3fROBBET8xAZQz0vxXYj4RqYlSuLPCgdxWOr1XQ0S3k0L5OjRLVpnUsZ/hB
4H8Z3ARJBjC7yvqpJxnR4kUWaweLySCdcs98I9S9TPn6JNjVgUf+Q2VkAmnnK7nVoNlaiahwuuDx
9WLhXj1KF6/dXGiKBP3ud0/wiaoihhMViGFnaNZgBNBLYhd6GIM8kLkQNDmeqNx4rZ7aq/DSpXxM
hHDOyR6w5Q/CLAK99m13DkKA0pcOg55oRPA7j/yuV7wNArWD2+9+VfU2ga4n++0NBM5NuNdyQF7u
GpL9JKyUmu8fz03h0dkzlEsr8y8qnpC64Lg12N2Au8oNz9CF8/Gp4ZFvnSm1zpT+fXa9InBWWPSm
Hhfmztg5ncpTRhSCUM6XNygROA2NbYbCxwsf1R9D/ScJ9/wnK4Bt3AfjhI9sjxQjxU2Vuj+4oBr7
8iCp+Ukk43N2jTWK3wWsh/8eY8dBGSjKybmGZctq6OCqY0znCSZ5ECK3mGgRhTF5tARVsH3rF1WS
fuUlAXl859LqhDp5Gwa3oVIMIsJ8vCDvQ3qlLeMpy280yFrI/sLrBkX5bAIhMByJ7cEf+l045bk4
2lCtHJCdFHGQMhAJ64INRoskLPMzrq3GChhV5czHMd2q/U6Ik2OGBvcca/Z+mJNvVHznuitB/JBX
yeo/pTwTP3+P9Dl2oX7XDywRqvATtBbelGp9Fbb6e6UBiy0rLo+WO6oDkB9ymBevd7mAclGvXf/O
P/TamEmPF1xQHKKFjpRky9W3DJ+1nOaCB3G3B33v2YbMTLulNt0/L54g5AH6b+i/D1TSNyja/FiS
Q+cA2tBJA6+NWaLhAXVuUOvYqKzPifOM7hY8Mgnn3TgvbFL6cPYimUfpCFZwICvfT3Yb7q49cJQM
ao/8O3GnZdgLGI6BYwCtMUiePCqRqUloKOgnEBq113WmF4JoMbFktk7KEjhAqDI2paP/uypNXf2W
LjGsgPPg/95sd817diluzCNRd6/tzfE1YMwNdFdbIyZpMMlGU04WtymFX9esCcixVhxrIfizdXYQ
elTikXxcf9Xy46lSbCEQ0Kvls6KyQPprrTggR0SuG07a+UD9v/4BEhYUZWpHmJ3VnVHOJxnIwW9s
ZVXRsSuOFpfvsjuuEPwWdfRE0FIe3RxWIxGwiyy69u2uQnZrPdNVALxIs+DshtgEkZCLAmWewj1b
raWC3POxV0lFwmhoTvBRTslF+Fuo8MvadnoJ9HcwoJIfoUCZagh5DZg2rPUGne4a4kse++9n0ehn
Vna3WpH2VI+QDGWOg5kevXRes9TFaJXE24rYj2qkzkIxoW0qEb4hZ3aInkzMj7DwSWeWTsFvhrKQ
P/ay6CpDQPhSuEqKZRIkYPKoiDgOIE6Y7XCYZrfzgouzSz0UnGrjN2LCtpkQuHkfMqtHkKMxWi0X
QMwsT+4OsRpGnNWJHRRgLmsD2XCQo6+HD7TLIGyggnq1JqGt4vq7iyhP09pFje3xPoYA+mHylwdj
M1unwORUPclZLS2GH0XmH742nWCCijnNcyISgDTQ184yIwHBvXi+mDvB7hK9XukX5Ky4TvCrqbiA
6orPgwSqA63zG/hCOkPBTuCkoCGfE9+AWCuM8Z/P590D01Xht2EYZzqfNYSnIXDAkmk7P2soY5uN
HU6xLu6PshsZbNWvkpixtCbRA3VDjl+hQiXw5uqNWhWBod/n/uly2cWyDYQLXCEDKeHW/fnM4p16
IKlrmbRF7Ro8zmIgXJR3x3TTg7PWuXJI7LLwud05cb/45XXn4/1AChUuOyZyzO/v1krR26j6g4yQ
vyOUpTFX3PjfYqaf1Y6ejFu/Jr8MXlqCMYO7TL6v2FXOQWix9xF1v/l1XuXiX/oRKOQmnnWR96uL
pt2Ozg3XIPuzoOfYDV1fdMA9Lw7ZPS8+22jrhX6qKu1sFE067/2OCVrxl4w225V8KEUI4TAjB9Cq
cuS5ars8vTTRPCNNsgnE9zofqd4kxr/FiLdsIKLX36mByTTSy6DxO2+GbYA0DasstDdVqVu1mYeO
ebYRSYH2mLkDfHg/YBBQAH7o8ybqAArQQcuuQvjfyckVx6iQJhmHrHjNWfg2QETmXI+0ApJn9OCs
j1SiuMJTz9ApwOKY9E68w24Jz/XLRn9b4HKQJF5zCoQhjRi/E17em/3EAxdZxF1x7oizy6WpKvye
Mpfm2aZfddPyLhyH/F+jY/T/6eCTmS8B1sYdDjL4cxi1/I8AmXyg19EO74a7IdBBz0aLsdt3EMsD
GkeNz1b1FtBQEztenjsgdvqc660farMqXzNPFAC60vXoPbGW+siH+tTKeVGxgGGvNvS4yLv1hdjE
RQCtrU6YfpdqeWuK4O0Giug8fokc0RxmgpoDm3mT/0lV1teLnKs/Rxb1V5qWHHmchYUton7tefqB
lheOWcCI5uHVMaj6XcjtaJBhUJ5CeYC9r/DtpIpjHsSRB+c8Wb8Nd8bVAt0WKXOHf8AblLXZdF4d
x63yrWbyNSjBwkOUZ8vgDWPgG4Zqp7jT+0+LmrVws8S2Lzfkxy3zV/qFoUSbGI8MqBCumxHXX2LC
bHn/xUb9XvBqIXjoFYXF20B0D9JnQZu+jrR2wNivQ467NwP7jcXXdWMePyGin8P5H0rOen16ciq9
FJbQyUTr0wA+k0klJc48UGBaGVkM+cpMEJi6YolEvTkgrUHHSl+Ko7lwEzbzXeITrhHYF5ooZfJ0
dty8IC2OstQM07ZkgTHG9CuF8MQ4GWURJxfRxq979p7mNO0nd2jQ52bEUO0R6uelf06kjeMfEPRx
iavH3YPDup6cQgw1WRTZ/R0YAqN2PFIqwVW614khpuHVpfy65RXNoFWQq15qfh2vHv4vT4PPEbDJ
o8b7Dv0mAogk7MqPBhvVmgtTBFfsEsmwI5W1fkWfkfOopFdts1oyfXJCXg1iV7d3MjRRMQy+/KAI
YlJFWIiF3R4NXJdRIiXsm5S/cZcAuY6rVDDE0a5U0mhhCsWtxvDMjyLJGJJVWhUm5sYS6YgMHJm8
SJcHi3GjX1KhTRk2pclG/s8NzwTnuUKdjmyFERbKwUbMI2q2XB9XxPeymy5dYx+EjfnwD3AogJr7
TAkS4zGDh2ykDooqVXzxLL6hEdnQUtTHDyt8LNtCwGXyB5ERDotlFhm6PyMEJ73VW+l9GHYjC33R
Nd3wKxoa+cnnm84nRRtHvVahb0cucPtZn3mFcK5QhE5ii5nmLHBtl70YgP+rFOS2FDzEeEQPPce0
Fo9iXoqBlo8RJFuziuTUAC8MFAvi1R9G1LXJB1JySQFAMjXa0GVBEB1gUG6DRyaBtsJdUagKNOfi
6+0BRJcqEeOGTCYzBPndAPbYlA1yP3QeLUcUp0Ldbf41fE108psGRJrkzVVpBBwiPdgL+VvjvQ8T
fDyUlZIIyxvy6XBdkIFsQhZfRhd8B66hpgW3IijniTt4eakJ5Mi5r9Uood8HoEhZXHBkSlgJJ5v2
mbMJsHR3x/ztEjILDQ55FviNLOGI+pmu+A6Q0QwHj20aZEHxQOmaHt8lN/qgMKes9fva/hY+PU5a
XCim2WEccr2J2zoNy1KTCFRdSbV6pF8RUxeZXcTYjBuIopA6wbfPGYUDmne3DmZiGdFsx1TUDs/N
MrjE3JFcTcB8sekT32LHqIK6lUoXxz4YyEPWEctxwhtyawGTM3PUHiNWevuQk4dymsq3b7eUWrjs
sA/QlHQocmQ8UqfoD3LcztTQ2Nk8mSueS2d/INpaq3ax/SEVq5gZKdWzgILLu4UKG6uQL4Vb2uEo
Ya8lw7ziIQJjnSRMsoYlY2rwO6U0yUDt4+Xp+xNXezXqjsT1lZUtG7d1SFGW0NXAF94KahAWr+FC
E/bcJOSV0d6v9e88PBocSDaEr905HwpvKpLy0sjeHL9NRyligMlweHO3g5V10CgnNpfnBCZi5ca9
HkrDgEki+woS3Spg16GkF7bjWSHxiBcfAs4EaZp/7Pa4oVDj/g8RoQBoINOeX9jWumqhVaKsf9Jf
ou+r+AAnJc8tm3JMzyQ6aubaRkRVMRyX2OA97wmWnHKlcqyg2QZfK8GqgzneZVqFTEhrKFoCvy8y
CiTC8Fbm2Wejn86K4BjxsLnRpNhDvFUUFX/Zwrsv5itMehf0DF90xHx+V97gy46SzEdSOirPO6SK
gBszxRdT2Lk51kXc4qGy/KZMX5iwMMX0000ar0+Xtx8k+N/l3JmeWHDuK52O+g5sadsC6xdWcLf7
WxvAd3bHgExuds595PEnblofShij00vgt/2A8aO1rGKXenUe3O3Xe9fyYmshC/CGd4H1ioHUdIme
jUvqE2TGyE8qbfUa3u/VQwOKBQ2bb/LcFV1k8Rt7skyAmb20oYME3P6sdBuoIlDti3dIaI8rnaCd
Ob8rYKOh0rHWq/CScnrYY8GCyyv/5URKHANGjOZ8BFoAyqOEZUEnsDystrEp5DNkYfxERtOUL0pa
95KCFHErdjJR4kPvVEaml4NkjybLtlqbgrnzaQmikAVl0ZvizR4c3mPYiogI2u0SequdaPR9Aear
ECz6+/N750ZmH+R6sq8duyfDHlxIR8a2ZOuHrF548LtYhtbCSISWIhx2R28zxHltI0lJpClyNnB+
QWdxjG+Bh/YuSGSZG/A1jowtnXSwJ+TMyPBDcosi3d/mytkjfbQsbVxvk8d2+F1JalQfBCHoq9VI
5ov3Tk7mctgfZtDhe4b38BdnOLcgBO7z0R+023tJIU9XpE7gHZZ0EZXUm3MwLBfV8nfWdyD1JfPJ
DI6olBS2qejs5zIo+tgBSB2P+T455OFmGbdu/GF44eujpsibX9eh7uporwoGlhOchKIkcZelNA2u
7pTumt6y0mG4/6i1MbMP7iUuy4oe8LiCi0txgKj+jBIU0KoKQNAxWaYX8KdZ1RIv2+2M4jaEeP6M
9wBXFSgK75C4WY4ZPXhVVEuqSl4GQZMAGDAJSRweS6MQrgZ7KEHJbuwoFg8mIoH22jBLrRTEokv5
UDBoZdr20oEnfdxCfmWe5ahd6aDH71edfqxEFcT1OKhoM3+m6H29LKgpi7rHqPojC6d1YCEyaBt1
PDUFKAcQN2XV3wfk/0raGIReUePlLGbd1FNQq8/6+MehjTaP0FDiLpkxEF61tIu4OzejSgVyZDmt
E67dBhYOo0sI/JnC1IcbBWgZQSEqU8fiaD3mq3lgF9z8ET2B/96U7FUbIYGzeAgNbNFgaEsdBP1i
d5b/Fs3u54xKjyHMZXn7DzlJoAUnMCTi+ciA6lTFgmpeMs80tDCSAHCP9EHvoAJ/EGqD+lKt2IIK
CfQaBec2V3oyQYhZIjQfGPndzG/Kk/hp/oBBD3tJVIlwIIXPVJL21/XGL7+NaKDeTmfjTD0cAKBa
7ITXRFoH6T0ebWFjKvUTSLzTeqUX8knFOiTMvDUP0afv2i+VTQBIUJCsqJATwCA/XUaVZlGtIKNC
PK4vLUzvlu7btWOwDk4Buuj5F+wl1V2kxTlYvZYn+kDNYfAhCiq03jrhGYnRJlgC1nTDX50M58nr
KQgdKUFCrdBLok8MQ7XLWt0dX4FENaGyT0LDHYbrnNXJJEEbD8JAn4hFNCaLEPv3o1mQHZOpf3vE
6bdRTepoNnB63OTVNX/m0++yKUmc75Nn/cEsqC766BBjkrILOMDoVqhwmf+gQ5cKZPbCAY4Nc+Iv
ZVnVkvDaweB5ZZqfGcUS2h/oY50086E1HCae7UaP8uLOLLEZKI+4+TpLQ9GPKYyiOyuTykJ36QRG
B+DwfWUjXRU7cQh2ohNA49AIW/7+51VV8fOdE4QnHdYKdi0COa3IXyc2R4e9MEN5uVX39PiiH+vo
Px2xQFukQGPS5HCYoYTfVghituuqRxteIML/Y05x+VV498V6g68RPkZ9Iu2q8yndoOVsi82ez2pR
cLGwhg9AxNDzfaRSVegGh+zocqvBR05wpGd2ZZ+0eN21x8ybKKOlg2JQB2jSWTT486BS7qzwMW71
r0WgbLaY7zpYLo16CzXUbTqRoaXV70Axvr7NsrDSlj86Yi8+8xvsfCRoX8HxP1lhndrm5knHiWT6
oSTzBdWiv+JDkYE72rk95ghUD37YK0MHXvwpxwFh9APkEeJy2I8XFbnkX6D7MseURGaq3vsNNqOb
GAeqEfQwARNvq2PQO+G5bYOtPCPP9TBZSJL7StyJ+m9Y15o+CmGPzNbIlWIbfDZCemw/cw65RvjX
/hXikXyXbmDF4dDnPBJWayi+S/XuXr3l1ZreyXxRy7ElgtFflPaFB7cr4j6zQrs+AIrpWE9K59So
pAG1pduUtkW91Bbomxj4Z6TmBrsCmChD94rbdz8utfVGlN52nlLki6w2lvC8R9PmLkVh3d8pPnQM
4pO80LYYTyZcl2jvseCP83eQFE4721QFbNLkVkEpBL37DyQgSEPpE0uiO/QnKkvK/BbLilx+TTGR
/b6pXUceVVgrVjyPi7cXRbo1u7iYd0UTzO5OYdyJMG5bl/RqQlAyJjEbrlLMSV2zHvQdT4qUeigB
mLTmhGl3wvBwD4YUOW20a6mVddpVAKn+A/YeU/AfMFyvrCopqO9rNGafr5baIoMH1wDUsThZuV3Y
eJl7aaf7LXUl4QVQ/fKxPLXaO3RiufG91/XUcEXawv+2jZvFX/avdQsZpZIeDZ4rtqfX03Tb5DMs
DMsWn7TNLCC76dgrwrFz2TloMVjZsib8PCp6lCHtc3R0nPjO/q7U0BL/ZV1JQsSSAqpxw6MnUSu/
SOzt89EaE+J1WD+ZwcOOTyrbNObSQKlj0v2veJA3s9O13XDk+jlPDnejguP00BR+3yeIPykOtHDU
DXN0pWNfZU3+EXEPpyFduirhNbp3OXEdJD+2G9eCZBgp7TAcVzZM4Mc4vWQtx6cdanc/h9sqbsOn
tcEi9cuotGACs+LbpB2gD5Yg0ZbufR45Ft+L77ajjtVW7pE+M2fROx13Wp+DO7qjiPctAQ7UcBGg
6hX2LzVgrrO+77a4yjiBpjlFlKSc6g9DmY4lcqdEQo2UgUBRHP5jorSZyf99lO/sboe1u9JDfQby
lsFF2IWimzkSKcQRvEC8WYewda4pRWrSVB9JGNCE2bjrpWhkUuFQiaabX9lhfFdtlsxBQBw6yJf7
jHLLcrWnnyN40KY/hjkIm8TudyQgJNwhaZaJOmeKkpyLAa3upuywZNS05MpMyWm2mYIH8sEFmX3t
xjPrQxpu4MJkkj0wLEAWvlroXhU10wzNk988m2/wYQw27TD1GeisYE96R9JBVDVoYguuMYCxD8bw
bW9m6uNIoRrhotQ8YScpA5VuJZMiwE6vg0m0aajjXyAMB2/4SrheslNyYeZPWZOY2CEr3SJkClFJ
HF7UF1uMLCbqATvKDV7FzSsLBIKP4KGAHOe2rdJ0PDnzHPROzkh0EDD9LOQkM54A3LN9R4AU8+wj
Lbi6HSAqDVoxB0RHez/fNwG6nn33L14PNolhVi6YmQ8F71VJqZpughZniJphiGzo7BGdbWX7QoqO
aebYdTdq7XbgXMp5FRIdH3jTRE80AiB4qvwBg7g+4ZDbPlh14oGMBVIJA/zJpnD9iC764XiY02TP
OMX5odKcloet8UXDTIZWymOTEjnfCIe6b51y8CVlJEQBB5we5J5V1FUA7tLPIZg0rA/Iii1TZNaT
uUsbfqnihWWRKH9lbeOD5TwsCJMkByLTECXmRlaW4FVwnW2Ooj/8J9qqYWj/a/BOsLJjlobOfMFe
u3kbN3j3yZdAhI9Xg5wEdeitl2kH1eTampx4aKGwIVktb7y0Q9FIqkoHUglgrHwHOZUzvkeXL09p
SZ7Agd0jYd8bpzQlvbwtUghih0x0UwRYzAlde1XgXfXdTLOEJrmvKzq+WysjKVIqSJH8mm6yNmVr
CP9A0Yjh+yJEAD0L0NwHCy+KJE7/O8CscMy6DNDMKzL58BIYALs7Vpp9Yz98/7oQ1tQv4aqdADMy
oniFLQQEgp7nFBRcCcXwrIPqgPabOJj2FHBAO3FmUxniAsEnPMdD9T+MQUw1oIo/Woxdxxhk7E8b
z+va0qdIWQ1JfYVCYWAqxoqdSgEIiqhyzDcJsBuaFhb9nCenBb92UTJ4vq0tHFJJ2IxqdWBfI8Q7
8X0b45HIifalyHCv7b6FHq8MHI+FYMqaeIjkTS3VGYp/1rmFuLprhuEnjsHZcHjQYICA/OMHl8cW
3tc1W84DP+6ilNkHldIiM/prFO6WzUWwh6N1JLBovE5/jaYcsRJfK7VBmOPwSAQGzZTWsBMl4pEw
1nizWQKgEDRJd6hZFIbWlc3uAYVv3HN90gaIkz88i6w3hDGaB3B4EkZgqZ0ceaF1hd4VuDWzhsEx
XqAx/6bYiYOGwisplJNHLLm9I0aAaxPBSqsY9DMSq7Q19M9rT3ovegfd5R47713d7ZIP7FoevabU
uVC3vzbkzzNnAn4enx6PMe2+JUrj2ErvZIT6s0LSEHcpamGk+6Hc/fGxxv0ugNdlPvZXGUdNRg9P
QnbFCIwzlwq7ott5968BJSsojWRWjJwyBTAa1iW+0lA7kLaG/OblBFRm+eqwzB2QvKkHPJnSMPsV
0V31/vQGHUVRqjFDQ0IwD78aKE44UGAnrgYoltp4iMPKs7QqCt8fPf4/DODM1PTCkpHoG6Ia7B4M
tBmwgduHXJBvtvu9Y91B02hNtbpgKFerAxbS99ywUb7eAFHBmZwd7i0gUXYOoJBJj78ZTHk1Yykv
g86iY675zKqw8lUwizSMc3sXX+ucc02dS9a2KpZVVHITZujsKA5fjHP8Y3w8q5FGoZWi8Y6mK67x
CIQ2fTjZfnXZBlfIsKqfjhYMrXytbtb9B+MOtc63CE/ay2/+soiySDqgC3rlaBEpSzFTSE+q+gKh
p/QEH5uGA33Tj4065fsZ7TqUI3gihBler2hTj39LIXU0CqUX4rJDcLgvFVlloRplS3eHFJMUwyof
CVlgqAn6dLpFvOxjPSLKD1lJY2y8rW+B+YMyyM+p9esAXYJx4WxrMPIFox0oX7V5HHM5QyaeUV8E
+N/wm3wY6VS7ZiyFnyvt0isq9FFydML13Szua7a83KEH3PXvYqqtAqyUH/LE9eHwWPXwyuxW9yKx
Tvae3jHL5NnCRa5trpbGsj5G2n/82sltF3piF2ecT+fQqtChYJSKl4rMJKEF2pFjDfhKUjuBW9QH
W1EsGXLzO1/Yngk6NvFlss+W2/dg2Og4wdCbbe8FytIFqIKSXCFtCX3YwetNhljQKzoSue2c4xst
SSkCYq+syt+aeAYBtJ7d4TZCmLfEh7eDAtjltz8KUno8bzd2ZKPym6AwGooj5hAZh0QkE4E16fKN
uHSaLi/bDY0kEQsM2d7qA72HeINz1tGT9GxPGrFxI+H0/4cZiG6ETH5wzglZg6p2xvSiXuW+Gg6X
BZ9Zsl8NiN0ksQO8mY8hnNpFdpRg65ZQi/ytceacstdUe+0l8pVG6osaTySEBWDUjdXcPW2uTe8N
m3UuhGFZT7Q/gYpcezzKKm2gBh7aiqfIi3uCXZ2kxk/1IpePs+vcT3vn9UpCVxUL2FPJ2ZrB9i3q
H7nXxcTK1Z2dNURnxBAJ7EXivb+Lz4dBpYtPpgywbwNmjWuA4kEc4gATQOcGCcXpTFoDngaUXVEB
jGQ2yL7KN48js6w5FSkUg356apmXQsMnMh1KFoMwZdlY/HDez//eC+9JCeLjZpS1InDsD4wtGJUA
8Bytx4emth4hGOExpDY2ilxIrJdZV6kxYb1HHG5yZLe2/uEvsew8j3Pm98PPjDeCYqeFUDepa1i/
I3IvyJpEARc8CJezWrAj5wrbqOErok8JBdwtmzZ6mrp5RB91xtS8EjLH3bHZLNBNrvOPjxjTYQ27
Yp54hc1vaFeNBjc9Bu94gKFSKgaspRN+2ABKDmMdcKqHHhzQtsThgPuBvjirkIa1HsrcqfxvFJ6/
T9zrK3Zt8bGJa9LWsqF4D0oxCf1lsafcnB31GMj4lrLZy+eqs22j/IjPN88nvrNpQXnuxdEOAEhB
2vI3v7p9EVLTqJaAu4NBNJkdP4ZqEeXyAFgggvWKAj2aBRJnWw0GL/e3Zdw5Id48jPfblMfTAF8P
uGLpOsVForwOx9fIm8VFxr+nxpFoAoUHAClFWE2vKsohHGaYgzQKpu0dlegjqC4ua5aFzqjLxuVf
ggV0EYYoGfWG1OgZo9sZUt1QKAcelUA6HnrCfJgM1byKs+qy3XKhza6ltngPeujfKEPGAp+F4a4M
YUK6hMEoC3TCIjXuPlI0Ac4MJ7RGp92iHMY9zKBBx4V8oznW2+S68PSX/9ecNtvzPfjvyqt6r/Iw
3bcaVjInzbHTh56zrnesRIWVE2MlAQQcHkMuZRhpfJTbQZMOdKcSeeX9G9/WWDEfiaGiddagyTFk
gxmmuJg5E4O7HEEuUlACqob9Fu7ljd38FrYw+VwD+BCk6KFnv6puXEZd+62j4lsH+cIWq6CbUayq
tcc9w/uwsXfMWIeC1tS7G1cillV2LgcplnlirRaB130IDSx8IK1Z4r6McCGAU11tCgu2SIET5NZ0
rp6x963UVMYjDxjm9AqzPX2dObA5hmYBPQScz3zWdshyw4gs8NZcAgx+C2d2m4MeS5SXM+EIVqXm
dM7wpz/NEPRP3qQZ13QRdBZFd5pAEQZ4/2JMcbAJsrhwT9MB0GBgsdyKPwmRXt8SrrftWybfQlAx
e3RCZWRnHddHe7Hs2VrunqufR2vP5lvmsXbJPNoOS1BiCmvB3KJwcxlFA66Wrkqb/XEcI+IYnzVr
M00qB2SV8jV8Bm2cX5i38aWjTumdelbXCaSABqjMe2pExDF4t6rm4bLYN3/8g49Mdts9t2dy2XaA
YDeEpmf90Gjbz1B7tvTbsqhW13Il+QozqSn7DIcJFgMaRYeL+OrONpSCeYWH7ME0qeKuhuZJLy9+
2QzmnIxmtyWVCGt1UnFmIDDJqQeeKY8xRnInGFbz1rwSnfU8Qg/wCpon3gTZyTADETZyJxz/rLFY
+Z86ETB9n7nHLpBb+9qvHHSfgqEJYkd6VxYQPxwS4t2HNGpXZJBcj/l3XacQ0EcPI6cHDoY3Q3Uw
UM/Ba/mthzXifEa8Eawk2hu2areO4+14KcDWJtlxf2vWEXfK+x2O1AHfOiIwJuAjeZ8iRHg5EJsA
65X4DxGX5ZdJ/gM+QIXuU5jZTmGw4Ivql1qr48t+HltStfHZAfUiWhxZVwFg9gZLkXlov39TmxXS
JpC0YPGkx6Q5jfhiAESQvm9SsCjK9hWHz21G8nyw+hHDqutDHiG0i3GL+7Y9s54H2f4u3hC5raC2
kexMLGPd/aeJVEOL3uI4Obl/laCjQ/ajU+4WE4/uEM6NFJg+P0Oh7+i7Eo79FU2Zjh+Gqndh2tQh
tny9hJ/JsJW1GtKlkj3d9X3qhqOFmt4pA0QFtD0cK8BlHvADKcgo20x5JWjF+7jbslbv8E4bDdzV
k7YGpUtuzvhs21zI94LLdxbjokVykJ+Mn7vJU5QEm4pmuaXLsjxIRvmuKNzcRSoRBNhfg05LEosE
iUDlhBZBNCt2/QoiiVJPDyBCeWQIiH6nxHYUEnQORg4fiIWWzS5wGfSBc0uE+FB/dUwggOeX7pxw
GWFSs9naGZhIb1W78teXPyX1sc0rdZp6m9lW/vnSkdueTple3Rtlztxbt0tob1hES011oj+KeG9Q
mFpTSiLbrGxgRYhFCo5A1V1qjupbbAGvm04xBP4OUQGx/L6t5nbDDZxM893vo/A0d2LgVGzzzoiq
l8PpvpSqipUbnceQu2m43dh/HWK7ZCjCoufG0N9Tq4jRwGuNglmQMGjnD5PbPWXF4mUcjr8L8bxo
lEjyDgIo1pv+d+RdKZgwBjvb7HTuxyk4gTUat7e7k2LYIPAwwNNrlGV0APftITuBeAGjq1EbGqsd
SIEe/kaRGHJBA5bghdkIxzGoxoXDTjNhDi/DpRSQrE2re2FKMEeYEQyoXdj0yRWeB+WIzs71rcU9
4yp6wDlgRe+UCKkE4sXIma60an9jDblGoKTJRgnSCys1P+ii4B0nei+u/h2BYN9YK9Yyi0tHYKa5
5ox+E4KbkWM4zBaPKXuQyDMV8Fn0Dv0CwLR/if5CvA5f0urB5/fNlri08zO/TLsHT0DMrAAcirgm
ny1GFn8OnzVVKh+QdkeBsrjqYAu7eMVdagvtKF7qTrJ1V7yjydsWVbKK4W17GG17r9SWwUzBV0iO
52LoaQteInDUtA51ck6CIFAXlPPTw9g1eCh7O8x4Zrvk7yZgtICqMqPUfPKNtyI8rAnmAidVCEwt
BwTGOQm3rEw4LW/KbH6wdhhik6JYHoSpJl6/Q6R+tkAJ7f9+rbfmOmprzxHrXhIzEw4cygFiodsx
EqkNBJIMVjUidQgjU+0+26eaxANvRnpTdn0QZH69NRhga0YYIr0mjR4dvTUJACo5OLpkdjIUNvAe
y0QgAO+lC2RxKiNU3e1n2UhIcsckkM4ryX1OZy9p9Juwqc81IbDIPU62Nn8YEti00a9rrH1jnlBs
youL4bJsiYXretuE9j2xoWTph5AkOOCEDRHAdOVTNi0UmZ+CJXcAMdiKVQlfK0EUUWII2tpj0e/L
jsFucVlbscW3eHKlizyYdw0l7w1utKKtgXFedC4EDnm8RaVZ77Pmz/sBDOKQ/EaNghw1rNrlfu71
MNzlnyvDDUIlf4DFCST13dnfUa96jStGqsONzskg68Npg5i+gI0Gq55CbUN+gkXhVQ36ToUkFWcv
zrODD+Npf09cvv9p4eq7qoCcrETpuP1n+7f/0+1OjJdEEt7moel7aDLkJ/obEWLHnsDSz+rfvpo8
C04cu+Mo+E3xmi+Qitmi2xYs5EtXJ3wfRDDONMi6xQKJPcGNrii4A6gMCBHJyziiByOiwP1CG/xb
1bKPOoXG61JrsKyni7UQuz9CgxaxOzoQeZYKD1CWmn/N5KbuumwFQC1C5lA/KVP73YlI5IAgMTrA
i/aBU9/Uuj64cHK3/8FzK3SkdIzZPpdo/G4rL5G3TbaSAIeLvXeEVO1wf9IvbgW7pNR62t61y99A
2PEgStC5/v4Z/ECT/lLIuJi+pDqYDKdohX7iYiOH99KAHY6HjGntQ9sL5NDArZOT5C4gPpwQszQb
T0WvEhausnduPQCpTP6f9x7SOGB5me6dFNSKSyvHargg6QxZtU53Hs7044h0cfZRKFgx2wekJlMR
UQLMLVD2CjqiawtBd9GQZBhY9u6bmHXopx9RJwaJr5mpmBg9RH4yD1AdyZUvZDdM68EeIa3jGm9f
iY15+lNvHn1nUIeN+iWCw54ExXO/w9+7qT13+LCx9Yt5ys3VNANs04v2TktK8cCADsLm/x5A+fmY
TmXXg+cO3YhFkF/gkTUR+D240hYgQrsMlYFMbhYlvV6peFRSqwiu6pXLR1Hx3JWb4hYDT3q/Hnw5
NuxTX0LhCZpPv4lUYxm7/WapZsIn0nIWX8EKG02Mw5kE7JIl/avNQtLzUs4Cm/seE5T8giR/E7M7
6AB0ZT3YgipgbiboPtwOeaE8o0Y5bs6CUP7320CS/ViO33joABE7qXywzKrr4FbcCAiEYHRhMQYA
WjW8KCLN1bW3ARCs0Kf9Q/9HdjceVRt8oqnv2qnjVsX23bqV4lkIiV17s/kphR/F8M1L1LGKMjQO
7tDAy0YUQnPfMmiqjoN1ON8efxml/h6DE9ljO7UzJwRNvE95055NgozhMPwe6tGfmg9KHTts2oUB
KYdh0D0FCMxa+sAsDUDkCyFXLKEE4DM5c+bQ4ZGh1mp91zOhqfQr0IJInrmy4fnYuyyqQ2NiwakW
PRLSLQxQl8wmSx3lDQX++xCxMN8BQ5zdU8YuOG8kxEQQOHZ8h3OhwgRuNhUQbnmorNJovmmNsPbr
2vo30oaV+y4i7yycxy/0OfpJCpK+XgSPCDEHx+OgQW5ED79mx1dwKgmydeQ2fO79jyweNYK6v0Ld
/TP+aNxzXlOXI/1II1ouZ4xajWbEiMnVaMopg+wQP9QcggREhU5epJ+DT3jXkHWpPGmq6dPxcxYE
OB3/dVwfOI4tRKPvdConiFO7GOCoTE+JNE75R7ZHuDKzajrcVO0HbHJlghtjSiOmLOuASl2SevEz
LMAEKlTFB113+DeXFiXzuw1sIfBaeFdyPV+lUktFIg7KJXBtoMjbHKElB4vgDmwhfH0l+KemUqIQ
dncpq3hIKsMaPaMmupYT60IN2Kl6sy/vS0W4wuwVm+zA3Z0HCShfWi0GR1a55qRBvDF6XPtxqBwZ
9lnJ2inBFmgojuZb935lAY0AMHqvTlQRlbHSBrHuDOId7Yfgdy4PQ+wsjfdrSYaa6C+xFZlxPOor
44x2fdzRx+xIHNt0owqZ/XyjvYgOctUa5RT64sXAUsJwy03KKJXHFgbNRgXThZG7P3SlYk1JYGc6
AEY76ED2xdSLXsUHNQ4kOK1vSnyAjK86BZJMG/ksPSZKX7x3eAK57uZshybVKLpdZLLPCq66hATQ
YXs2AngOT0C8qq4ESoOSQKLL5+z0XpGc296t2uB9dVb73amzWRwXmZRXCohwHDIYsuT01TPrP+z3
bzN5RKp69JByUOdt20BvwqfPIoOUzoC235jwRYBVAM+4QuLp9hvUC3iMsOGLhxpe5smf3SrP5DTv
eB0vN4ubEyqGZVYtazaZoUVmZBs83zBiOB4wDM007ZmEyON/hFbHtnfydt+/DbR94F1CD4NCy+Ci
YYRZTOcNOFr8SSiIyN76j3qV6sQZaa69pChx8ZfGXppqGvPy3xcBOfXzn6qlSkPjcuc47P39Erbr
GqC8FzYqjzQscSA0AdBY3oUPtuXOsisUjxCofqoCqXk9TW/DGai+qML5V23NnjDhO/aHxTsRxe8r
7z4oAAJ4sCShefa8TBlisVc4wYQTIClX1c/R2LKbYMgimDhsCzpBQC7Xqduj2d+UDfQGGofNGZzo
rDL3Xjm8HpJiWBTxIGvhFwW768POXYqTYEooyMGcTg2WTAi9NvvSH94kWI3ga+pErLvAf+9+sXTt
lYVqyiUUJyBc/hXo9yvNqCTv9HcZpFbF4JeeOgQI9oGy5I/hStvc4Gwd6hP5CpjvHoKU3W2gy5Ve
j2H3Ma2fA7ubuLiVUJCF/zQu6V/ixP70v748d7WWOwZdynDST6GY2rVTXqCmpe/khIEQrbL3/vd6
JcntdZxuLjI5J/PtfYvlhPq2vJr5uXmwhopt8HUiweanPg/qoGkg6D0QBMRuLQ5lbthVQTrOAfyx
eYDrm1B4rEt+mN1+Nli8Xibl7t2Fyow/qBY4GzLgFoV1Y9gBQIP0BsEyJzioKJ9h7NrrgrTqgW+y
v08YGK5X92qGQGBKqMI9TBIHRCF1qbIKVFmmnPIA3vvYX6w0FcZ7axMZeN5qxRDBylJWq4GXqj2p
RZimn9C2LX3ZS5w7e3tguULq7SXxVfTo+TupK8h5e7IQwevaQBiie+KE8qoCOfntgKctfgpieRad
wgWhh12iB34XJqXIeiVCha7LyoEQHtq60DL+Auw4WtYgOclBjWAgNn3euRutWrYfg0UR/jd9xTTr
UoOHmXMxHJY2E3ayckiBfjkzymAwFiAt53kx5yZp6tyhvhWKpePlL1JN5D0jGDkDy9q1fXzeIgaz
ehoAg6aTCPTB926oz5xHEN9rTjqn0B//uAW56DTt3HuF5weLDbcP0befs4AabwZFqFf2YoBH+B0q
M5BcOotrkWDNgASpW1orPkQN4nMy8D/gwczDdE8BAy7RlrI9S0sVtSfjTbLV/nZHirVpvWikEH9v
3ubncZ3BkgINsRydbM/Fj4pobi+OTJGTkey1eEYgpUwkLEGZZ3i34huxHw91fmtvdExSVJJZa5pn
wUhEsnZarAzs63O67MSZcot8/4G67fxhDBTrVl3B9oEtsNELtUWWZmZPmhtSSw1rv6HaxaiPVuM0
GN4+4qELO2tEsVy+evmZIwHPpS0C9JutYtX7SNOVf6FRB1TA9pJThG/XwzUCcMEo+BRX9xhml4ms
PiF8bKrjkCvJ/ttD5zROWAZMCrG5xAiZnvKruxOatwqPWobwk0/kS5Olh3qleZRo/QFcMJGkFg7o
RAJ2cgE7k/+su4/BAgYa5uoDGhIbTGDr4QPFYpCO+aJ5WAjLisMRfgCkkXSaUrKrH7azEveUmlzB
Y8d88drAsNyQDxE0OlwNQ772xAEA2n/OPaohe2fUOPnfrkkkcwJSYoWTU87Lb7a4T1a3wJwZI67g
XmxbWSxATgm8vJ7p/bhz+00EJMGxgoTr8qtvna1brFsAaix3Nu0tLSxC5sE7rHQPSnuAYmQcKTnS
CRtYjr/3Fq+i3LzrDlRJhF/KLmLWHdjSJauRG7uDRLi05DOw2e8/aGz/DVDi+JSkZcScpaXcgXJ4
ww8t1wtw+XSWx07g+vKSH5AzAURwguxUL4nXFodtaSWPyYYYXxr46JFbOW4sEiM8HMfoSNbjw9om
QEgpcVPOduPZ0m+AgiGMYn3DNRWX+P680je+6ufeIc0QRNhxNmyqaWdH2b18YBNBtL6vfi4arXbN
zifB0GMBaWNp3ENHWIU0dBjz31ZFeeGAwKrig2ipBGY0k2QCkcUhFXXSF6BdZRG5kLiklZqrsk94
wv9shVACcqNRWmOKlQetqFvqlhCr9r6igCyIaboYaC3syWV91MiQalaXK5j53+Z1KR55YxAkvjaI
9bGnsQegDK5xPhCi2/lSndByBfVE6a7GK5Hdyy0ekQGBe5l6B+6EmehyaNleSwEEBtnZ9wbJjQ0A
v9yM9tjFO69yp4tZxuWfBAgwXuUIqsq8yaMvibE0iPMBlIj0PDvAlfQgYe27wmnObkqr4j0HPZAK
o+L1K2+p6F/OEHuozGzktLij+24ObhlHhbrrcNtGCrpzTQmpy1ZFN/fWkpSbWRcLw3fV2AzUc3DQ
BiB+WIHVgUvFd1XswLHSfP7KxFNu2q7CpYwU+7ckZ5E9zeMWnx2nbFdWtWBQV0/h4FSDL7FPRLcq
ktUUIuwN4w0MCq0Xn6Tc5SUPFrD7LA1tJwkhbJOPSulVUMDCgIc208hmeqgEBCFLTun1gNU1U6/L
HQvO/u5N+VAq7TBSYIZlZY5F7mV8mT4318bctcrWBejrusgs03IoTKzz3vrcLA+BwOKwPiLa3jCy
lHKiZFUTPLdV0pn5ymC8pQNShF17rTdp+U0fWGw0ociXXMi/dFk7TkamYjBG0S/MZ/zL/6Mp4qcz
z7slfZs2AqlcZmMOAJHb2MKFGxhtDVIkalmJDAL32o9TW0KFXP2IRgCUGzildZvTTdSLrT6kOBF7
/G1ZhQNYW7O63eiRTTljuiPl3a7GmYQVuN0enmNyV5DSq3IbcdyZsKVyk6op/wOTDqjKevZnhkBy
h+2stCFjQO3l2dj9nitoLQFAaKOgibhNXocCgk1bzhsSTvR8LV+7gha/nyWBv673p/6T+p0z4Gl3
Nh9x2eCV6OxA2ySOnwuE1bg966p/H84a37/xvdGgMA9q579u7VcaqOcBXxlbNqN+L+N8v4JAyvbg
hpvj1oX4Dp+t4HVuUIRpc5vUREHvP2HeKxFZ74atiFGbVqhIzXMispf+Iq8xcnMRut3nlASCTcZo
YG1Wjm7ocsMIeMaYlCBgvHgEAc7ABj5iBNVdLUjdxqbGCF7MM31P/hn1EZR+6qa2lBjWj0ahyCF8
K7Y/PpLNII7NEbMc7gbrgxKAUedgDdz58usIY4nEO1Yqvbu8/cOZIV+cdLWPOSxiSCECBCpJ97h6
Mk4LTKQf5INSPxJH5xzyPscz+RDmRS3B/hbG56PC6VBlBhgFeETmusPKEzAOFhW0Oyqi2S19jkdG
9sAg5tnhrcA+f4p//P3hEtLIX641YvpPhO9Zitwcrt117f0xueAAq+k4eYpERiJB2zMweT6g9oTz
eeOPvH0K05NHNi3SklWbTf3f5Xyzc5IiH/8O3CCLzkisRNklio3Vpxvzswl481/Fmvoyh1S6ujwk
IXLqCfRDUuAAU92OHJHQUiuD+rbrO6uKXz167pNjitiLOcRyZIsIUXkXeDvEZr4bsprYZZnK6EYX
aOFK03FJUXtXGxMCLjeqOexU41j9brHVroDMCTyoScHXslYEq6EJDM0VgI1FnpgSG2oNBxKMzRCu
6kUaZFxxH0+rUvYSmf+4uZMl4u3+tdzI9XBfIT45uGILfT3wTsO/Mf3w/yDlKN/o5vigYZQAF2X1
BoY6C60wN15TRcVJaYSVLnMxIVdrjt8xlZf3gNYqlZSK72LS83pbNtH7O0u3OagNkOWqPOYIp2xH
q+qE072KVcgJop6/CQmEdefqjSTwjD7XfJNtu0RdbNyiZ/hB1azyYJWP8QAL+xX2COB07ezHQhX9
C3qZXtsi2ofLWd+1NZKD1U9fPEseP4gvPddrATu7kHhRcot8GK/7VGz03znXgUOkNhtEqkT/FPfV
H+WSOV+ZJU7RU1L2ubxIEon3Rt+hiDVt1UDnpJCBLjbhu6s45L9oi3FhmAWJQgSaA2QvHfwY3Jjt
d9LYXasQRtORI1SFNesmLLvX7ytF8i7FjrxPagvlBN5PXz9OdVMlhi0qUyZ2kuEaDGoF9ZiOJAwZ
zch65QlLo+mSfm7Su6nUcZiNigA2NIVbAEdpUCs/VyTPq0+p9CigxGdsKVP1Klol5XnHXnhkGUbJ
447BzT4h3cz9s+WlZJi2ybrLXGg6RGjUODNs299gKJA2vP5aZ6wD08z7bvS33QYwOWEqrFqmq7U4
yyUHo3vw/dejFFfRxhpcQlyuAqdBD0OkuemQ47U5gPhiHsH4BkR4w7Py+MUGF2I0YnWyIzIyk905
MIzid+eld9+0oNR2ak/Yf0njXnhDSFmTTjQ5UhRom8ks+mPW/nGN4znV4Dq5Y0pYr2zaN66SsccN
kcWTQSxP+FfJ8gfad7Z6RZMbZVyPeB7Sse+n++J9g8mIQkUwhWExPOnTul5uX9kyPydXltnfxpCj
9xApQeL4gBjYebMAz0Uw39ZuveqR8bD/QtVE3o+BnS/WI+qUCh27Svg52+of6bggHjkY5YNIvL57
IWjJn2pOadv+tp/46JjJs2sVIGVLPKvbSyvbrZJDX+vLLq0+kNiPNuwFYL/ksE3d2+3cNrguC/6r
KYW6OBZa8KiSnAPePhv9wuyNtytSMd0Np5+TeszhkcnjbSgzPgIiN2Yq/65Btpkgir54GhhTtrE8
uoYziDBmu2jI0/Zi1z07os9o1RChIwxnCWEdt2Bi/OfmOClhFqimlbQW4k0z6Gq/MKZRfZCaXWHb
0l5wDdSqbPIT890423OsII6cJGthS6vcJQfh+vT+9sLPLBXJzJ036WlE+QpIn1sq0CT2a/AwH/4O
3tLgG9XsXYwcBhZYtnbhw6/z9AyKmgybZeh2xQMdhlk6vAUlkNi3Mz7uSDMRFB9bR6mZX/vVGpYG
93wAkauopnmWa22xr679lPzTipM06blwRfsQpxdl95dSMEBBuCoDRARiLSbjXfzQxwwpMtED9W95
+MqfAOFbddFeZKhh6IbUKgQMFvr2fGnqBBiFcOFl0bnbcZk0V1jyJKfHFRPg4MJwrf/WYtxYG/Gg
XNnPciXWzETd8nRbvnatmAA7iNKaRrYLMw8vNdzPSe54UD9sVy5i4Hd3fRPTHOKBFXsW1Zmoj249
oxF66aiSO8fYHkRcPavvSMVy/QVMIJDoaZQYrbBW2MK5u2Ka5RHaWvM641eblOdsLKyihjmSMouH
+Y9SsRkeJM15T9KVYfthZssNGPlxBIcrpxy1s2qYZ+GD92FhcpzabNS2oA2swhj95j1XRBYdiY0B
aF95jPvRh3nrqsXVkRb/Ga9w70bSNA6r8qhMj/1nLUZpST6OdYdbztEjP3SzqbCDQ9XiCNh0ZaUu
Wefo9j8PRHCvh5aF4bQ2FKWp4iP+7a4ZtvRXcDwq38BhDZqoHoTpY7B27xEe6g+F+J/6FnLQ+j8U
MrfjGvKKVB3Wr3pjVtJoNvHKeTaEsqybvIPea33Oo3aefaO++yGjr0w3M/my2ZHvE9oZQ6u2ZUWc
P0H+94mbi5s9QnJ4fEBG6QqIVBKu7NolbjwOFFUV8/NCZedIXXNewbfnzbWyF2Egf8FEJosX9nzn
6F5lRNcqW9g8z0CkUseKXwjRriA74/CSO5WQRfZAuYMbvDfsIJuwCW0vIYqcWbvbheH6o4eFgf9C
/te842O6m/L+cr8rPj0c90bpeTWzRTVg34cegeN7gcgXKOEmoPCWxVNCx1G/r6yxqxZ0tOTzq9V4
EqP2V1+qcxwv1XRfoDbUwm6qD8EIuonhMpOVnOqKgZVt+QloueHWJ39ozA2h2B3ecUDWA0btq27f
GwwGUIeQnafQgfHVjOyf3UU9I0rVVQbA5rPbBN6EmkJJxyMAYK2qyGnFzupvyJ8eNVN9emtUMYnR
u8/xxKCGGs6fc159D1EJ2iolJklsxajpzeLPsRguBuMWDp4+CCbFi7DnItEaL4Vyc5QUq6S5QMaL
VlWw5qW++WCu9cX9I+vbOCysYElsFOCqvjJgFW2l19/ICIRYeOs17oWynXqVLgdGg8n50ZMBX2s/
16sEKuYCV/JsUNmD8D00zI+nXphkAbt3aosQh8SXlhC74EjfC7jz3neRxIV/4ohQIk1kURzl803n
FHYfMFttmlx1nNyBwOLohVWOMD8XCbkBMdn0mGQkyVxi8uvwUttJg8akXsYVu2CTB2ul8RXi36E4
gXxistYXe+6aUH9yobjA9/oUqQsaoZ+RkzPihy7mSwQIyTxPGikX4e1jBgqm8ja2gPpe9sjoXMYP
kdyv68cXZYQmFK6Gx6Hd31UbA29dnnKxWy1VBt+A+GzG33Vmukecmrpy8nAJtGq/URbDLcjL4b3X
A4+jD2cDqKNrMV5R/stbL6eU8GjKNDkumvhzmGPuk/BAs476qO8B9HgtcLLAJi73OeFRa13wfx4O
h8sjK79QSNQ2A5ok7yTmn5QbpxnhQ0r4W8rljl91rQdfM/+l+wMhQjfNeTqz1qeDilKVrUsFMNqY
EuVjvJbU6wXLq2482Q9hWrhAzML3pOBt0J8slsPH+uxzktNz577YoAKOIW6atYg2zBSQWMCjqSpO
v4yv5vDClABCmFFlrZ83tjytpKw/1PpHCuEpaPYe/HHqtUU1WrqsX9GBkCq05uGeJ6rP1OEnxwBg
flxwe4SR/cCeOu+PAtF4HHcFvaUrXnAHokn0KcGcjEwrp020yGDFQ0u/ut94rt+AaQuiRG1+llG4
In4Qeem8u4I1sokimDsK2Fe5MZSkSLcfGuT05+a2cwPrkzW0XEey7gksXjYnMcP+kN0R7bVkhmwq
TJaro9pYmKej20Voj2PxJnAWrSjprEMZaZTt5eV/izzOkk1Iu6CrjeyOOzgS8WycRAdA9ZXJBioB
YicCRhuyvgIvoIGglie8ga7knINIVOfKGGLPS2UYPmH/J8CrsLXBnpjvSF3weZ+zbmsSD4BJl3NC
w2r0v9c8w6pph7j9NadKYiTynfY33sYX5lH4MgRyMyLXxdKE62Ziz+rJZsGKeAh1zPaIvJ8AZLQO
bYJfsx9aBABO5vNooG5HGe495SvM8C/c4faFWoL1Dn5IfE2Yk34XvzuKeO5Uk8JXI/kpYsVY/Ib+
Lryek20J06b6r7ROarPMxVLexc0AOT4rRDRZ+XyvhdQkVHNmgmbVLAcFrm71llIR7lYD7Lx5UpxB
PskWhzIvmph9RKdJ/hjLOB8TFCeU4RXJRIA4+M1idAvyucfwnhDF5U2IDMOW5+k6Ltrn4t2FtBXh
32R6UyWV4RFwe3e/G0t19SZJb2SnIFoAYDFCBV/V/Utolav8Ghj2BKzGy6EsST7+Bd/J+vbCLKP0
MvkM5ou0mExrCUOJUpl5YuGvfQF8wQZj+tMe9DyIBnucJNaYL+WCC8KGXG5J9x6UViHaZrwH4fgK
bxtkCS1ljd4DfjdAUk8RBUuTt2Hn3cX2NwbvXdvnAtHHfilwZIZ89UhTlesiRpf7P3ZuXuOhCYe0
6oFYbI30GljclBtL4Qy1wZPNRs9XwC4ejC3c5vvg70WKZ6krZ9mTG+HgbBXq+HiKoE7iB6nvTG39
YwP8yDVQc5PNTP/FgNdVDgtxgr15gaBfsvL97eFDKrMEnFdekLO1oBIe4TJbGpsuHDEzT6Aylro0
BWwivV25ksKzx1C3b6e2AYQ0ijOeTFydY97TcCxLUi+Or+6zvmiEnY9pciVP352IKsZXiOflkGQk
K/qJMpqJTpCZgf22Iw5EY2MJAfNh1YYgLIygwjiUf2i80Ezfu3y96VQrTTxwfmKa5tPstdwZoo0e
FbaIfsvB/ysDmUEL11zX5GDIqJHs7rrlnqTEDsMita5AuC6J4TNO38hiadvayJxhiLkjQpgvgXSR
ioCbKWTJ9Qbdkax0Ct6riUn0kPQ2f6ug0iYUrJS1M8Gw0bzPjOFZqOVZFp4LFNMe5mNu5sT37CsN
SRh4loQ38dKamc+eTTOFZVLFxAot4Nzp+8KNuac59IfAj6VeKA+fiw0xmyvKHGt5nOWWerXDrF9W
QM5/Ly69faL5hr0QgsvXzAJR8Z565Fl8+dHb9jmX3+ynKRD6sBprBq0B+5+a0XiNS6XZ/M9Dzgxh
Li8qC8dMxWzbQfox3VDM5DreQbW3hZR3dlolQ0pS7tyFoWDJXUyy8yijUzsrOZiyWWGfT9nq2iSh
FCIKIBkcNwHoO9HyRboWXZ/nNoC809FFgN5WnvbxAi3muJTU/LbvVuEahASGWKxMqrQXXy7O2L3R
xi/UhRMEQL588Yf1mumDvE/2XP7UV0z4jexnGiBPf1PFbbhKlJK43K/PEXKwzg3FJ7ADf4pi4tOe
JCEm7ZPEUXNxpLIIk1RCjX9ajv48vF0LFh4lheFz00Rm6DSpuq2an5kfu282Qsp4u+DvYmxy0pnb
yaeBx23uS1XiX3xfAC/FMYhqHiBqoyyWSCPEsly0ko5wspoOqVuezUZpY4ZP8WkDdX2LjNKkP7xH
1gbB8rT/j7W96c9kmbywF1OHSJf4kjhQ3CwsFwwBKyfaJcfY8GJDZyIF+vIJuSeAJg9R2EndnLuu
GX251EfC4kiVYihYqyedP1vnHgNbSVnkDaDA9tgk2HHyOnlG69KP+LHH6PqwoOFXAdkhW9FW75+E
pRUQQO3ApxuNOJHXLaR8DsJoZNtlkO9ScUfbU6g/xGwgN+PgbNf0uCaPo60J/KlpQ4XE7tnCZv0K
16kavCmxfDBS0CgypBG/6O8VJBTn27FNFTo4m4deKK3yVVB0Z0b9vDeqRRRsTwF+DsE4g+0+JgQ7
38V1jlJTuBqrSMFAn/NL5U7R5wfuU9MoR0Q0NJgjD62gm/5Gw5UWgijEvxAhp29U2bplfV13K94A
4GUAvSdhF1LtXILif84DJ6E0W1sjHtD55jmj8rkJvjlC//W8jAX8av7lsRRxMENKBkyTAZoOo3O1
ah/8FJrqYlJROw8ufGUeSnYif9hwEVPn/BPwX5tJfpuggz/v2Mp1+jUKa0CvhxnNje1BW4ID+45G
GSWzoOtnNe4GC7Vk+7by4hnOs1gvI15mlq3F59ri3rIE5mnFnFTYkmAiNmKH2b9XmceArVMj3VGX
NwWjqmOWh9+o7wKWthQnDbiD0CcrD4qnlrUNHSwmPHexhqlYayWddtKX7hBeI6SJdGAXT/OhbwA0
DWbVwRoQyZOV1BGyqj/atBiwZRqtZiF1rqN/Mb6NaDd2bUDa3X4VYVaD1j4T3vHik92kIiaN5Cqz
UjN/cBGuDcdh8pV83hi0ETRKjcoeUzgNikU40YSPvD4c+KBOAmbPx+wcypxCleT3aAZMyOqr+yHE
QL6m1obWmueThAiYeObynE095kpGEWMGHrVxv2F38aisEjD7ThSC1ip2debpgpux0lnQqCfavtwk
O8bLFphF89upD24nW4wIgXeX8AO0vvqwFNYppDlLtKIaZU/DZT+AhtwePL6mIWnl0hkfUJ6lR1+t
Cfpw3rsZMF2zDebUUHCvJN+PPcY5pB5m54T8tlzJt3RXmwQfJbbWMQfbB5K5W3RkbvrDsZj2uimb
Ft69RakwuvV6/vPXK6aq+eu5tFDro/dtsI3jiM5XJQkzZWXbZ4u9KiYm0DLhf5/PVgKCS+Iw1EY/
V8fi/6S2EfLRViCusXLd4RGL1oh/zAPrTT4XFwwgbvIj30pA6pPMogLx7wW4uGgotj8SmnkAibCy
5kdS2UJKE2DX3lXdrKi9tJJQbcl5SXQOCNQjhsTGXuxg4IpoUjK4MHs2obKpjdzLGOCpnVj0vHc9
STDj2redyMPYD+vDvigxkr+yZfLzyXCtTdshWAkX/sJoRh4DYt8ee3rB5kuGwKgBZn8EowOCBqiy
ykELI3r5dJ7TxNsPNngc0zUWHI+QXiDRAJWjqANivdqtH37egE+VaM5i9DZ9zXDLGd6OX3qm7vBx
17UGbLUxzK7dKe3duZoKTZjVO/PKEbeCcHYO7aMT1fX/NTQ0J3qQNQz4yr+wiVtw1ubZAyFkQnus
x9J52Wlh3fgp+yFQphUGvOir89V9JtEF5gbf2iajcnMUqrwhjlPOq3Z0zX/i5FPk6mAhz6kPw+eO
X4MVyO2Ox+sxDgCSZPC7dBVGHbWQEjoHHga3mwxizEJXxHvPGaeG1pglfHWn9C7qXzRQ2FFLHbFN
7igRsofB/6uzlrgSZdFIMmC73QImej1Edhyg/vMQ74zhm2cz5Amx0rIRk4elXOv9kZkmP/i5Ed9K
2Xox+OZmIxJDPkJpkV5lKW6fnz6i5eVXcXNWeKuqSUXLwMRbeGOFJ1Onzhq/JXkQlB4bK4+fWsmj
4Gbni2gZxLsx1nERKl9brnAS7L3L4+nktm5qZeyFVMH8dr424/3U963GxxYOKlLo+CMHPbGzDp3M
PxWkVy5d45cz2+qfiM7fShp00piINoRgpk1GgUHxpJdIui8Bdr2vCKtWpXk4alnb17pNg374fifY
uB9C8ZizDzdYyqFtsvRGoFGua5QOn6DCnXk7NhGddpyGVTKTZtbaNp597KpQMCZ6WRnZXLIDJSjs
rj4sS8PAfK/70kPtEPxsbTVVZpTSLZmWsP5i33u5TLKGhkkOuxHuyeQxtzsVxHe9el4NW96JLVuD
3QgYnjyADqobxhX6df9W/ZHA7VkPBsGtrhFx2AVzRwgoRi2rgj/UrxFnqRP2XMrqz1i20jWLWCPy
oVNW36aa/s61Hd+Bw2ue2oIY7FIcYUiYkqLdVsj6RB5MtlhL3w0HW4qSvWwVbUHDkCGfmPjpLJNN
+YvuQlB+uAZgQ/zXY8cer0idEMQp01encx/Ao17EJxbHAzRUNDFS5h9q0jzL3LIseHwH48N96y/c
imENX+2JoOQYPctks1OvMinDB6jAsh3WjCE/Rmqu6OTsifOsloGNDJo9RevG6jEkrEbz5rw7naWv
joFodvWbXIWMZ+YBuUvliAu4//6uIeZwQnSzB+OoX+q5vkWaFK+V3OpkCFM1wB2LSYmXv6fzXLsP
XQsu623PeNOjCUWmZDqiE+CARMqbisOR6uUdoQ61aFoLMajZjnhE3G/DW5MBr4BnlU8kjVwKZDfg
mkaujcfb9KsRwHELJfEbjATRfI1444eKvsNwVHxwtRk7RxkiIT9XDwKwwDw+pDca7cOM7Q5d7mFu
xfd6y3AqyZNgRWt5fX+OquqSuBM4PIhod32WtUJKPTVJ1Eg8k/PmjBcrxLan613a5LvvQ9m2LAR9
vcUboCXcjEe1bHyxq27bdf3YLz3hTBROF3GrPq7zRBbgaZVNyJG4mTSIeGDPxwo1JKn6dUjpARZ+
sDuce17rcOuKYPk3P0KKmAq+9Z00QB2nMPy5/+J75JvSbK2RtJwGKpndJYY42vB/pbEXmJll07hJ
lwnEmCVO5VVdbuV3FJuhlInlDvhLWAMPdVvxa5Nto/jbDoKS0QG4Dr2XlKDbh/vR23BTg+RtKB4o
OaxffLB3yMZkKckuslTj/TPpyrO/nk9EPPammqaTi6Yy3F1gWxKwiFq9R2+N4l7pYYS/vzyQEy7I
r3eCjSJT8qID3JzkzbwflrZano07+g7dbcM1ONmelzd9Z35cJgyDCMZuIQipUR2h04+0YoS+965/
1o4bMbn2Lk26LV+G3gumjS34pzKlohjyl6u0nuLELeBhj+vj7D5a983Yay2m5lrf/nkA9v0UuKED
Gejn6bIASn3VKFol1in8clH+1Wj7Xl4QV3T2O8dOgMJ78+HcsHyuFFM7Pfj5atpUV2+Q7assrh+e
W47NgnYKS6wgGT/lVv/fHms39SyHqbcvxgRBbidDW130btvL8FoXc/S047/j9fwoSVK0nhA9ZvuX
+hnX+XoQ1z641waYbUzFEfpIo1DT51KmqwTiApsYUC9ew9VUbT91yL2aisKPLt6e2ZTfwjtfuvda
QZ6mu+3yfeN0eiPTw2+oLCLaRDWFFRLomWZfqBQd8De6VStQtHjrSWIY+zvKqjagxPvexA5hTnzc
4dO+5L6Y3JtWNvwG7QvzlyaWsNg+FOtVNgpHOcanQcC1TWMA+Tvbj9m01+3s0m6N0Bni/AJKWAqy
PYnnLwhiBA+MBCh5R7UeZ7FLxgMCPQxAz3eOqVcGamrQc+8IN/qgAsTmQDn4l9w12ZOhppjs8vLl
qG9XVgPcDmF6aotBclIgsblb0vVJg7Lxkuf+lKFowcnJbviQ+9XL15+NCJRyMJ2QLE3vWxFXgg3Q
8FCc+iraVmjGZcDuPSt6Yi3jq8L14a8l0rZCzAE0sVxwuuZnQZzh3DWHb/wE8ssvSqbB2PXzJ9hY
Q4HawXFll9ckbBsJtny7H7R3UNvuYn5GhBtoxWH3Fz6bnCUCEwrvs8Rnheinc+I4tzNhGIRYCiVt
uLF7Wfz2yV9DHf1AlSJ4FNXRbe/ARXKdvfpRtQ2i9taC4Lb/pmEoeYgnowvSgtjDCuWl5beyRHU/
688a89YHARkyHNCNDuZnK3S8lI6BzTh5E5e7Tpyf/g1fipYWsmLWi64DF1JOymyv8EqnNZpMKJID
/wEZ6+VSQZh3OLkqbo7UtFaL4rV3soF1qi3ckTsciIu6oU/ORMSXXscMzBsnAdFZW6rY4wmEldU7
bk30Tf00wuMJTTM+Jr6vZ2j8uH7B6Wt5VJIVNiwcVHuJdfpL+t0et7W0Ky3/YH3s4SDm+wozJOcW
EWGBS/enAFA+1n9nk0D4T4zRafb/eGoqUXqxlgS0IaeWrZjNuRbBvVq3/Jz7aTESAiZc3ZmTJCJQ
UBnT/UJ82Xhbruju3YynPt9GMBw3cGQt9+eGxg40iMBWO48wseIADGcUsC/+ozdqe9SPbVJRNTSl
vIqH300c2gzy4X9aluEgbO1p4bUHtdndWmeSxxBTirMYsbAUwgb8Nn5K0kXE8p/wnDxHcwqQIa/0
Rdt3K+C+Pfid6BqyB3Cl4p+gPH6wl2Z4rEvs7ZHu31EntlQD+xrlw/p78oQGMr98xfRw3mh/9tDp
1QQnGJxxWf/fyok7/3G5e91HSbkPhi53mhHtFZ5vteyCxDT6VCe2qdJbUFiCrFEgA4sKKU27tkon
zy/tV+MJQpYDjdJB0UrdNPD34rVV0zlygTvaN0X5g7wNGxprwUBTK5IkKA1N0T3NxxAnFnO16b9L
I5pm1m28tiDwjQz3bh2s33/UQIO4DivxGhGHCCNFqJQWcL/x90a+A0QBmhCfwprSXt7kfYxanemi
y3xdhK0ErPbF8+WpME5e1rQzmEBNvzZrFJ5PgCUreFMmXMSpzVjwGsJ7zL5IBJyr/LxOxXn2D8Ty
R2yGgKnAzmkbqVHnzVVO844V9uaqC6PvHpoWlCVMhLTkMedFB1XrWp06f9A/V0mxsvvltWcNtuGx
GXl42vUVt8XK3rzaMeRQMr06wddHlbfNip7iYEcmLEcEqRbyBSFoce9CzGTC2LOdJARcP+I4joOo
0vrpnocX1Qlr05WNLuLxQd4bOToGkc7u56QjgutvTXbzXLlGPBaFPVHqINTegaqeJ56pmnfWO3Q1
5Vv0/UU7syEkmGt/gjC24WsSRPBhlwrVFuUZnhxUBeOMlvScmZGw+MOKkqGfsBt1TRNZJnZHY9sN
+JrQOUpFliiyKe1BIu4WwKY5+Lqxe+ri4Sp9raOhMcZq02kfb/C4Nq7MbpDgZUhdIuwHGwKcLoLW
HXAO4W/81xvnUOqELtp7b5IrrdjrpUuP3Tzh3jtuOwdLyGA5A0SOVEJxQbG+TSuIfL8Iyb+O8G81
BzwVZzLGLoBGjsuFFwewmmK3GeLxaJBrqxoqISvUns5j6D8Vh65AOUGe/VPMzfcIkejIADcNpG3m
0cYcfFnOf5/w1f0SDHMzqqmqsMFgT2IaOuidb2IbCQSLdVxf8UzTbmYXn5fI31qyRxFCUicxZroh
mJk+SCEtuvfsHLoYcJL5NvEdkw60MePFIAIeqWkmLXzyijTh1lLQZt8PPJqjteVMlJ5VYED0rkyz
szMK/Qu2Ab9DRz8fttgLwkjnhRhSlX+fSGduHW6GBoFoWqDz6Ks8+wtY4qBdugsBlP9AAq88XqjO
p/So8Ln4NXtiukion3mpxBLjTStKEp0VSA+2beGwufp359LKzL4XdRYI41ddo4nXYRpaXzCCbaQ5
D0HKz2auIAonQ/pBRl5OSMlnkxM8liyiC8+gj5MTsPK+PfVHxF0YcCk5pVUDlEoNuYLocjci0JXl
jCSrBApO/CypJB8DYxEY9zkezLc3q1qyWT4nxuasHUJmdh8kSRsGJWFXdTtcW0TI/jZ2X7K7uZ9w
cDNh5BocsFl9fiETCPLVNTOM8tRjyZ0vsxb9rVOMJSiIeL0r+M9ZMC+23QxPcJyUhou4QHGmqAQB
WryDuGZivPHXDRHcmgZsPnOXKANH4mhh9k38RhRJoAXsViOMjL4lOFNoJU8hzBQE4A5n3j9pH6Wc
3gE3Oiw1jcZmNae+odVPIS0zZAIV7V1kitZ1i94UUrti69PLnWEQ3rFHQUNarQ7CNumI59V+hT6w
HBxKsO5shm1h44Rh7bJPHMyOde+O1Rp9qiGoby0JqihEH7hMIFe0VkJ/DWBUNw0rRWlHcMpLFPLG
YW+SFiyaeTPDOhrJCLEpRy/f7wS+A7QC3M9TCeD3nSWnkcA0QyxYnzjOcaMiPrefhIqXwWVRFaAk
00oI3WG9Ayq5nv6CdO856WySEIG5bNc8raQhICFLxa5alZa4P9ptS2dVUKFB7NbYkpfAXZQk1Low
KHQSpTjrF/x5AEdRrNdpYcr9RnQ37lnitCtTeHIuPU4GJlU7j/RfjDP68H7zmCUgIqEQEizb5GYw
oq/3nzxmSGR1gxxr7mS0ARoSo8El0CvqQVm5979DA2mwieXMGNm/wlvJgUcLedga1z6mreyJYtoD
P76tNsW380nW6Q3XzWzFcnsJFqh56h4cNxn5AVu/TScDY9uqAcpGF6DCLivohigVVvlF/B14ntLs
MWotdkeMQRxW6e1p0PrE//zHLLXumeJJx670ivG8f7XMSIy89ldPcvDjgccmsMSQIgNBLvJSx4Cc
i/caIJYswZz8cO2wqoiog/Up25j3WiNQAfRhT1sLciyqy96TaIDbYPKkOynDTO8IM+OA7v3vakIG
VH/MIffdl4lWHB7YMxF2wICPfYGNGgl83Lg9L7D4NO5OVwWyB/UeY7EHao2tMcIEeGY8GyS5N8EE
WiAOA/0SvlL2MOOnGWaEXZdgFZ+zMZj1uYSvnYB5Fwpz9ldbPLpq7mZ+HZ+ykpEVfpzu4udYR9rr
iBZTpQrvO3tJFsNjbjXOpeLugm8UreuCEGV1EuRpV+PvJpY7VBiJcC3+TzlD8MjEsQrXi3wAdZxL
fPGzEX81tLBbd/2GlwuyquP98Mj17nB+SctBGic9RpoucNXlS/VRHtAOxXzHITHaHrPFsYpkM64R
9mZh0uwFCjJyAt2dTUxEAbZAcekszbrI2aN19IKO/+QtUfEY46Vl7Uf1SFkVhRGSSmlg/hinJG3k
FQPbpLnFpDRZY4Xs7QosWTAvF4MU+rAH6uo6uTqjdylJHwGkWjZmb+koxqA99tCSOqokiHaQxefI
WFcnOiVrjIxOt/OO66jUTLcwpl0Am4dk5T4+s+EFxmCyUBzXaLc57Y4DSFa/Z3hSdxGxHzO2z8yJ
uxFgTS+t1WgeJoc9Eu7BpeQzaH06de3hj9GP02J0K+ahtzaJ041YQ/R/9JO1pNrND+B4c9oAQCof
CLitCKGwQosWf2pzaSSeITny4TkLpj09Du+m1typOkoYkoBeYKCVZQ+Ej2xCNsNXCzI62KuaASCS
25DfxUA0XB4PQYV1eh2nkiveEwTo7V9X7hE3Wa2F0Xs3COsGEKfbDzjBcTIVrJhXrVtZZ04K3zMe
evfKRPqgLJnSNWYtaxl9vysrKMZ1W/NQdUPfuW20Hry8q/+0UXPghSOC86m7tN15RQCg8wgckfmy
KM/PsQi2Wgo5HeewytKaAXt/SWh9CeqDzq9cin+wZEfhYDzy2KpPnhSZZOA18X8f+HlZpjpZ3hIe
jztfmGzcNdaSCnSiemZx8e3UO39f1mOIKes8oPx57n4hVJ5D9YS+uflHwDz9AESrpoetXFUrgCiN
9kPpJLoysP8QSY/Gj2Oxj2rX8TDZdEk2oZ1462MBusPghWx2u6kKgkuGaqN+kxh0KkJwKiA/KuIg
nMei+ZtT8OHwtxRkfbTmynBb/NImdbfyFUMQO8D6MrWT9RKx9yYLBZLVQWrvbS16LW28fvl3NpW8
f9MU8Ho+PRWlTNYrXOGCXkT8PDqnRlGltoO155Dm7rkBl7LcDbPbqkLA0MmZsQnP+Y9hUQ0UPyt9
DpeNeB0xcxBab5NMdQinwcnz8Ekho+F5Jtw/U/UiXWDaVXTWANKLpyZbvOPYSjvNHwk4EvzVIXr/
thQnnv4JnTxBZI+B1u3W8/q25dgx3cKixPvOFuKL1IiquaMo6LttxsXtxHq1Ark2zS+yWm81DWlf
rKqMMIi10fGcDIbO7AUHCaloiin91DUGTRxoCFSja5hqLzFSuRNdu1KJbQGzna9EbihpCUeukmYK
CE+vDmdnmNwgZhW3h1xy0ax3dknO1DWAx1JuFd2+ZX2fl8epQB77+UfqatQdE1QJYkQ7XtAVY84N
eBdGxkEMLtqMptQPnusquYSjwUtw0sCoeu9lr407mikKnMo9tBr5tw1+2QIia/DoDKYar74A/Ywt
rd/FqwReHJxfrnD8KKI3pjFdKeXIpncCnt7Tm7NljKG/wy41nuYNKkSx8RsQfGoQ1MUvFjfVcQT8
xSxfk1ECQ3HbUAEf3ePK7wzYwNklC7XbXCwT82uu282+vzjKxa8UUlk3vV36ZHNRasuMoI/hZ5x8
Pn4qAlQksd1l8LNda7gR2I3zDEBKsnm9B5r5T9QmrKZAfd6FnyVFu5EnYaTYsvW1UB5RaAXmaeRO
FOtHxPnYcpDAblJDf8z2arLQSC8MPdqpvdbs10b2W2qYJWLE2LHmhjKGlDCBlwDRm+F/gQ9pyCbZ
VqFWvuEzAeMUhh3C+vdF5aYC9vRxEix4oUt+JAPIwukhxemmsDl7ysOEWgYb8zuS6swsIntzBDGi
rjFnKLhNB4KwC3YzY0fwYCkVtix9TttLrNqXc8rObsF4Ts+tytboekchVhAA+baV1qIcMiyZQRSp
eUTrqNjhwT1+OHBRQ5Dme1muynsGFxzEn6NOjZ/oHWoIwll7pl3cdwzmwatuYLgh1aPSqD7J3QnU
weFhOPY46gUq36FY0UDz/4/nFpIBd9pFuAJ1HFpaRTqG7MJc5I7hcoh8RvTw1/qmY62sEnwbMo46
o5+2Skw3sVNe+eLu7GfUvl+ry0bcfXhc0CIctrFd29VnctVOTjeZkujCC9rjlTdku3Fa/4va25oi
JSZ7bQBGDM3RdhtcTPqJCDGn+zcm8Q4V/HIeGzMX4HTbdGB/IC6BXxsNBQXkX4pp6mv/CJ3GhfrO
S5+yda3/veAwhEJ892G1b+Gcqo1IHY+mt1ChTxbUKAp0vjbU/vmc0kHcWRV8h9tpgpKW1xh90QQn
pGH3DWAgr5W5QV0ZlaP0r2cxE4Hc4IisK3rGkz/bfe1i5FSq8ak8g9sc0RUTk/zS/ouySaDCSDfN
6c69GtQxhcZBud9YhBSuEZzV7PloW4e0fIikI7BgNRg7JkDs5TYb2dP8pN4bv8pFOcitNEm3++E7
Cc2ao7IdI94qw+/nW9ZVCc6bZp5rdKYGFOG+8FLZHUsA8lwgrXi5kQSN84btdprWQO0QHO759QtJ
G8m8TtiWaaqP7eZCPn+zt1ad1qMyJg1gS1MeqNllxkEoUAu/t12RcokDHlojJCVi7KPlLhB3SKfh
Oqp5ZjbAIUacEFB9deTT1YGBUCASJjX9S13U8w5CBwIXt4xpFfRb8zuWu0BQd06XKpiegrXbS2lA
orJNcxbFfubhlevvd4y+Xf7A1VcF9GmHH73E9IB3rmgaBPdmO6lUUPZfBpba7jhzP8QJIA1hD7iY
J8BVneutH3blnXg/9zI/qnFKW51i4a8JFVTzgc5v8g1w+TmL8zOLkOotelYu2baYa8B5twx1Woh/
m+nthD631Dtn9waVE2lW0ppISKUEGTyabhICU4ombBUI2dZmj+ALQL1UFBGDkLbd1Pjl8EixwFa5
X2+nfVRH6rJKEnwmPCGQMI/bluFdLTZvgWkbhhW28hGX9MjzVTTvhg8vDfa3c/Ve3iq36IvBIJrp
AYhPbeCZooGaU54k0Ub7lk7DdAI4M9ytb0YbjrWBNWnOjgvnTvF5q6m7HSTG/47V1mDztVgOGu2+
K6Sr+5gTDVYyf54WW5IYXkCjwjsQeOXuvDHPZZnUXC+UugNwLcW1ywKVxWbcehLYJMslY0I5kXqc
RQd3uoubRcGZ8puHZsMzRAsom8FLaJnU5TKr4Skpnuz8jTOpUjj3dpxcub4sa0MsxDMLDasleEGx
TQ+vF/QdWN87qIiO7tAJ3VcaB2/NsVXxsiC3SW18wqyGO3ALzlgPfA1ZJV1SBJIgZDIaDqKnKDQ2
Ve5uEexxIl0LGbBF9OEzQ0qKNAhnCWrhshCiBE6uGk8pI2YTE3yowo/FE+v7TZnA9sVG5lnp+EDU
sy7lDHvskJJGj4LNWFfOUrcN2GHT0Ht6Bff3aOXyrVciD++tEIBgj1FhA2OWVmSjL0e6C0ZlQTFA
NRWhMl7X9cn/Q2eVSiZyXCMHN255K7QBdV4EoIC9Gns/0bQj0pqfBR5l6DE45O7u6hYok/xohutT
FEdCakgOqe2Y7kkamg6OBRnxk1L8t8j8gKv7HBgMyT6UG0vosCdWdxzNZAzqRN04augbSDdU5ZW0
/tBpZsiQkDYDL/H2WR5GJyZdFmdCebfLx0QzCwQkCqIoCHEXiXqCKF3Fte4EnUjI9tJ5PxoGAKlp
yGD4aMAhWA+XF52PA0jGGqxLCvXJRitaVW3GTI2ZKukfTjVz1xmiR35F+9OaSq/Jy4df28L8Yxiq
5OY2m2XxDqM5lByF4a9uKf1XOwN/t0EXCRZ0XoGIEpO7wssYzy/L2EYdIzR9o0NZmnvP+4gcOc1F
AprkOnYVIsyBaL09zMBgI7Vml4zwIh+XTXVtZfQXtC0fFkoeVeiaPjTM266WipHZQiusNcQnBmRy
76gaOGYPBUn2dwH0zSP6NQxzPzDq5eXaCy3CX5evfkO6Q65GsL045QyADdsOzbcekA5+tw7TheB8
+WIJsQbjn4sA1fAyPnjwvQY1TIEoez+JmpzWh24cacXuDszH6A6Ha72Ypod1bCvYz7m0krboPpdN
lMyQuYe/hzA+s/h26M5aJ2YTqILFUfr1bM52ljrLmHu5J7ggSoaQP5pIAaW3TvZEmTlxr1dV39iY
WqXZJXYQVOERW7E5MONR4pNFib+2IhzayiS6S6lSJHtjgcHabdgShrrTRAT1nkmfQSyL7Q8kEvyg
nSU8F6XVAoCtHF6mVANoPTtlgE40QhiUcIA/JNDggRPSHe3161XTcOHYTqdAvPhCDemVPRY6Kuch
U3B1fFeynrkV1L8tvBwGpTr53UHLNxDNDlHTZoJcWTePvX8L6bTdSLeR7JQn2tH7azs8VZvJq6Oh
GeOkV78d/VB/CbQJvdK2GluCpY/VfpwRxklZiTdl4i3DofV5v6Uba9PUMsC/fvELmGhzVZAEnyex
kGUhO4lTFv+n3gzZYJuafaMc+Pe0junz41lg1K9JRIGE6hTlurdQX+7FQz89j018uhVMVmGmXQMa
xtEBJd1VL57v0p0+ceK4+BkGcI114mIrktoOqppRttEAa4EH77+GBi8X42hdQSPmF+66W3M0/M3E
QmFI6E/aKQ2cBhOZImGeqIduf2eneLl3gW7MT6arHmt0zRjl44VVkasrbAz96cNvI/D5mOYO5vKP
IQium7BY5e3La5j4spZ4cLti50++LWITnUkXCTOsdfPHXpvMC2j0GcUimMEpVep8FKNtAj/yw+Bp
/tynr76iroaB5Md6c9MZDnqNjtJsI5GQyDBGv8EhwtpZlIKoQGY+eFdFc8Ly5pmALROYo9eI45sm
E74v+wFnCYIGgWtG+tFS3HWcaHo464V4M5q2DjQxARmqfF+/GqRu9S5EWlwlMF+cfbVb4xeAHwlR
4ZKR6QA+cKLnOfremhF58XiX8aNuTguNmODE6eT2QpR2rTnTGUpN1eWtZNc+h6VdwBzYgAdeOdbC
0YDPQB9hR5hY/jOOoxB6XVHdikrWuUDKE1oSpgQRLPd0o9XZORzg8sIPm3gpUdeYUY9UJgy7SDLm
NcwKIdPYhBC3+ewkeG4v6EYVEG8I34m8PcBCFNMsZ/7X+c9bcEL7KDZGSWw47QZE337gSk6kaWAO
WHng7NNc92H9hRMS82NIM0PkVhpVIRlOxM3yQH11ElAMGnhCFh5WTed97K9US/Idv/hqWK5p3SNn
aGu//zF99moxEhLgymqnP88B05JDOwC1dzV/UUJQSdnB8VjLczPbGGtsrg8bmRUDYnrbTYjRPKzl
aP44X4nVZAuKJpZje2fhkF8hc1SBUaZ8/ajTwfqFg2Dc256aTwnVYiXL/G8sTLmYbucEzoyT6Arx
h/Kh/eTT4JPwo7IoXB7+f/PEEUycI/2OH5D5bGpSlXbVFHla6P60qc9MTeI5UB7EzJHEi6jDM4Ho
U4ZND96XG8poAxCjUbaxlzF4KUVKf+G0oWVhLbnRfH//C0/OE1anXWlkSdUg5ADE5azRC4ifIIBt
rBDY7HGs7kzkf+V6SR7gSFYOHeh8yfGFrysi0UQGRoO5UwqpFyAtZ3ZSQF59rFpI/VUMQJKu14Kl
+zboEjIPQiqZ8Ixv1Pp9EizX4w5PUHFO/6538lDvlo7yjKxRwD5MdTlvqLUsQnchtvJMizlHjWF4
34NeWSYS5SucKxy7hq+n8plWbNJ8pFMRBhAl/VWW/mE6hv1letvGmbbYOcyeB0sFtkbWqcHCbrNW
LfZuwz9GcYnrCASCLRpQF3KsjsdsGIzaekcvycf+6OSxK2QV9VGCRTnNikQ4xXR/nnfdmvv0N4OM
PRaOOfu9K3izSRJ+TbLCGw8Omz8CBS+Geb+J67xmEX0AMdAgLM2VMgQZzDLnyqnCerkSLSwuHp18
L+8CpADyelPQwiZEGbmg6qNoYjswH89/EPHaG011yn/H0Iyuktw478mim/b52/8m1o3cmbKzWpzK
oLDcSlC11OMtXimFBklqxp+/5FR3UlV3ghNL8DRMWHxsz/XDtfrgBIgwT9+uHOo3hX1Meuc/zLYt
meTvh/TQxFnprAs0CzykyxE7Aw6fdKl3Ni4HRME4G8QgeqDdr42U8ZPvbaxgEZs6JU8JGvVy9gMW
McczExQbwgYR9QNG/xk7iLgEdQd6fezYCuAXNGJX/svpMBkmnzhBvPM45U/+890D//cKtfql4+sQ
aWEZOS6iB76x01zg1AE8AaoHIBQ+tl1xQ8VoZnsty4BalL6DO7DMqKbgYlB+KL6EfzDQroDrO3iK
DguSOlWFIDuN8d1QU+3/INqqNLkJOEb55f4iDIwWQLIp1CRuK44P9JbWc3HNvbetTJqruTT4yyLD
dMIg40OXrO5EpDV8/9DMxg6E/A+wgWZtmvFkk9hw9mWP9otR2J8i3gl+XvWle5BxzjBv9i9o+OT1
CpGHU9IZg0hf+peO4sqwFdkOq/C4Tua7u1w8drPpkeOVE3N7VvQ6573OE/stJ3OAcyM5MdFZEhtn
v2lvE1sSw5HszsKtZ1s1+4AlLd6zxVB5ArDXq8LcGGViKZZxpHxcPvxBJjOIVUbZ+Fa4UOXHISqf
2rclPHtqbwoRdzlA+gW6hXkZD9v2aGsZuoBa0dij2Ry+a6b5N9g7x/OeJnFYU2XaekXXN2s1buJ0
0u5cKfrEFG8P2RuLsdNLIhsTQWy2bfJBSTdgxm3X+3fKny5neQtTh/jhkG3EaeNgKKJ6j0tUpisg
8X7Qe7znQkmj5kre3ZHBYa9CkhY4NB1QgGZv4dfwnn29yd5woUU0A5Ov6tLiLxh7i+5XMdiNdQFA
YK3XGG1kPJukyCTiX6t+PrIgz8YM2wWapOHGvXG9CoZha/zBV3M+zkFZq0JAfCrWwZTQfZVWk59L
3OjTKtMEPeBTrj/SFs47XAsgxwB7si5aeXzRtCmUEIWnYcAXBAuYHbGkyYK5EjAvTkC/VBPvNAEw
JpZyOxGgSls6nAROjfdMzALLj4IqECvgUVoY40XXkxjdVpTEmYGDSexJZjm7B3nV/DkXszGHg+hD
YFSB+WMQacfKrCDlOhin2YBu0ikAuyP91TNNYpayV+mCRzMFNC/gHka0a4M8GsNA/fVXT4f1pDw8
C8B700h6TS+A0NOfKtSa2B8XZ7AiwVHzKhscm1+L7Pghf4LgfC5o5teyN4F0RdpVMtg7mL/3fHsB
u4oDCMCzhcp5QQRSVX9u8YehQhGQaVdCXtgyOEDJh+QiAU8LNb0h8KY+l/2h0hfAFDDEcqerhQUp
4L2DEnuxRbS9eYdg5e3PiIppCHRatYQGo4lgau8rnF+qCdR5QoD0D7Zq6IMvESjIdLbWvxG+yN/a
E6xJc/k34UKKTUJOPLviSJ/+hCQlGCN87bszTWCsDFZBsGDL1DfR/Cg+s+7BDJsFRnXFTACBd3MY
T0oq2QOy8WaHpd0H7PzjGHksIFtDkUhbNnsw0IFctIDKv/9Vxs2EshkcaCBUoYqJMsaYTwU3nuvh
4ukohp/V+gzsVTGgbpW9JyAJTvFMIjkSpJnmhXqjckx6bczK4jDDoVaZ500u4kHofUqUi2yKq+/1
40URM/ljzSR5KNYDnwg3h/sE5lH6+YrLR95PRq890nHQ0Se9qFZ00B0kSWnqkzFtcX2BKHRR81WP
J71QmHduD3SU20FyhI0I0OlvSt5zaoVyM/7pI4HoZTmOHFRC6/o473Fv5RNoMGDqsiR85w2ZYQlz
7q8D0hYpCwV5Mh0zKYftiqcjWkrQdIXWmTy8ytdEt47tFEmbT6MOWTNh6msTQMmM0mXSxPr/qYf5
LFPA9qZ8rAoHFpcxcsDkKlCN3a5VjSMCtvWaFQRi101wmoC30569+tHZiq+IRYi9h7rMJLCl9spn
VzsWWD/TPQXnZufVoNF4wI+JqaNJyD9LVHLZ/wN9WIxyr5oTLMxYA6zvyvdONyX7q9c+eA+A6rxG
fGixnX49shYn13oGXVOBNRUvGIDwGKFu3crGK69+jgEZ8Tot9Ar198eyz0VGENKp1NdeUwc8TvhN
0yvpspvjbjVVfFmrlrYiM4XRXvPfTfwXsATw2PSTT7rCPsQyqD+87Ka0yCqhw0T1nfzj2m3bBnG8
v+x/pS6m0fgsr6VJLb0Evqsli0z23ami8Re1e1Z5xcleBoJbJDDoqaULy6RjXaE2mHgie02a15zo
+qHRRB0CLRozUh0Tw4aKznHdyy8yhGsto30mwYvxq6cWFKJ7Jn4aq7y0HIl9V0WW2JrPRRTIfRfF
OASMZYzWuJex5EXtW8YXlml3aVsUNL5b+Pw+Mc6GNmO+PffJQ2NKMzDDMQwk84YxlsTxik0GgG3K
MxSdfRxxwhvNse3N7Fy/6Z2H0PLv9mwB1MJl5mwE2OoJ5TItHbmvjEaaaFPGjU7m/ckHFIyK4TPx
obbuG+rFMTxL7Mb1CP3qydXidrm1itadcEABo+Y4XsyUMvKOZ1R0aoNcLzJcHW6wklyDXk0zh61W
s0zzhaUupIiU28TxQnPbDQctHbTf1aPdsENYO1iYaqdkyAlLhoHKkd+F3+XchwSRJo1RiR8ZP7kO
Ieh/+0UU4/pHzf+udPRKBnYUxWC88jetOZio7u1dIdsuXARDLHPRC+KsUpIGHVFzZ1mUIfktq83S
Dj95o16vzqGfWFVf5cgAcgX+BICMemdANuvIIcVVx+W1ID7Qqi9j/rSRAca05WVqLi0JQMpm4Cdm
c1B5rg5n6IbvGr6BBll/+SsMqpT9+PwHx+0b9LRJ2RNS1GZItYfTxL1KFUqJIJS57F2hEJCmikls
j+Xu39uDga3teK7hW6ZsT/7ik4wP3sKmJ5VdrYZLdE13F0c5ZolXX74UZ4s5VHhVuTvTt2oy+pNo
b7KeTYU5qoDW9IU0TqNBIXF2QltUzRtMXx/mHm0TeYEghgF+caxxdf/ZFhJ6f96Ac4CjnJrVb6ur
bOcrnElt1TH+yXGLs7SeCbc7GmjgMA0cOlOgLUZI8ECBgXS0p8Vbc1wVu2pdjHWaOXlEKN6hF7cO
5aceZd7WSAnZRvu/0rSzG1BCGZjXq/XKdsVB4zyLWJN8Lvjz2Rnhan1xBLRWwdORfCAwjmDOIyq9
jobla/uTGNNzP60iyG3GuqexcUjjEfZOK6EOB2aGHJNKgQFEegbg710EdCBkMcSN0sxDxlaysiOU
Mz4aTWgOA24orXHEizyGpsJC6uehDGkpnhSQ+mg0+PQ3zTyLR1kBJYYiqV3OpS1ptrU6ryUQmptB
qbBfVmMyjHNTBb5/PX0pohVGFj43OTdxeGlHY1rLi936q4kM+ED0NNqfbKCPeQNLePm2WAI3np2A
2szFntkNaNgfcMah0VZr43/WOsQFFihIPpXORy5nAsUAuLHNZ8YplXEWsW54k4mPvl/kfMXwGVDm
uclN1UjiAL7VpcqOCJnklh4CE9RxlH7kZd9dE3uPlU1pUxdrSJgUavIKLFOUckjRDB1UOoVyKMy5
C7+kIqXcCJItcWwg6gPczlS/KzdGz4zTSCYswqpTynlGIM9CidZxnmWPTlphpNPDZvyZnKXGJjuS
MsYFAw8Q5jyzQCP4WSOMJEqaxV28JfmhVZIRkJVYfWfbX3jL4gW5rw45Y+IFCj0l3hjIzYh5feVR
kR4Xg9/zh+lQ82o9vdPVH5ftUh13Bl+7WmcVau/WuCWl6bqdffn31gTg9/f6AqPbTLPlJd9/QNhT
s5/Rx4XFJCd38gFzebbv++2J/b5wZ/Do70VMZqXH82IAGLOBDxLsP9CZLmhJ9ea6lsWqkx6sE7gz
akYdpEOV/dKS5TPSucFEVJqrMqHClP6xiTqdXCtopKr4UFeTq4CHDwHlWugE2LopdUPkTMTKNccU
6nxEbF8oD182VswvYBWlUQak+V93jYv+RWwTjFSDzF0ZtFlI97HX1/kptXEM2AMCND3GSqK0nNPE
vds7WXTMhZ6xkih/yAV8ShV4bO/Na7EGt2YgHpjUGAdkD55A8rzSEHS0DuHU4wYnFDpSjnUjBnZ1
3bwvjmQ92UEi7bt9LNekmmsVtwu/tnp/Rc6u3migiUA3LXBnrSvPTmu9IweNPCcdzLRWfTEzKAw6
ol0s/hdNDIl48R+Ut4c2jWOFmZ7lUg8b+UmvaC/XmoJBIK9SmjkJTd6lkhZJLZS8efoFaXFGguZE
0diJROsPZRACYhYZAZ45FTYYxJTMPteIhZPc7Ml7pKnohL8178nias8OIHRfJQN0uLw9hiZD5k/r
eLILC1D80gI4PmSGzGRz1a3fE+vfPG4VEBXh7K73EWMNTgEGt9bOjYg5xnK+XMAIkQCMjDsiF+gj
nmX6es3PrGskOZY+rcvgX3OwD6VzoCfktCGzrgkh2F8aAfzubHRxA/jr1W6ljLEKIzO5mlXJ7au8
y2qqULn/KfyF7TXX0xi6PYvYjOM2+T0zzuODp9ecnGQg3CNgW9Fj9G+VzOH+M5AOGI9C0LpApxm0
cYT228QBMeENqkp0sEdYLMecwnpAdtbshm9mebFbCULp37e6x+nF8g2680iTodLgHTi56CppFb1e
CYygcPBZB8Iru3M5dDl9BNwccQo9VO4vYxtezHf2+CbYNFnGC8CsAkjQvh/ykg8wB07Rm1RqIqRs
CYBC25E+uYKMdLZDUjLsvvWKFNvxT0r255DZ1Ef9mDUtCjPAlncbY9vsKvncwAkj39AfTi9a8TQr
gzmgQGXuo/jNiiQsVdbeLbTQxk8D4r47sE6SV7tm6ElaRYzp+Ri5DE9MzmYAEs1C80e4cIeB5b8y
zouWPiHXy6eJmZMEhCQS3wFsEje7F24dhUedU06ONmcYFp83gpUicn4s8L86yRdrWU/vI8Q2/SRK
CcGdgwZ594ZAw8ztxRqA5wpLEuiMTLbOxYl1dOQlAHo22aC8fHbNbtfKvMD4FvKAv++nlIvTV5g2
MWTed8UFt2Jbf0NPxO+JDh6Yiv2di/puq2qpsE3B34cvwQpJPO+T7rNbGNJeAHr5O27GAf6RhR4s
hDe+45nav0J1rf8+JVRYEZ2YPQES7AT7R6OYzDVSb843nJuBipf58D4ZsUsSu9w2qgLo9/Q8YdDJ
VLZhrDEFxyvuMz4KH5xSMgDM+EptZhiX13rl7PCamXeQSP9VIo1RJWvV0PxeKnQWRb9ZSWtGxh0a
fT5okz7vCd4QKDHdO4PQIz7+XLVbjxMdBWJrEBiT+VYV42fUCFIuDDcsxE3hyDXSqhIMv4qm2tjy
3toV9DE6yEU5ywQV5YFnkUA77YRpjPcb3MRpHor/N09iTQ3wJLXMhE4e0kxhR/wIu1hU/5rLVmqs
yaBaOEoa6EF2CG7lPpbHQq5O2wDIFk5QO/6qrnYEuGj1L5nA4waRb5+QP9ePEhQrRQwz3n/OaYDI
ZxrihQh2ANielVpB7ndTmoH2eB8gVcJjhbc9DVWN9jqTa8ZehCopn2+ubpAOu6GSiKUMcaIyev5R
xPi2WdMJcoy/fK+59VzLY/sYLbpUbKVjoatpFZy1b0m30dRSX92llRWV8m+ySWoRSNlvCj9ecsvy
EuBf8TVWpAnwhLUvdrvN2xafWGJjMAjwfSDYRX/BjaZ73j6dEGBLnSbDxcdUAgmmiR9XGTvUPD7h
eYFnrF7tFlWytXLKiKCcmw6OynLTU32eDOJ3MExiuUty6GuEBxw6ybgYekbeDMUVEBpaXUUo6Cwy
ziWNlVsFWECitQLKRg52ylCB2BX9rLtWWAlttGnGMB1n4RECrfzFPQKIr/DJ/TJHvEVLicvwfakc
2oKQb6NIeDPxUj0fXDixZQ51IPE/ffb7/18MVIeAMZZ/3B81QgKZGLwWwRvnMlU2Kd69RDYX+Rel
mNdNuJYVMjB6PtwewgdwY7BWml+jvD3PQGauzZ1XGjlYFnPAUnmioUN9FaODwLdiiamIJhvZ6M9J
AYzNH1jh7GVS+DeoUj/3zt/I03kUXs5bkYtE+lPAXAcD035esjCrgOx59Jl//Y44DtKlRMsrt290
WS8XNR8nl67bpXa0JExS0eMNZ/SFvxzYijiUdFWZ2uy1C1ZTwcKe/y4oLSnew7pIvvmmeZ4om8ts
Q48wt3TKOTfjouMLgtXYHg3YqzCYyLnXmBO0mNSBjNYj2pfUYZszZQP2QY8MpP7P1GAhczBD04Po
lnRXdVNpNyYL7vW+9WAyVpV/IqK2c+ryeocUplw2+CtMeKBiBUDvSLWnT3x2aP26HV+5xJfywCfH
4/S5LwgpJ/Rt5m33N7FbFmTupDLHl14+R8pvAohIgCmsobLVYTgZXVpemjy0NviykZv5uBEiD3kp
liERXKhJWVmkJfLr7aZkKvrDSHjCKRp9fX05M9mdQDsx7CwZ/FhlytmJ8SBRNlArsi43a0J7VC86
cCnTzLlibF5nzaIyppCmzSAcS7x9Od8dk4WTII73TqBwGIDU6g2dCrPgBcIVHNDvaLOmqNqCXEJp
3k7luhHSTrvgnn0rnnICeBxEox7DnpvvHezcQIhoUIAu1RmvbfyGdSzES9sGV41ThRmyheiGZ+ZO
+ijjufW1ZWxurVwQMhXae+V/dKnEzTo07q3yOfJ/XlmHsQngV3pnoasDgQQmE4f/Y6MAOST7RtVf
qX2+xDxHCBB9jmdJaY1R1e937QUu9FMAZiesmpMMInRl25CBpKO58ZgJHlUwjdaDS7WnnOJelY1m
i8VvT9xywA36KjKF68ocB3toCSIq0NYfxQ81S/TJF76pubIc9Vozw6/ARd0XMQgCxLa0omuIDHY6
IFMoYJMpvH+8dByBJEwqEhKKvAfwGvSMML/OFwdcnNzj7vHnIcx4jG28KHfK3nEL1LQXT83uVsfn
tvzmwNt09P65Qy9Wu1K1NWyJfMZiMA73Xu9lXFlEPG5QZNfpWjZ9gCDXjaA8MoL94WKJ6kGvU//c
sGqfCZMIey5EaYWPZo6fFfvA1/PMgXLj5fCd7j0Hy9++iZ3e5OXD/d2dSZ7WOGQKfLxU7xBoAxJf
crle2/irJfxfPh4tmLcR9bDQaujA8sO/uGvPhZpVpw69yuh581VBHmPS0Kxhs4uoh70U+Se8id6c
Cr7Y8Mg6YPW72qU8w5Tu+KMCyDeQ4u9z6i0O2Jqcfh9m4DqxVMLi4bzyOfUSewO/AHrAj33wINkY
y9wRDi+D23YRJiwatf0PA602d2Z2zHR4jx6uGPVgC3HAhR3/5Z8/eRPAKTY3qPiJNxN8qqrS3tZG
kJk9xIhxfiN6WrdMopcw/Y9J886V7JpcpchzsyEW3LP29Io7km90FRmj8DLoemFGOiG/uNVZ0Fx6
N7TgHABvyloG1FXYjQ2i1V8QRAd4g5BqYpPTY+gbYu0+YJ5AWv/F1LzVUS+GphLwb5sXUZWcMr9D
YDL9IjgRtvckiSezNsag0p6Kpwidgbf+EUuoxqytanmfjvsHj6lm+N5zQhyp4CdiKNqDq2TaE5bM
aVTu1NHJBA45eSEu6HjvYkonKmNnKjsbpqWSInEhFR9Bqr7WAK8TgUbYbsT4QwbaV1WJtX8bTNkX
jevI94I6+kqW86paaDgmJkHNPVsHacLoQq7WRDPWEfHs9IiWJDS8geQindAlcgGCKo/S5+QNYg0x
AamHZ22dUxWkaHlQoHHO937sCJ7HPBlT/+jDd7wJCDOP6ERXeJ7xSXAVT2OnXCeUSZ45TE/xT3R3
zghRV8hld34gCu0QBHw4jR8J2POic11YfWY9SXk3CLRET2yshtujuFlDtDhnbO/P06zcD9/Be43l
oPiKEjsxHnWgSfuLrqJw+X6YTynf70Lb179y2gBKiusdfrjzrpYJ/a21XjqdgiwDw5V5J1ZAbA8Q
oNYEL8mZsKOKf4PDKwMRhY9p1ZCMTOEvn39pQMRrXK6kRvqzoHs0l3VOmTTmn5kFoFdD4apl/qyk
jwUkEP29CxbIFLoJDhgN4ttSyJ4EuF/4mBelej27vVO50doabwpwP3Ojau1Zfnnsvha//S0RIvi1
HNAUHqVBIdnIyNWnY9dxKQT6RltdMwZWQdhmmOt7TmvyE85TTIar6PZYYG2w+BJaIKNH2stAIa+p
qi9PfGsboJ8sJahTLiApu3EAfTejqwPb8L+VcYp0X+lK3kKg1173U9Wf/fQ1CTxfYGqlux3I4xyl
EnGjtrckTbRANke7VJG2SdYhgxrAA3WpVnMU6k/x824hi+B0PFeOOeFcajtwp/CaP6ER35Jjx61O
tdwgn48PK7oWIPoUOH1bl+FGXiA/oZj3aVprSHXW7D8LtUMYzqqhkVxmXuaCWjKerER16uxAz0RH
Wz4+HMgQmSodgxbjDGRGFZTaitv7eYsXMuq8ylQFSDSL9Cja166AUeyUTz98bsdFt0okMOr1ONtX
N3QqsEQjZDEvvaenyV2OTOLERJEVbVTHdcEzlalhyw9WhhhO4iynwv0I87Ox2hWBSrguNwlzEyqF
hD2HX3ciSjzkhyL/xwjHjwP8tB4E7fw6iOSSy3R91223FpNPwLphb9KUhNvpRXwLk9LsGAMFjVkT
XKaW4TV+YxCyg+3/aLhphYmaLLHvG971j0rUsqHF76XXmgCrrCHTsQwJ7WSTBkHpKJsetkrT0Rd1
E1haJsI17VTjnSt0Sl2fWp36S9Hj415Wnp9IUcLBEpwIqXzl4HNNXLEws6wZl7DhBE8nkbc3qEbW
fDTEdOOjRnookcTVQJZy6ghvua0OqbhhacFMomUx1AfCopETQ4dTXsQyq4adM3Kd75MVPSjxpVwJ
jNzOdLcgy8Y27wSOOd5y7VS82A/3ap3+CkOJGiPrvvO6ETFS9E2akSkqwomMSNMyQt5FycK65xNq
VvT2NuH/zJCmLju0HCohvSISpeetKDcpnKSJpNCs2NhCNp7YtjqHmHGc332l5EPp2Dwt3+45F41G
697G2dm2wjg7VJKj00is+Jnsg52LzLxJJQvSQItIBgwUoNua6/cgqP73sNwZ7/JxYASACZFeCO8s
Co2lLhSLgl9224Cn71S295HX9/vb4rG504eU60vK7B2n0CVL0N08U9RNuZ+PIp3dgV3p+IAYYqm5
SmEuINv8lne5mOQ2ZaAyl+uiiE22ulUFxCRqIQrCDo1xHnWOp0YNpLXYECOX6CiVVwiQiYc8hPYV
/6EUMOOVnN5IJ/mObcbrj1Ek3pjMvpA1xd0TCNKC+qwjKj5WUO0MwJPFUlMGGtvWpHzlcTnxBgXx
YcZEC9ydbOCYyJlH4gJyMpbj0iu0xwAKmRa+nnLcBnsFYAw5caIceHJM0gJJAX8bdEyXNsM93SqR
UgVJWw+jhd0ow4fIq/iEShvRMmHH7+xr65v2N7WeUw4Vqk7o9zRiVIAmnWb/t4upuxyqg81U+37Q
b0XUnTbuOvWHLLKF001l73MkJ9D7NoWTXj01Ko4uaJw7yPtfdZL3AdfMBpxmwqpUNfzPfxD5/nG7
A8rWkQ9emotcskYN0L6z7gIKtkTd8ceNNqCfCIu2FfRmRK4zGDXMfP+hXLH/fEluQH6dwljWskRh
uNItFwiewP1RMtxo0gLQHveS24iONJmoCv12IiVjgUjooP1ZaNUT+yDxoyhNWmZMK0HRznlTyvdn
dwN9spd81QfORsTosM4aEGGp9vkznO/a52djwFH/ETpuH4dlzpDGZM/q4gNfqZhQSYEJXTP7t+6r
Jc+527LbuSFKv5KdgtCcgdVJ1/onzeEtWPDfaTLZlHCqRPDb0zj+PhRv/9QlWuw88mGJDydMpe0H
efX+/yqa8e2uhwqYJDaIB0U1UREtKGThVEkdSdQcT2BVjPDyuYXU7+kOi/M3RHSXXRi23mvhTa5+
uyHYzDlh/Rwmt+7j8su+0Xysyy8coTg0So1m88KRT8HwA9kh2Zgf6brpNLwL50SO6a6Vm8R2rUDC
IGlk0WV/57qrVkSyxH1tqCwWU4nBpigzaDVJIbWQADD4U5SOFIRxMPvGQmz3EuxIwAP60ld+e7K0
oS1pNtNn8Wqr5pywyDtYx4K/MP+cPoZ3Za10s5JO5JWbupK0h+ZFR3MyKYwcg9Lfj/9gaZRqyM3a
cnhGjSnApweaEIvykmUQi0n0WTpNV1B9WkKhNyOmVWPyEe9zVdRrw1uzzXvGrzSgGBWqbXmhTQJs
FYQNmj6lwjhsJL+USzTz5Q6eRXI5LnltZyK1yC382eTTmPJTJv1DUJvpkKKWMlVePKq1mLNsYONy
PjWtqEGLcE3inXniVJBkJJPJqXgOj+LuTimOvC2Yw/OeNQzZUQ2Glzbfovgv3ojkcYZ+jSc3TZMa
FEgRBlIH7d69YZ3MFkPbAFTGRoFT3bNRENg1s5krd4K/hpXpg8KAnuRXTw2QjX9vRDTNKP6Ei1p+
T+EpFSxH6AFkbL0ivWUJiyXQHQfQZAzWYLacPAE7QOAkL8t4bYgXxzfgq1fqTYiThECzkhJJ+UO/
+MDmO8wa/74k/gjwO2OVBowQ1Up4AJyv5P4NuV4+0PjhM0NhWiyOsvxsHB8Yf1crVzhmIhUT2xve
qA1HmElQ6MjuftuX6GcMdc+i+9nUpgM1y2pNBFJo7/d0HCOPFhMXrvZhgabrax1FDyv+wqA17Meu
LkGr+SIKYWbk5lo7jqtkqTTGRZlYu/iaU5eOqR/+TN4ItnUdq8eJZhRLyiFZP+jXu186/U/DnpRd
3jDuq1KbubDirmn4wsQuhLHrLf6qkBmyXonaUWFtdkMWIWdKqgcLkAhXn4NqWvrl76GJJP4fkAAm
/XdX11BB5e1yV42BZWQp4P2lLIhAs0GaFI9UiqcOgPEj0Ih+wGolcVkIo359KYmfpQP5oHsrBeKW
8GOQt64YjWxQN5P8Y8EdZq4WGPjre0YKOE/qiBbOWQ76Gm4bkTMGjPGI9ptIbR0rnN/VJzaWz/9j
RaoaZrEou/r6lWHlh6kmgxJqGgr2/HImPTjhM0y39eV1tWdNmICw07SfQ/Y24ELONgNdbBXRw+j9
20CpSfPoNId1nksGzgdayboiEYwFxEYy+CDlv8mmt9rcfd/IWrb3uyq34/eUCHGKllx+5X/L5i9R
+1yYC1ejHpwklQLIpdiqOGQR/KH0ePes1L6NaxATSPTV6pyINV7ZVzbseoeporLJaF5hCoRj9xqB
2nkk9KPf/loHZAGBOFj1dCFBlsZ1rLvYQPKwH+EsBKx0BVNnbDn5KhVwRvtWXwNi0SDDzM/rjCxZ
agIE+KlSmCgAfFOTRcejYaPsyrHnUOE68akooU3stzIcS3THMMEp5F3KDtqa44m3uW6vQbmJSr4N
VxkCiQ+X2nb6GLq36yRT6SqVLBQJrqyuINwYr15A2KLgBFYbsMOqWXjQ+t8N0E3++DbGWGWCAYh9
AevXOm1CYr8eUfd4TZwHGRIev3jkDAwASkvacOK04ad439mfAJ+DqJocz0vgh+oiq8MQiK2C3eto
GvWC8jipaKgDcKZ9KqmbSU6M+7zhVvg8aVUugLv1XlezIyE7mB2tnoGGNas6vC7u6ESA1fHNKdvF
Za0Pch1KuV5gQIhLC1ivFQ+ITRoMI1xB1ZrqDuHqMupOjvc35JNQYjuy8N7STJpswpQtCCjjcenf
o8F7ecDuGrSFdjw+gNpJgwIyF1gQzIgSJDDy1+fSTpyF35aF2PH9BSMfcg8JQG/8kB6vL4cwONI1
NcxAQ8COj3qG55LEioqvPTUHjz1jy5X5+yN3Ad5DMPL4BlEZs0aAutHREx5QCwaXgLohEDURtorP
YJFA/4ekO4NsxrDG53EhwlbcCckxPqI22A8nY9OruDvwp3FacMbQJSJR0iQW0a/CmUVruvpvRLKJ
unoAcR8FB5k4mQPRt7onMN8umji314pid0XTPKDias8wCTbY2qxoLZ9cSWzI7CcOcdvA2suCS+zT
OgmeNmGa7kmKgeGjilWb0+6FfNbKazy8ZLYTgLn3VGOFlXUkkRqMhh/rd6ybZgb82SJN/iRUGDQE
K64S8HiP5939Lf2lyUsLkafoopt1Nk8Ivn4hpQ939Isv8u9BhmpKtbZS8dOPiRH7UCNGfnDS38ci
vzxO36tkyZR3yScF2LiBkSuSaZfMEB7RTEswXU49LyIQN4prE16UHVU459IaDc4/s5MbDOmcEP1q
6r5xjMPevn5A5LY7fF6j9p5kwo+vgTobmq8gAFaNv10UTFFP7eCzZfI5JwrfDMsTR7rACICGxRhl
znRjx9kxDkVwn0AN2hfYX/tW0rvQqBgq2f5PO2spoOsXmnmko0be8L6Xbz9/DekKq54D+2GzhJjl
g1rRq1zMYvra4ImM9gBJUmnryZ9GGeRnnYQbntdxZiDWM9opb9BkHotknhhtzztKr0J3ouq5oaiw
8VnSepz3Xwydqx7yGntS5RRchKxLePVanmKgRJxhwRBLJEIjttXj0+psO4SGFbXPHXdroIu37Ewp
/tMFt/1j1y8EVb+lt3vsf3vaan61SrInjs6RTSu0tJTFSLoRvBMUYz0aPzM4pSvOULfcWjyLVhQb
9pgwDwyZTF6WuQBbGhjDZZOjkEIaFthLg+vgD9LLaBuwSqdJ7g6OeF9f6aouJbMrCoRs+pjqUWQc
HIdA5NflZEYpQ4GD3ULHYVY/im4SzZaB3e1ZJPC4V5gvCNk9ezpSZNcll3SIRYlmiCFAANKSdM1h
rKYJz/rjswJ+JQ4/eG5h2HTR0blq3JAHmQVS4IX5mVUBJlvAk5bkv4aqBRSQUlLs3m8w8quLk/r/
LGgbJKuHxATAqLdG/3Nr8EQ73gG+jPECq+nTxR/igW1l4ruFAk7++0WTeGFo44l/TP/pH8dmeeh0
+68sfi/YdUcnQlA7oVBf2PBuC2yeUqxoMkGCaPnP7E7hAuE6zWENqlJHYEMBqkNY0hJh50CE8B/T
KMuxaaQJupCUrpnwuafrN8QuJPPxdIfCesvHdvKS4/wix8MwvLLz2zWY21WwDgV7kq18JRMGDkxG
irSF8cbjIbvfAYcwcvL434qjiFX206LA9aWDiw==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
