// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module update_knn_1 (
        ap_clk,
        ap_rst,
        test_inst_V,
        train_inst_V,
        min_distances_V_read,
        min_distances_V12_read,
        min_distances_V2_read,
        min_distances_V13_read,
        min_distances_V14_read,
        min_distances_V15_read,
        min_distances_V26_read,
        min_distances_V27_read,
        min_distances_V28_read,
        min_distances_V_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [48:0] test_inst_V;
input  [47:0] train_inst_V;
input  [5:0] min_distances_V_read;
input  [5:0] min_distances_V12_read;
input  [5:0] min_distances_V2_read;
input  [5:0] min_distances_V13_read;
input  [5:0] min_distances_V14_read;
input  [5:0] min_distances_V15_read;
input  [5:0] min_distances_V26_read;
input  [5:0] min_distances_V27_read;
input  [5:0] min_distances_V28_read;
input  [3:0] min_distances_V_offset;
output  [5:0] ap_return_0;
output  [5:0] ap_return_1;
output  [5:0] ap_return_2;
output  [5:0] ap_return_3;
output  [5:0] ap_return_4;
output  [5:0] ap_return_5;
output  [5:0] ap_return_6;
output  [5:0] ap_return_7;
output  [5:0] ap_return_8;
input   ap_ce;

reg   [5:0] min_distances_V28_re_reg_1761;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] min_distances_V27_re_reg_1769;
reg   [5:0] min_distances_V26_re_reg_1777;
reg   [5:0] min_distances_V15_re_reg_1785;
reg   [5:0] min_distances_V14_re_reg_1793;
reg   [5:0] min_distances_V13_re_reg_1801;
reg   [5:0] min_distances_V2_rea_reg_1809;
reg   [5:0] min_distances_V12_re_reg_1820;
reg   [5:0] min_distances_V_read_1_reg_1831;
wire   [0:0] tmp_1_fu_489_p2;
reg   [0:0] tmp_1_reg_1842;
wire   [4:0] tmp23_fu_1273_p2;
reg   [4:0] tmp23_reg_1850;
wire   [3:0] tmp34_fu_1363_p2;
reg   [3:0] tmp34_reg_1855;
wire   [3:0] tmp46_fu_1463_p2;
reg   [3:0] tmp46_reg_1860;
reg   [0:0] ap_phi_mux_write_flag12_3_phi_fu_239_p8;
wire   [0:0] grp_fu_466_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_write_flag12_3_reg_236;
wire   [0:0] tmp_fu_1535_p2;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_5_fu_1565_p2;
wire   [0:0] tmp_6_fu_1593_p2;
reg   [5:0] ap_phi_mux_min_distances_V13_3_phi_fu_254_p8;
wire   [5:0] tmp_s_fu_1519_p11;
wire   [5:0] ap_phi_reg_pp0_iter1_min_distances_V13_3_reg_251;
wire   [5:0] min_distances_V_fu_1501_p2;
reg   [0:0] ap_phi_mux_write_flag15_3_phi_fu_267_p8;
wire   [0:0] grp_fu_451_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_write_flag15_3_reg_264;
reg   [5:0] ap_phi_mux_write_flag8_1_phi_fu_282_p8;
wire   [5:0] phitmp6_fu_1657_p3;
wire   [5:0] ap_phi_reg_pp0_iter1_write_flag8_1_reg_279;
reg   [0:0] ap_phi_mux_write_flag18_3_phi_fu_295_p8;
wire   [0:0] grp_fu_436_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_write_flag18_3_reg_292;
reg   [0:0] ap_phi_mux_write_flag21_4_phi_fu_310_p8;
wire   [0:0] grp_fu_420_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_write_flag21_4_reg_307;
reg   [5:0] ap_phi_mux_write_flag4_1_phi_fu_324_p8;
wire   [5:0] phitmp5_fu_1649_p3;
wire   [5:0] ap_phi_reg_pp0_iter1_write_flag4_1_reg_321;
reg   [5:0] ap_phi_mux_min_distances_V26_4_phi_fu_337_p8;
wire   [5:0] tmp_3_fu_1548_p11;
wire   [5:0] ap_phi_reg_pp0_iter1_min_distances_V26_4_reg_334;
reg   [0:0] ap_phi_mux_write_flag24_4_phi_fu_350_p8;
wire   [0:0] grp_fu_404_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_write_flag24_4_reg_347;
reg   [0:0] ap_phi_mux_write_flag27_4_phi_fu_364_p8;
wire   [0:0] grp_fu_388_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_write_flag27_4_reg_361;
reg   [5:0] ap_phi_mux_write_flag_1_phi_fu_378_p8;
wire   [5:0] phitmp_fu_1641_p3;
wire   [5:0] ap_phi_reg_pp0_iter1_write_flag_1_reg_375;
wire   [1:0] newIndex_cast_fu_1469_p3;
wire   [1:0] tmp_2_fu_485_p1;
wire   [48:0] train_inst_V_cast_fu_481_p1;
wire   [48:0] r_V_fu_495_p2;
wire   [0:0] tmp_7_fu_501_p1;
wire   [0:0] tmp_8_fu_509_p3;
wire   [0:0] tmp_9_fu_521_p3;
wire   [0:0] tmp_10_fu_533_p3;
wire   [0:0] tmp_11_fu_545_p3;
wire   [0:0] tmp_12_fu_557_p3;
wire   [0:0] tmp_13_fu_569_p3;
wire   [0:0] tmp_14_fu_581_p3;
wire   [0:0] tmp_15_fu_593_p3;
wire   [0:0] tmp_16_fu_605_p3;
wire   [0:0] tmp_17_fu_617_p3;
wire   [0:0] tmp_18_fu_629_p3;
wire   [0:0] tmp_19_fu_641_p3;
wire   [0:0] tmp_20_fu_653_p3;
wire   [0:0] tmp_21_fu_665_p3;
wire   [0:0] tmp_22_fu_677_p3;
wire   [0:0] tmp_23_fu_689_p3;
wire   [0:0] tmp_24_fu_701_p3;
wire   [0:0] tmp_25_fu_713_p3;
wire   [0:0] tmp_26_fu_725_p3;
wire   [0:0] tmp_27_fu_737_p3;
wire   [0:0] tmp_28_fu_749_p3;
wire   [0:0] tmp_29_fu_761_p3;
wire   [0:0] tmp_30_fu_773_p3;
wire   [0:0] tmp_31_fu_785_p3;
wire   [0:0] tmp_32_fu_797_p3;
wire   [0:0] tmp_33_fu_809_p3;
wire   [0:0] tmp_34_fu_821_p3;
wire   [0:0] tmp_35_fu_833_p3;
wire   [0:0] tmp_36_fu_845_p3;
wire   [0:0] tmp_37_fu_857_p3;
wire   [0:0] tmp_38_fu_869_p3;
wire   [0:0] tmp_39_fu_881_p3;
wire   [0:0] tmp_40_fu_893_p3;
wire   [0:0] tmp_41_fu_905_p3;
wire   [0:0] tmp_42_fu_917_p3;
wire   [0:0] tmp_43_fu_929_p3;
wire   [0:0] tmp_44_fu_941_p3;
wire   [0:0] tmp_45_fu_953_p3;
wire   [0:0] tmp_46_fu_965_p3;
wire   [0:0] tmp_47_fu_977_p3;
wire   [0:0] tmp_48_fu_989_p3;
wire   [0:0] tmp_49_fu_1001_p3;
wire   [0:0] tmp_50_fu_1013_p3;
wire   [0:0] tmp_51_fu_1025_p3;
wire   [0:0] tmp_52_fu_1037_p3;
wire   [0:0] tmp_53_fu_1049_p3;
wire   [0:0] tmp_54_fu_1061_p3;
wire   [0:0] tmp_55_fu_1073_p3;
wire   [1:0] tmp_1_46_cast_fu_1069_p1;
wire   [1:0] tmp_1_44_cast_fu_1045_p1;
wire   [1:0] tmp2_fu_1085_p2;
wire   [1:0] tmp_1_45_cast_fu_1057_p1;
wire   [1:0] tmp3_fu_1091_p2;
wire   [1:0] tmp_1_43_cast_fu_1033_p1;
wire   [1:0] tmp_1_42_cast_fu_1021_p1;
wire   [1:0] tmp4_fu_1101_p2;
wire   [1:0] tmp_1_41_cast_fu_1009_p1;
wire   [1:0] tmp5_fu_1107_p2;
wire   [2:0] tmp55_cast_fu_1113_p1;
wire   [2:0] tmp53_cast_fu_1097_p1;
wire   [2:0] tmp6_fu_1117_p2;
wire   [1:0] tmp_1_37_cast_fu_961_p1;
wire   [1:0] tmp_1_36_cast_fu_949_p1;
wire   [1:0] tmp7_fu_1127_p2;
wire   [1:0] tmp_1_35_cast_fu_937_p1;
wire   [1:0] tmp8_fu_1133_p2;
wire   [1:0] tmp_1_40_cast_fu_997_p1;
wire   [1:0] tmp_1_39_cast_fu_985_p1;
wire   [1:0] tmp9_fu_1143_p2;
wire   [1:0] tmp_1_38_cast_fu_973_p1;
wire   [1:0] tmp1_fu_1149_p2;
wire   [2:0] tmp60_cast_fu_1155_p1;
wire   [2:0] tmp58_cast_fu_1139_p1;
wire   [2:0] tmp10_fu_1159_p2;
wire   [3:0] tmp57_cast_fu_1165_p1;
wire   [3:0] tmp52_cast_fu_1123_p1;
wire   [3:0] tmp11_fu_1169_p2;
wire   [1:0] tmp_1_25_cast_fu_817_p1;
wire   [1:0] tmp_1_24_cast_fu_805_p1;
wire   [1:0] tmp12_fu_1179_p2;
wire   [1:0] tmp_1_23_cast_fu_793_p1;
wire   [1:0] tmp13_fu_1185_p2;
wire   [1:0] tmp_1_28_cast_fu_853_p1;
wire   [1:0] tmp_1_27_cast_fu_841_p1;
wire   [1:0] tmp14_fu_1195_p2;
wire   [1:0] tmp_1_26_cast_fu_829_p1;
wire   [1:0] tmp15_fu_1201_p2;
wire   [2:0] tmp66_cast_fu_1207_p1;
wire   [2:0] tmp64_cast_fu_1191_p1;
wire   [2:0] tmp16_fu_1211_p2;
wire   [1:0] tmp_1_31_cast_fu_889_p1;
wire   [1:0] tmp_1_30_cast_fu_877_p1;
wire   [1:0] tmp17_fu_1221_p2;
wire   [1:0] tmp_1_29_cast_fu_865_p1;
wire   [1:0] tmp18_fu_1227_p2;
wire   [1:0] tmp_1_34_cast_fu_925_p1;
wire   [1:0] tmp_1_33_cast_fu_913_p1;
wire   [1:0] tmp19_fu_1237_p2;
wire   [1:0] tmp_1_32_cast_fu_901_p1;
wire   [1:0] tmp20_fu_1243_p2;
wire   [2:0] tmp71_cast_fu_1249_p1;
wire   [2:0] tmp69_cast_fu_1233_p1;
wire   [2:0] tmp21_fu_1253_p2;
wire   [3:0] tmp68_cast_fu_1259_p1;
wire   [3:0] tmp63_cast_fu_1217_p1;
wire   [3:0] tmp22_fu_1263_p2;
wire   [4:0] tmp62_cast_fu_1269_p1;
wire   [4:0] tmp51_cast_fu_1175_p1;
wire   [1:0] tmp_1_2_cast_fu_529_p1;
wire   [1:0] tmp_1_1_cast_fu_517_p1;
wire   [1:0] tmp24_fu_1279_p2;
wire   [1:0] tmp_1_cast_fu_505_p1;
wire   [1:0] tmp25_fu_1285_p2;
wire   [1:0] tmp_1_5_cast_fu_565_p1;
wire   [1:0] tmp_1_4_cast_fu_553_p1;
wire   [1:0] tmp26_fu_1295_p2;
wire   [1:0] tmp_1_3_cast_fu_541_p1;
wire   [1:0] tmp27_fu_1301_p2;
wire   [2:0] tmp78_cast_fu_1307_p1;
wire   [2:0] tmp76_cast_fu_1291_p1;
wire   [2:0] tmp28_fu_1311_p2;
wire   [1:0] tmp_1_8_cast_fu_601_p1;
wire   [1:0] tmp_1_7_cast_fu_589_p1;
wire   [1:0] tmp29_fu_1321_p2;
wire   [1:0] tmp_1_6_cast_fu_577_p1;
wire   [1:0] tmp30_fu_1327_p2;
wire   [1:0] tmp_1_10_cast_fu_637_p1;
wire   [1:0] tmp_1_cast_4_fu_625_p1;
wire   [1:0] tmp31_fu_1337_p2;
wire   [1:0] tmp_1_9_cast_fu_613_p1;
wire   [1:0] tmp32_fu_1343_p2;
wire   [2:0] tmp83_cast_fu_1349_p1;
wire   [2:0] tmp81_cast_fu_1333_p1;
wire   [2:0] tmp33_fu_1353_p2;
wire   [3:0] tmp80_cast_fu_1359_p1;
wire   [3:0] tmp75_cast_fu_1317_p1;
wire   [1:0] tmp_1_13_cast_fu_673_p1;
wire   [1:0] tmp_1_12_cast_fu_661_p1;
wire   [1:0] tmp35_fu_1369_p2;
wire   [1:0] tmp_1_11_cast_fu_649_p1;
wire   [1:0] tmp36_fu_1375_p2;
wire   [1:0] tmp_1_16_cast_fu_709_p1;
wire   [1:0] tmp_1_15_cast_fu_697_p1;
wire   [1:0] tmp37_fu_1385_p2;
wire   [1:0] tmp_1_14_cast_fu_685_p1;
wire   [1:0] tmp38_fu_1391_p2;
wire   [2:0] tmp89_cast_fu_1397_p1;
wire   [2:0] tmp87_cast_fu_1381_p1;
wire   [2:0] tmp39_fu_1401_p2;
wire   [1:0] tmp_1_19_cast_fu_745_p1;
wire   [1:0] tmp_1_18_cast_fu_733_p1;
wire   [1:0] tmp40_fu_1411_p2;
wire   [1:0] tmp_1_17_cast_fu_721_p1;
wire   [1:0] tmp41_fu_1417_p2;
wire   [1:0] tmp_1_20_cast_fu_757_p1;
wire   [1:0] tmp_1_22_cast_fu_781_p1;
wire   [1:0] tmp42_fu_1427_p2;
wire   [1:0] tmp_1_21_cast_fu_769_p1;
wire   [1:0] tmp_1_47_cast_fu_1081_p1;
wire   [1:0] tmp43_fu_1437_p2;
wire   [2:0] tmp96_cast_fu_1443_p1;
wire   [2:0] tmp95_cast_fu_1433_p1;
wire   [2:0] tmp44_fu_1447_p2;
wire   [2:0] tmp92_cast_fu_1423_p1;
wire   [2:0] tmp45_fu_1453_p2;
wire   [3:0] tmp91_cast_fu_1459_p1;
wire   [3:0] tmp86_cast_fu_1407_p1;
wire   [4:0] tmp85_cast_fu_1488_p1;
wire   [4:0] tmp74_cast_fu_1485_p1;
wire   [4:0] tmp47_fu_1491_p2;
wire   [5:0] tmp73_cast_fu_1497_p1;
wire   [5:0] tmp50_cast_fu_1482_p1;
wire   [3:0] tmp_s_fu_1519_p10;
wire   [3:0] tmp_3_fu_1548_p10;
wire   [3:0] tmp_4_fu_1578_p10;
wire   [5:0] tmp_4_fu_1578_p11;
wire   [0:0] write_flag_fu_1599_p6;
wire   [0:0] write_flag4_fu_1613_p6;
wire   [0:0] write_flag8_fu_1627_p6;
wire   [5:0] mrv_sel_fu_1665_p3;
wire   [5:0] mrv_sel1_fu_1672_p3;
wire   [5:0] mrv_sel2_fu_1679_p3;
wire   [5:0] mrv_sel3_fu_1686_p3;
wire   [5:0] mrv_sel4_fu_1693_p3;
wire   [5:0] mrv_sel5_fu_1700_p3;

digitrec_mux_42_1dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1dEe_U36(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd1),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(grp_fu_388_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U37(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(grp_fu_404_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U38(
    .din0(1'd1),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(grp_fu_420_p6)
);

digitrec_mux_42_1dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1dEe_U39(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd1),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(grp_fu_436_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U40(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(grp_fu_451_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U41(
    .din0(1'd1),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(grp_fu_466_p6)
);

digitrec_mux_94_6eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
digitrec_mux_94_6eOg_U42(
    .din0(min_distances_V_read_1_reg_1831),
    .din1(min_distances_V12_re_reg_1820),
    .din2(min_distances_V2_rea_reg_1809),
    .din3(min_distances_V13_re_reg_1801),
    .din4(min_distances_V14_re_reg_1793),
    .din5(min_distances_V15_re_reg_1785),
    .din6(min_distances_V26_re_reg_1777),
    .din7(min_distances_V27_re_reg_1769),
    .din8(min_distances_V28_re_reg_1761),
    .din9(tmp_s_fu_1519_p10),
    .dout(tmp_s_fu_1519_p11)
);

digitrec_mux_94_6eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
digitrec_mux_94_6eOg_U43(
    .din0(min_distances_V_read_1_reg_1831),
    .din1(min_distances_V12_re_reg_1820),
    .din2(min_distances_V2_rea_reg_1809),
    .din3(min_distances_V13_re_reg_1801),
    .din4(min_distances_V14_re_reg_1793),
    .din5(min_distances_V15_re_reg_1785),
    .din6(min_distances_V26_re_reg_1777),
    .din7(min_distances_V27_re_reg_1769),
    .din8(min_distances_V28_re_reg_1761),
    .din9(tmp_3_fu_1548_p10),
    .dout(tmp_3_fu_1548_p11)
);

digitrec_mux_94_6eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
digitrec_mux_94_6eOg_U44(
    .din0(min_distances_V_read_1_reg_1831),
    .din1(min_distances_V12_re_reg_1820),
    .din2(min_distances_V2_rea_reg_1809),
    .din3(min_distances_V13_re_reg_1801),
    .din4(min_distances_V14_re_reg_1793),
    .din5(min_distances_V15_re_reg_1785),
    .din6(min_distances_V26_re_reg_1777),
    .din7(min_distances_V27_re_reg_1769),
    .din8(min_distances_V28_re_reg_1761),
    .din9(tmp_4_fu_1578_p10),
    .dout(tmp_4_fu_1578_p11)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U45(
    .din0(1'd1),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(write_flag_fu_1599_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U46(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(write_flag4_fu_1613_p6)
);

digitrec_mux_42_1dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1dEe_U47(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd1),
    .din4(newIndex_cast_fu_1469_p3),
    .dout(write_flag8_fu_1627_p6)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        min_distances_V12_re_reg_1820 <= min_distances_V12_read;
        min_distances_V13_re_reg_1801 <= min_distances_V13_read;
        min_distances_V14_re_reg_1793 <= min_distances_V14_read;
        min_distances_V15_re_reg_1785 <= min_distances_V15_read;
        min_distances_V26_re_reg_1777 <= min_distances_V26_read;
        min_distances_V27_re_reg_1769 <= min_distances_V27_read;
        min_distances_V28_re_reg_1761 <= min_distances_V28_read;
        min_distances_V2_rea_reg_1809 <= min_distances_V2_read;
        min_distances_V_read_1_reg_1831 <= min_distances_V_read;
        tmp23_reg_1850 <= tmp23_fu_1273_p2;
        tmp34_reg_1855 <= tmp34_fu_1363_p2;
        tmp46_reg_1860 <= tmp46_fu_1463_p2;
        tmp_1_reg_1842 <= tmp_1_fu_489_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)))) begin
        ap_phi_mux_min_distances_V13_3_phi_fu_254_p8 = min_distances_V_fu_1501_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1))) begin
        ap_phi_mux_min_distances_V13_3_phi_fu_254_p8 = tmp_s_fu_1519_p11;
    end else begin
        ap_phi_mux_min_distances_V13_3_phi_fu_254_p8 = ap_phi_reg_pp0_iter1_min_distances_V13_3_reg_251;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)))) begin
        ap_phi_mux_min_distances_V26_4_phi_fu_337_p8 = min_distances_V_fu_1501_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1)))) begin
        ap_phi_mux_min_distances_V26_4_phi_fu_337_p8 = tmp_3_fu_1548_p11;
    end else begin
        ap_phi_mux_min_distances_V26_4_phi_fu_337_p8 = ap_phi_reg_pp0_iter1_min_distances_V26_4_reg_334;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)))) begin
        ap_phi_mux_write_flag12_3_phi_fu_239_p8 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1)))) begin
        ap_phi_mux_write_flag12_3_phi_fu_239_p8 = grp_fu_466_p6;
    end else begin
        ap_phi_mux_write_flag12_3_phi_fu_239_p8 = ap_phi_reg_pp0_iter1_write_flag12_3_reg_236;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)))) begin
        ap_phi_mux_write_flag15_3_phi_fu_267_p8 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1)))) begin
        ap_phi_mux_write_flag15_3_phi_fu_267_p8 = grp_fu_451_p6;
    end else begin
        ap_phi_mux_write_flag15_3_phi_fu_267_p8 = ap_phi_reg_pp0_iter1_write_flag15_3_reg_264;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)))) begin
        ap_phi_mux_write_flag18_3_phi_fu_295_p8 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1)))) begin
        ap_phi_mux_write_flag18_3_phi_fu_295_p8 = grp_fu_436_p6;
    end else begin
        ap_phi_mux_write_flag18_3_phi_fu_295_p8 = ap_phi_reg_pp0_iter1_write_flag18_3_reg_292;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0))) begin
        ap_phi_mux_write_flag21_4_phi_fu_310_p8 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1)))) begin
        ap_phi_mux_write_flag21_4_phi_fu_310_p8 = grp_fu_420_p6;
    end else begin
        ap_phi_mux_write_flag21_4_phi_fu_310_p8 = ap_phi_reg_pp0_iter1_write_flag21_4_reg_307;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0))) begin
        ap_phi_mux_write_flag24_4_phi_fu_350_p8 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1)))) begin
        ap_phi_mux_write_flag24_4_phi_fu_350_p8 = grp_fu_404_p6;
    end else begin
        ap_phi_mux_write_flag24_4_phi_fu_350_p8 = ap_phi_reg_pp0_iter1_write_flag24_4_reg_347;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0))) begin
        ap_phi_mux_write_flag27_4_phi_fu_364_p8 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1)))) begin
        ap_phi_mux_write_flag27_4_phi_fu_364_p8 = grp_fu_388_p6;
    end else begin
        ap_phi_mux_write_flag27_4_phi_fu_364_p8 = ap_phi_reg_pp0_iter1_write_flag27_4_reg_361;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)))) begin
        ap_phi_mux_write_flag4_1_phi_fu_324_p8 = min_distances_V12_re_reg_1820;
    end else if (((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1))) begin
        ap_phi_mux_write_flag4_1_phi_fu_324_p8 = phitmp5_fu_1649_p3;
    end else begin
        ap_phi_mux_write_flag4_1_phi_fu_324_p8 = ap_phi_reg_pp0_iter1_write_flag4_1_reg_321;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)))) begin
        ap_phi_mux_write_flag8_1_phi_fu_282_p8 = min_distances_V2_rea_reg_1809;
    end else if (((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1))) begin
        ap_phi_mux_write_flag8_1_phi_fu_282_p8 = phitmp6_fu_1657_p3;
    end else begin
        ap_phi_mux_write_flag8_1_phi_fu_282_p8 = ap_phi_reg_pp0_iter1_write_flag8_1_reg_279;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd0) & (tmp_6_fu_1593_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_6_fu_1593_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0) & (tmp_5_fu_1565_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_5_fu_1565_p2 == 1'd1) & (tmp_fu_1535_p2 == 1'd0)))) begin
        ap_phi_mux_write_flag_1_phi_fu_378_p8 = min_distances_V_read_1_reg_1831;
    end else if (((1'b0 == ap_block_pp0_stage0) & (tmp_fu_1535_p2 == 1'd1))) begin
        ap_phi_mux_write_flag_1_phi_fu_378_p8 = phitmp_fu_1641_p3;
    end else begin
        ap_phi_mux_write_flag_1_phi_fu_378_p8 = ap_phi_reg_pp0_iter1_write_flag_1_reg_375;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter1_min_distances_V13_3_reg_251 = 'bx;

assign ap_phi_reg_pp0_iter1_min_distances_V26_4_reg_334 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag12_3_reg_236 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag15_3_reg_264 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag18_3_reg_292 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag21_4_reg_307 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag24_4_reg_347 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag27_4_reg_361 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag4_1_reg_321 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag8_1_reg_279 = 'bx;

assign ap_phi_reg_pp0_iter1_write_flag_1_reg_375 = 'bx;

assign ap_return_0 = ap_phi_mux_write_flag_1_phi_fu_378_p8;

assign ap_return_1 = ap_phi_mux_write_flag4_1_phi_fu_324_p8;

assign ap_return_2 = ap_phi_mux_write_flag8_1_phi_fu_282_p8;

assign ap_return_3 = mrv_sel_fu_1665_p3;

assign ap_return_4 = mrv_sel1_fu_1672_p3;

assign ap_return_5 = mrv_sel2_fu_1679_p3;

assign ap_return_6 = mrv_sel3_fu_1686_p3;

assign ap_return_7 = mrv_sel4_fu_1693_p3;

assign ap_return_8 = mrv_sel5_fu_1700_p3;

assign min_distances_V_fu_1501_p2 = (tmp73_cast_fu_1497_p1 + tmp50_cast_fu_1482_p1);

assign mrv_sel1_fu_1672_p3 = ((ap_phi_mux_write_flag15_3_phi_fu_267_p8[0:0] === 1'b1) ? ap_phi_mux_min_distances_V13_3_phi_fu_254_p8 : min_distances_V14_re_reg_1793);

assign mrv_sel2_fu_1679_p3 = ((ap_phi_mux_write_flag18_3_phi_fu_295_p8[0:0] === 1'b1) ? ap_phi_mux_min_distances_V13_3_phi_fu_254_p8 : min_distances_V15_re_reg_1785);

assign mrv_sel3_fu_1686_p3 = ((ap_phi_mux_write_flag21_4_phi_fu_310_p8[0:0] === 1'b1) ? ap_phi_mux_min_distances_V26_4_phi_fu_337_p8 : min_distances_V26_re_reg_1777);

assign mrv_sel4_fu_1693_p3 = ((ap_phi_mux_write_flag24_4_phi_fu_350_p8[0:0] === 1'b1) ? ap_phi_mux_min_distances_V26_4_phi_fu_337_p8 : min_distances_V27_re_reg_1769);

assign mrv_sel5_fu_1700_p3 = ((ap_phi_mux_write_flag27_4_phi_fu_364_p8[0:0] === 1'b1) ? ap_phi_mux_min_distances_V26_4_phi_fu_337_p8 : min_distances_V28_re_reg_1761);

assign mrv_sel_fu_1665_p3 = ((ap_phi_mux_write_flag12_3_phi_fu_239_p8[0:0] === 1'b1) ? ap_phi_mux_min_distances_V13_3_phi_fu_254_p8 : min_distances_V13_re_reg_1801);

assign newIndex_cast_fu_1469_p3 = ((tmp_1_reg_1842[0:0] === 1'b1) ? 2'd0 : 2'd1);

assign phitmp5_fu_1649_p3 = ((write_flag4_fu_1613_p6[0:0] === 1'b1) ? min_distances_V_fu_1501_p2 : min_distances_V12_re_reg_1820);

assign phitmp6_fu_1657_p3 = ((write_flag8_fu_1627_p6[0:0] === 1'b1) ? min_distances_V_fu_1501_p2 : min_distances_V2_rea_reg_1809);

assign phitmp_fu_1641_p3 = ((write_flag_fu_1599_p6[0:0] === 1'b1) ? min_distances_V_fu_1501_p2 : min_distances_V_read_1_reg_1831);

assign r_V_fu_495_p2 = (train_inst_V_cast_fu_481_p1 ^ test_inst_V);

assign tmp10_fu_1159_p2 = (tmp60_cast_fu_1155_p1 + tmp58_cast_fu_1139_p1);

assign tmp11_fu_1169_p2 = (tmp57_cast_fu_1165_p1 + tmp52_cast_fu_1123_p1);

assign tmp12_fu_1179_p2 = (tmp_1_25_cast_fu_817_p1 + tmp_1_24_cast_fu_805_p1);

assign tmp13_fu_1185_p2 = (tmp12_fu_1179_p2 + tmp_1_23_cast_fu_793_p1);

assign tmp14_fu_1195_p2 = (tmp_1_28_cast_fu_853_p1 + tmp_1_27_cast_fu_841_p1);

assign tmp15_fu_1201_p2 = (tmp14_fu_1195_p2 + tmp_1_26_cast_fu_829_p1);

assign tmp16_fu_1211_p2 = (tmp66_cast_fu_1207_p1 + tmp64_cast_fu_1191_p1);

assign tmp17_fu_1221_p2 = (tmp_1_31_cast_fu_889_p1 + tmp_1_30_cast_fu_877_p1);

assign tmp18_fu_1227_p2 = (tmp17_fu_1221_p2 + tmp_1_29_cast_fu_865_p1);

assign tmp19_fu_1237_p2 = (tmp_1_34_cast_fu_925_p1 + tmp_1_33_cast_fu_913_p1);

assign tmp1_fu_1149_p2 = (tmp9_fu_1143_p2 + tmp_1_38_cast_fu_973_p1);

assign tmp20_fu_1243_p2 = (tmp19_fu_1237_p2 + tmp_1_32_cast_fu_901_p1);

assign tmp21_fu_1253_p2 = (tmp71_cast_fu_1249_p1 + tmp69_cast_fu_1233_p1);

assign tmp22_fu_1263_p2 = (tmp68_cast_fu_1259_p1 + tmp63_cast_fu_1217_p1);

assign tmp23_fu_1273_p2 = (tmp62_cast_fu_1269_p1 + tmp51_cast_fu_1175_p1);

assign tmp24_fu_1279_p2 = (tmp_1_2_cast_fu_529_p1 + tmp_1_1_cast_fu_517_p1);

assign tmp25_fu_1285_p2 = (tmp24_fu_1279_p2 + tmp_1_cast_fu_505_p1);

assign tmp26_fu_1295_p2 = (tmp_1_5_cast_fu_565_p1 + tmp_1_4_cast_fu_553_p1);

assign tmp27_fu_1301_p2 = (tmp26_fu_1295_p2 + tmp_1_3_cast_fu_541_p1);

assign tmp28_fu_1311_p2 = (tmp78_cast_fu_1307_p1 + tmp76_cast_fu_1291_p1);

assign tmp29_fu_1321_p2 = (tmp_1_8_cast_fu_601_p1 + tmp_1_7_cast_fu_589_p1);

assign tmp2_fu_1085_p2 = (tmp_1_46_cast_fu_1069_p1 + tmp_1_44_cast_fu_1045_p1);

assign tmp30_fu_1327_p2 = (tmp29_fu_1321_p2 + tmp_1_6_cast_fu_577_p1);

assign tmp31_fu_1337_p2 = (tmp_1_10_cast_fu_637_p1 + tmp_1_cast_4_fu_625_p1);

assign tmp32_fu_1343_p2 = (tmp31_fu_1337_p2 + tmp_1_9_cast_fu_613_p1);

assign tmp33_fu_1353_p2 = (tmp83_cast_fu_1349_p1 + tmp81_cast_fu_1333_p1);

assign tmp34_fu_1363_p2 = (tmp80_cast_fu_1359_p1 + tmp75_cast_fu_1317_p1);

assign tmp35_fu_1369_p2 = (tmp_1_13_cast_fu_673_p1 + tmp_1_12_cast_fu_661_p1);

assign tmp36_fu_1375_p2 = (tmp35_fu_1369_p2 + tmp_1_11_cast_fu_649_p1);

assign tmp37_fu_1385_p2 = (tmp_1_16_cast_fu_709_p1 + tmp_1_15_cast_fu_697_p1);

assign tmp38_fu_1391_p2 = (tmp37_fu_1385_p2 + tmp_1_14_cast_fu_685_p1);

assign tmp39_fu_1401_p2 = (tmp89_cast_fu_1397_p1 + tmp87_cast_fu_1381_p1);

assign tmp3_fu_1091_p2 = (tmp2_fu_1085_p2 + tmp_1_45_cast_fu_1057_p1);

assign tmp40_fu_1411_p2 = (tmp_1_19_cast_fu_745_p1 + tmp_1_18_cast_fu_733_p1);

assign tmp41_fu_1417_p2 = (tmp40_fu_1411_p2 + tmp_1_17_cast_fu_721_p1);

assign tmp42_fu_1427_p2 = (tmp_1_20_cast_fu_757_p1 + tmp_1_22_cast_fu_781_p1);

assign tmp43_fu_1437_p2 = (tmp_1_21_cast_fu_769_p1 + tmp_1_47_cast_fu_1081_p1);

assign tmp44_fu_1447_p2 = (tmp96_cast_fu_1443_p1 + tmp95_cast_fu_1433_p1);

assign tmp45_fu_1453_p2 = (tmp44_fu_1447_p2 + tmp92_cast_fu_1423_p1);

assign tmp46_fu_1463_p2 = (tmp91_cast_fu_1459_p1 + tmp86_cast_fu_1407_p1);

assign tmp47_fu_1491_p2 = (tmp85_cast_fu_1488_p1 + tmp74_cast_fu_1485_p1);

assign tmp4_fu_1101_p2 = (tmp_1_43_cast_fu_1033_p1 + tmp_1_42_cast_fu_1021_p1);

assign tmp50_cast_fu_1482_p1 = tmp23_reg_1850;

assign tmp51_cast_fu_1175_p1 = tmp11_fu_1169_p2;

assign tmp52_cast_fu_1123_p1 = tmp6_fu_1117_p2;

assign tmp53_cast_fu_1097_p1 = tmp3_fu_1091_p2;

assign tmp55_cast_fu_1113_p1 = tmp5_fu_1107_p2;

assign tmp57_cast_fu_1165_p1 = tmp10_fu_1159_p2;

assign tmp58_cast_fu_1139_p1 = tmp8_fu_1133_p2;

assign tmp5_fu_1107_p2 = (tmp4_fu_1101_p2 + tmp_1_41_cast_fu_1009_p1);

assign tmp60_cast_fu_1155_p1 = tmp1_fu_1149_p2;

assign tmp62_cast_fu_1269_p1 = tmp22_fu_1263_p2;

assign tmp63_cast_fu_1217_p1 = tmp16_fu_1211_p2;

assign tmp64_cast_fu_1191_p1 = tmp13_fu_1185_p2;

assign tmp66_cast_fu_1207_p1 = tmp15_fu_1201_p2;

assign tmp68_cast_fu_1259_p1 = tmp21_fu_1253_p2;

assign tmp69_cast_fu_1233_p1 = tmp18_fu_1227_p2;

assign tmp6_fu_1117_p2 = (tmp55_cast_fu_1113_p1 + tmp53_cast_fu_1097_p1);

assign tmp71_cast_fu_1249_p1 = tmp20_fu_1243_p2;

assign tmp73_cast_fu_1497_p1 = tmp47_fu_1491_p2;

assign tmp74_cast_fu_1485_p1 = tmp34_reg_1855;

assign tmp75_cast_fu_1317_p1 = tmp28_fu_1311_p2;

assign tmp76_cast_fu_1291_p1 = tmp25_fu_1285_p2;

assign tmp78_cast_fu_1307_p1 = tmp27_fu_1301_p2;

assign tmp7_fu_1127_p2 = (tmp_1_37_cast_fu_961_p1 + tmp_1_36_cast_fu_949_p1);

assign tmp80_cast_fu_1359_p1 = tmp33_fu_1353_p2;

assign tmp81_cast_fu_1333_p1 = tmp30_fu_1327_p2;

assign tmp83_cast_fu_1349_p1 = tmp32_fu_1343_p2;

assign tmp85_cast_fu_1488_p1 = tmp46_reg_1860;

assign tmp86_cast_fu_1407_p1 = tmp39_fu_1401_p2;

assign tmp87_cast_fu_1381_p1 = tmp36_fu_1375_p2;

assign tmp89_cast_fu_1397_p1 = tmp38_fu_1391_p2;

assign tmp8_fu_1133_p2 = (tmp7_fu_1127_p2 + tmp_1_35_cast_fu_937_p1);

assign tmp91_cast_fu_1459_p1 = tmp45_fu_1453_p2;

assign tmp92_cast_fu_1423_p1 = tmp41_fu_1417_p2;

assign tmp95_cast_fu_1433_p1 = tmp42_fu_1427_p2;

assign tmp96_cast_fu_1443_p1 = tmp43_fu_1437_p2;

assign tmp9_fu_1143_p2 = (tmp_1_40_cast_fu_997_p1 + tmp_1_39_cast_fu_985_p1);

assign tmp_10_fu_533_p3 = r_V_fu_495_p2[32'd3];

assign tmp_11_fu_545_p3 = r_V_fu_495_p2[32'd4];

assign tmp_12_fu_557_p3 = r_V_fu_495_p2[32'd5];

assign tmp_13_fu_569_p3 = r_V_fu_495_p2[32'd6];

assign tmp_14_fu_581_p3 = r_V_fu_495_p2[32'd7];

assign tmp_15_fu_593_p3 = r_V_fu_495_p2[32'd8];

assign tmp_16_fu_605_p3 = r_V_fu_495_p2[32'd9];

assign tmp_17_fu_617_p3 = r_V_fu_495_p2[32'd10];

assign tmp_18_fu_629_p3 = r_V_fu_495_p2[32'd11];

assign tmp_19_fu_641_p3 = r_V_fu_495_p2[32'd12];

assign tmp_1_10_cast_fu_637_p1 = tmp_18_fu_629_p3;

assign tmp_1_11_cast_fu_649_p1 = tmp_19_fu_641_p3;

assign tmp_1_12_cast_fu_661_p1 = tmp_20_fu_653_p3;

assign tmp_1_13_cast_fu_673_p1 = tmp_21_fu_665_p3;

assign tmp_1_14_cast_fu_685_p1 = tmp_22_fu_677_p3;

assign tmp_1_15_cast_fu_697_p1 = tmp_23_fu_689_p3;

assign tmp_1_16_cast_fu_709_p1 = tmp_24_fu_701_p3;

assign tmp_1_17_cast_fu_721_p1 = tmp_25_fu_713_p3;

assign tmp_1_18_cast_fu_733_p1 = tmp_26_fu_725_p3;

assign tmp_1_19_cast_fu_745_p1 = tmp_27_fu_737_p3;

assign tmp_1_1_cast_fu_517_p1 = tmp_8_fu_509_p3;

assign tmp_1_20_cast_fu_757_p1 = tmp_28_fu_749_p3;

assign tmp_1_21_cast_fu_769_p1 = tmp_29_fu_761_p3;

assign tmp_1_22_cast_fu_781_p1 = tmp_30_fu_773_p3;

assign tmp_1_23_cast_fu_793_p1 = tmp_31_fu_785_p3;

assign tmp_1_24_cast_fu_805_p1 = tmp_32_fu_797_p3;

assign tmp_1_25_cast_fu_817_p1 = tmp_33_fu_809_p3;

assign tmp_1_26_cast_fu_829_p1 = tmp_34_fu_821_p3;

assign tmp_1_27_cast_fu_841_p1 = tmp_35_fu_833_p3;

assign tmp_1_28_cast_fu_853_p1 = tmp_36_fu_845_p3;

assign tmp_1_29_cast_fu_865_p1 = tmp_37_fu_857_p3;

assign tmp_1_2_cast_fu_529_p1 = tmp_9_fu_521_p3;

assign tmp_1_30_cast_fu_877_p1 = tmp_38_fu_869_p3;

assign tmp_1_31_cast_fu_889_p1 = tmp_39_fu_881_p3;

assign tmp_1_32_cast_fu_901_p1 = tmp_40_fu_893_p3;

assign tmp_1_33_cast_fu_913_p1 = tmp_41_fu_905_p3;

assign tmp_1_34_cast_fu_925_p1 = tmp_42_fu_917_p3;

assign tmp_1_35_cast_fu_937_p1 = tmp_43_fu_929_p3;

assign tmp_1_36_cast_fu_949_p1 = tmp_44_fu_941_p3;

assign tmp_1_37_cast_fu_961_p1 = tmp_45_fu_953_p3;

assign tmp_1_38_cast_fu_973_p1 = tmp_46_fu_965_p3;

assign tmp_1_39_cast_fu_985_p1 = tmp_47_fu_977_p3;

assign tmp_1_3_cast_fu_541_p1 = tmp_10_fu_533_p3;

assign tmp_1_40_cast_fu_997_p1 = tmp_48_fu_989_p3;

assign tmp_1_41_cast_fu_1009_p1 = tmp_49_fu_1001_p3;

assign tmp_1_42_cast_fu_1021_p1 = tmp_50_fu_1013_p3;

assign tmp_1_43_cast_fu_1033_p1 = tmp_51_fu_1025_p3;

assign tmp_1_44_cast_fu_1045_p1 = tmp_52_fu_1037_p3;

assign tmp_1_45_cast_fu_1057_p1 = tmp_53_fu_1049_p3;

assign tmp_1_46_cast_fu_1069_p1 = tmp_54_fu_1061_p3;

assign tmp_1_47_cast_fu_1081_p1 = tmp_55_fu_1073_p3;

assign tmp_1_4_cast_fu_553_p1 = tmp_11_fu_545_p3;

assign tmp_1_5_cast_fu_565_p1 = tmp_12_fu_557_p3;

assign tmp_1_6_cast_fu_577_p1 = tmp_13_fu_569_p3;

assign tmp_1_7_cast_fu_589_p1 = tmp_14_fu_581_p3;

assign tmp_1_8_cast_fu_601_p1 = tmp_15_fu_593_p3;

assign tmp_1_9_cast_fu_613_p1 = tmp_16_fu_605_p3;

assign tmp_1_cast_4_fu_625_p1 = tmp_17_fu_617_p3;

assign tmp_1_cast_fu_505_p1 = tmp_7_fu_501_p1;

assign tmp_1_fu_489_p2 = ((tmp_2_fu_485_p1 != 2'd3) ? 1'b1 : 1'b0);

assign tmp_20_fu_653_p3 = r_V_fu_495_p2[32'd13];

assign tmp_21_fu_665_p3 = r_V_fu_495_p2[32'd14];

assign tmp_22_fu_677_p3 = r_V_fu_495_p2[32'd15];

assign tmp_23_fu_689_p3 = r_V_fu_495_p2[32'd16];

assign tmp_24_fu_701_p3 = r_V_fu_495_p2[32'd17];

assign tmp_25_fu_713_p3 = r_V_fu_495_p2[32'd18];

assign tmp_26_fu_725_p3 = r_V_fu_495_p2[32'd19];

assign tmp_27_fu_737_p3 = r_V_fu_495_p2[32'd20];

assign tmp_28_fu_749_p3 = r_V_fu_495_p2[32'd21];

assign tmp_29_fu_761_p3 = r_V_fu_495_p2[32'd22];

assign tmp_2_fu_485_p1 = min_distances_V_offset[1:0];

assign tmp_30_fu_773_p3 = r_V_fu_495_p2[32'd23];

assign tmp_31_fu_785_p3 = r_V_fu_495_p2[32'd24];

assign tmp_32_fu_797_p3 = r_V_fu_495_p2[32'd25];

assign tmp_33_fu_809_p3 = r_V_fu_495_p2[32'd26];

assign tmp_34_fu_821_p3 = r_V_fu_495_p2[32'd27];

assign tmp_35_fu_833_p3 = r_V_fu_495_p2[32'd28];

assign tmp_36_fu_845_p3 = r_V_fu_495_p2[32'd29];

assign tmp_37_fu_857_p3 = r_V_fu_495_p2[32'd30];

assign tmp_38_fu_869_p3 = r_V_fu_495_p2[32'd31];

assign tmp_39_fu_881_p3 = r_V_fu_495_p2[32'd32];

assign tmp_3_fu_1548_p10 = ((tmp_1_reg_1842[0:0] === 1'b1) ? 4'd3 : 4'd0);

assign tmp_40_fu_893_p3 = r_V_fu_495_p2[32'd33];

assign tmp_41_fu_905_p3 = r_V_fu_495_p2[32'd34];

assign tmp_42_fu_917_p3 = r_V_fu_495_p2[32'd35];

assign tmp_43_fu_929_p3 = r_V_fu_495_p2[32'd36];

assign tmp_44_fu_941_p3 = r_V_fu_495_p2[32'd37];

assign tmp_45_fu_953_p3 = r_V_fu_495_p2[32'd38];

assign tmp_46_fu_965_p3 = r_V_fu_495_p2[32'd39];

assign tmp_47_fu_977_p3 = r_V_fu_495_p2[32'd40];

assign tmp_48_fu_989_p3 = r_V_fu_495_p2[32'd41];

assign tmp_49_fu_1001_p3 = r_V_fu_495_p2[32'd42];

assign tmp_4_fu_1578_p10 = ((tmp_1_reg_1842[0:0] === 1'b1) ? 4'd6 : 4'd7);

assign tmp_50_fu_1013_p3 = r_V_fu_495_p2[32'd43];

assign tmp_51_fu_1025_p3 = r_V_fu_495_p2[32'd44];

assign tmp_52_fu_1037_p3 = r_V_fu_495_p2[32'd45];

assign tmp_53_fu_1049_p3 = r_V_fu_495_p2[32'd46];

assign tmp_54_fu_1061_p3 = r_V_fu_495_p2[32'd47];

assign tmp_55_fu_1073_p3 = r_V_fu_495_p2[32'd48];

assign tmp_5_fu_1565_p2 = ((min_distances_V_fu_1501_p2 < tmp_3_fu_1548_p11) ? 1'b1 : 1'b0);

assign tmp_6_fu_1593_p2 = ((min_distances_V_fu_1501_p2 < tmp_4_fu_1578_p11) ? 1'b1 : 1'b0);

assign tmp_7_fu_501_p1 = r_V_fu_495_p2[0:0];

assign tmp_8_fu_509_p3 = r_V_fu_495_p2[32'd1];

assign tmp_9_fu_521_p3 = r_V_fu_495_p2[32'd2];

assign tmp_fu_1535_p2 = ((min_distances_V_fu_1501_p2 < tmp_s_fu_1519_p11) ? 1'b1 : 1'b0);

assign tmp_s_fu_1519_p10 = ((tmp_1_reg_1842[0:0] === 1'b1) ? 4'd0 : 4'd1);

assign train_inst_V_cast_fu_481_p1 = train_inst_V;

endmodule //update_knn_1
