Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep  6 19:36:47 2022
| Host         : Lenovo-9i-Joe-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file satadd_timing_summary_routed.rpt -pb satadd_timing_summary_routed.pb -rpx satadd_timing_summary_routed.rpx -warn_on_violation
| Design       : satadd
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 3.991ns (49.635%)  route 4.049ns (50.365%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.508     4.079    y_OBUF[10]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.053     4.132 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.407     5.539    y_OBUF[7]
    L24                  OBUF (Prop_obuf_I_O)         2.500     8.040 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.040    y[7]
    L24                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 3.967ns (49.538%)  route 4.041ns (50.462%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.622     4.193    y_OBUF[10]_inst_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.053     4.246 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.285     5.531    y_OBUF[4]
    M21                  OBUF (Prop_obuf_I_O)         2.476     8.007 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.007    y[4]
    M21                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 3.974ns (49.814%)  route 4.003ns (50.186%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.505     4.076    y_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.053     4.129 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.365     5.493    y_OBUF[3]
    M22                  OBUF (Prop_obuf_I_O)         2.484     7.977 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.977    y[3]
    M22                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 3.971ns (49.818%)  route 4.000ns (50.182%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.464     4.035    y_OBUF[10]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.053     4.088 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.403     5.490    y_OBUF[6]
    P19                  OBUF (Prop_obuf_I_O)         2.481     7.971 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.971    y[6]
    P19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.961ns  (logic 3.973ns (49.910%)  route 3.988ns (50.090%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.611     4.182    y_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.053     4.235 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.242     5.478    y_OBUF[0]
    N21                  OBUF (Prop_obuf_I_O)         2.483     7.961 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.961    y[0]
    N21                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 3.955ns (49.986%)  route 3.957ns (50.014%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.313     3.884    y_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.053     3.937 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.510     5.447    y_OBUF[9]
    M20                  OBUF (Prop_obuf_I_O)         2.464     7.911 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.911    y[9]
    M20                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 3.987ns (50.687%)  route 3.879ns (49.313%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.683 r  y_OBUF[11]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.683    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.862 r  y_OBUF[11]_inst_i_2/CO[0]
                         net (fo=12, routed)          0.812     3.674    y_OBUF[11]_inst_i_2_n_3
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.157     3.831 r  y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.558     5.389    y_OBUF[11]
    P25                  OBUF (Prop_obuf_I_O)         2.477     7.866 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.866    y[11]
    P25                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 3.968ns (50.464%)  route 3.895ns (49.536%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.683 r  y_OBUF[11]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.683    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.862 r  y_OBUF[11]_inst_i_2/CO[0]
                         net (fo=12, routed)          0.944     3.805    y_OBUF[11]_inst_i_2_n_3
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.157     3.962 r  y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.443     5.405    y_OBUF[10]
    N19                  OBUF (Prop_obuf_I_O)         2.458     7.864 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.864    y[10]
    N19                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 3.978ns (50.650%)  route 3.876ns (49.350%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.245     3.816    y_OBUF[10]_inst_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I2_O)        0.053     3.869 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.497     5.366    y_OBUF[8]
    M24                  OBUF (Prop_obuf_I_O)         2.488     7.854 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.854    y[8]
    M24                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 3.967ns (50.666%)  route 3.863ns (49.334%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           1.509     2.337    a_IBUF[6]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.053     2.390 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.625 r  y_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.625    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.804 r  y_OBUF[11]_inst_i_3/O[3]
                         net (fo=2, routed)           0.625     3.429    rSign
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.142     3.571 r  y_OBUF[10]_inst_i_2/O
                         net (fo=11, routed)          0.481     4.052    y_OBUF[10]_inst_i_2_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.053     4.105 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.249     5.353    y_OBUF[1]
    N23                  OBUF (Prop_obuf_I_O)         2.477     7.831 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.831    y[1]
    N23                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.430ns (67.678%)  route 0.683ns (32.322%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.376     0.465    mode_IBUF[0]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.028     0.493 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.307     0.801    y_OBUF[0]
    N21                  OBUF (Prop_obuf_I_O)         1.312     2.113 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.113    y[0]
    N21                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.423ns (65.113%)  route 0.763ns (34.887%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.425     0.514    mode_IBUF[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.028     0.542 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.338     0.880    y_OBUF[4]
    M21                  OBUF (Prop_obuf_I_O)         1.305     2.186 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.186    y[4]
    M21                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.430ns (65.261%)  route 0.761ns (34.739%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.398     0.487    mode_IBUF[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.028     0.515 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.364     0.879    y_OBUF[3]
    M22                  OBUF (Prop_obuf_I_O)         1.312     2.192 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.192    y[3]
    M22                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.447ns (65.785%)  route 0.753ns (34.215%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.434     0.547    mode_IBUF[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.028     0.575 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.894    y_OBUF[1]
    N23                  OBUF (Prop_obuf_I_O)         1.306     2.200 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.200    y[1]
    N23                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.454ns (65.262%)  route 0.774ns (34.738%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.434     0.547    mode_IBUF[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.028     0.575 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.915    y_OBUF[5]
    P20                  OBUF (Prop_obuf_I_O)         1.313     2.227 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.227    y[5]
    P20                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.428ns (63.745%)  route 0.812ns (36.255%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.421     0.511    mode_IBUF[0]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.028     0.539 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.930    y_OBUF[6]
    P19                  OBUF (Prop_obuf_I_O)         1.310     2.240 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.240    y[6]
    P19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.428ns (62.767%)  route 0.847ns (37.233%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.433     0.546    mode_IBUF[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.028     0.574 r  y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.988    y_OBUF[10]
    N19                  OBUF (Prop_obuf_I_O)         1.287     2.275 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.275    y[10]
    N19                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.447ns (63.526%)  route 0.831ns (36.474%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.442     0.532    mode_IBUF[0]
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.028     0.560 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.949    y_OBUF[7]
    L24                  OBUF (Prop_obuf_I_O)         1.329     2.278 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.278    y[7]
    L24                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.424ns (62.354%)  route 0.860ns (37.646%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  mode_IBUF[0]_inst/O
                         net (fo=12, routed)          0.397     0.486    mode_IBUF[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.028     0.514 r  y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.463     0.978    y_OBUF[11]
    P25                  OBUF (Prop_obuf_I_O)         1.306     2.283 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.283    y[11]
    P25                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.447ns (62.872%)  route 0.854ns (37.128%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  mode_IBUF[1]_inst/O
                         net (fo=12, routed)          0.534     0.647    mode_IBUF[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.028     0.675 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.321     0.995    y_OBUF[2]
    P23                  OBUF (Prop_obuf_I_O)         1.306     2.301 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.301    y[2]
    P23                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





