--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml RBG_128_TOP.twx RBG_128_TOP.ncd -o RBG_128_TOP.twr
RBG_128_TOP.pcf -ucf io_shield.ucf -ucf clock_shield.ucf -ucf mojo.ucf

Design file:              RBG_128_TOP.ncd
Physical constraint file: RBG_128_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 539 paths analyzed, 293 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.963ns.
--------------------------------------------------------------------------------

Paths for end point AVR/spi_slave/miso_q (SLICE_X5Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/cclk_detector/ready_q (FF)
  Destination:          AVR/spi_slave/miso_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.609 - 0.589)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/cclk_detector/ready_q to AVR/spi_slave/miso_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.CQ       Tcko                  0.391   AVR/cclk_detector/ready_q
                                                       AVR/cclk_detector/ready_q
    SLICE_X15Y21.D5      net (fanout=2)        1.281   AVR/cclk_detector/ready_q
    SLICE_X15Y21.D       Tilo                  0.259   AVR/serial_rx/bit_ctr_q<2>
                                                       AVR/n_rdy1_INV_0
    SLICE_X5Y10.SR       net (fanout=13)       1.592   AVR/n_rdy
    SLICE_X5Y10.CLK      Tsrck                 0.425   AVR/spi_slave/miso_q
                                                       AVR/spi_slave/miso_q
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.075ns logic, 2.873ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point AVR/serial_rx/state_q_FSM_FFd2 (SLICE_X13Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/cclk_detector/ready_q (FF)
  Destination:          AVR/serial_rx/state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.884ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.506 - 0.589)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/cclk_detector/ready_q to AVR/serial_rx/state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.CQ       Tcko                  0.391   AVR/cclk_detector/ready_q
                                                       AVR/cclk_detector/ready_q
    SLICE_X15Y21.D5      net (fanout=2)        1.281   AVR/cclk_detector/ready_q
    SLICE_X15Y21.D       Tilo                  0.259   AVR/serial_rx/bit_ctr_q<2>
                                                       AVR/n_rdy1_INV_0
    SLICE_X13Y22.SR      net (fanout=13)       0.551   AVR/n_rdy
    SLICE_X13Y22.CLK     Tsrck                 0.402   AVR/serial_rx/state_q_FSM_FFd2
                                                       AVR/serial_rx/state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.052ns logic, 1.832ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point AVR/serial_rx/ctr_q_0 (SLICE_X14Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AVR/cclk_detector/ready_q (FF)
  Destination:          AVR/serial_rx/ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.505 - 0.589)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AVR/cclk_detector/ready_q to AVR/serial_rx/ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.CQ       Tcko                  0.391   AVR/cclk_detector/ready_q
                                                       AVR/cclk_detector/ready_q
    SLICE_X15Y21.D5      net (fanout=2)        1.281   AVR/cclk_detector/ready_q
    SLICE_X15Y21.D       Tilo                  0.259   AVR/serial_rx/bit_ctr_q<2>
                                                       AVR/n_rdy1_INV_0
    SLICE_X14Y23.SR      net (fanout=13)       0.531   AVR/n_rdy
    SLICE_X14Y23.CLK     Tsrck                 0.421   AVR/serial_rx/ctr_q<0>
                                                       AVR/serial_rx/ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.071ns logic, 1.812ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q_tx_data_0 (SLICE_X12Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AVR/serial_rx/data_q_0 (FF)
  Destination:          q_tx_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AVR/serial_rx/data_q_0 to q_tx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.198   AVR/serial_rx/data_q<3>
                                                       AVR/serial_rx/data_q_0
    SLICE_X12Y30.AX      net (fanout=3)        0.162   AVR/serial_rx/data_q<0>
    SLICE_X12Y30.CLK     Tckdi       (-Th)    -0.041   q_tx_data<3>
                                                       q_tx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point AVR/spi_slave/miso_q (SLICE_X5Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AVR/spi_slave/miso_q (FF)
  Destination:          AVR/spi_slave/miso_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AVR/spi_slave/miso_q to AVR/spi_slave/miso_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y10.DQ       Tcko                  0.198   AVR/spi_slave/miso_q
                                                       AVR/spi_slave/miso_q
    SLICE_X5Y10.D6       net (fanout=2)        0.025   AVR/spi_slave/miso_q
    SLICE_X5Y10.CLK      Tah         (-Th)    -0.215   AVR/spi_slave/miso_q
                                                       AVR/spi_slave/miso_q_rstpot
                                                       AVR/spi_slave/miso_q
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point AVR/serial_rx/data_q_7 (SLICE_X13Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AVR/serial_rx/data_q_7 (FF)
  Destination:          AVR/serial_rx/data_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AVR/serial_rx/data_q_7 to AVR/serial_rx/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.DQ      Tcko                  0.198   AVR/serial_rx/data_q<7>
                                                       AVR/serial_rx/data_q_7
    SLICE_X13Y23.D6      net (fanout=3)        0.028   AVR/serial_rx/data_q<7>
    SLICE_X13Y23.CLK     Tah         (-Th)    -0.215   AVR/serial_rx/data_q<7>
                                                       AVR/serial_rx/data_q_7_rstpot
                                                       AVR/serial_rx/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: AVR/spi_slave/mosi_q/CLK
  Logical resource: AVR/spi_slave/mosi_q/CK
  Location pin: SLICE_X2Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: AVR/serial_rx/ctr_q<5>/CLK
  Logical resource: AVR/serial_rx/ctr_q_4/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.963|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 539 paths, 0 nets, and 338 connections

Design statistics:
   Minimum period:   3.963ns{1}   (Maximum frequency: 252.334MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep  4 09:57:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



