#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cf4109fab0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001cf4115a370_0 .net "PC", 31 0, v000001cf410d47c0_0;  1 drivers
v000001cf41159bf0_0 .var "clk", 0 0;
v000001cf4115a410_0 .net "clkout", 0 0, L_000001cf4115b090;  1 drivers
v000001cf41159150_0 .net "cycles_consumed", 31 0, v000001cf41158a70_0;  1 drivers
v000001cf41159c90_0 .var "rst", 0 0;
S_000001cf4109fdd0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001cf4109fab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001cf410b2bf0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cf410b2c28 .param/l "add" 0 4 5, C4<100000>;
P_000001cf410b2c60 .param/l "addi" 0 4 8, C4<001000>;
P_000001cf410b2c98 .param/l "addu" 0 4 5, C4<100001>;
P_000001cf410b2cd0 .param/l "and_" 0 4 5, C4<100100>;
P_000001cf410b2d08 .param/l "andi" 0 4 8, C4<001100>;
P_000001cf410b2d40 .param/l "beq" 0 4 10, C4<000100>;
P_000001cf410b2d78 .param/l "bne" 0 4 10, C4<000101>;
P_000001cf410b2db0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cf410b2de8 .param/l "j" 0 4 12, C4<000010>;
P_000001cf410b2e20 .param/l "jal" 0 4 12, C4<000011>;
P_000001cf410b2e58 .param/l "jr" 0 4 6, C4<001000>;
P_000001cf410b2e90 .param/l "lw" 0 4 8, C4<100011>;
P_000001cf410b2ec8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cf410b2f00 .param/l "or_" 0 4 5, C4<100101>;
P_000001cf410b2f38 .param/l "ori" 0 4 8, C4<001101>;
P_000001cf410b2f70 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cf410b2fa8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cf410b2fe0 .param/l "slt" 0 4 5, C4<101010>;
P_000001cf410b3018 .param/l "slti" 0 4 8, C4<101010>;
P_000001cf410b3050 .param/l "srl" 0 4 6, C4<000010>;
P_000001cf410b3088 .param/l "sub" 0 4 5, C4<100010>;
P_000001cf410b30c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001cf410b30f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001cf410b3130 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cf410b3168 .param/l "xori" 0 4 8, C4<001110>;
L_000001cf4115b800 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115bb10 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115aed0 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115b3a0 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115bcd0 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115bb80 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115bd40 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115b870 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115b090 .functor OR 1, v000001cf41159bf0_0, v000001cf410a6f50_0, C4<0>, C4<0>;
L_000001cf4115af40 .functor OR 1, L_000001cf411a5430, L_000001cf411a4b70, C4<0>, C4<0>;
L_000001cf4115b020 .functor AND 1, L_000001cf411a45d0, L_000001cf411a5750, C4<1>, C4<1>;
L_000001cf4115b5d0 .functor NOT 1, v000001cf41159c90_0, C4<0>, C4<0>, C4<0>;
L_000001cf4115bdb0 .functor OR 1, L_000001cf411a4e90, L_000001cf411a4f30, C4<0>, C4<0>;
L_000001cf4115bbf0 .functor OR 1, L_000001cf4115bdb0, L_000001cf411a4fd0, C4<0>, C4<0>;
L_000001cf4115bc60 .functor OR 1, L_000001cf411a5890, L_000001cf411a7620, C4<0>, C4<0>;
L_000001cf4115b640 .functor AND 1, L_000001cf411a57f0, L_000001cf4115bc60, C4<1>, C4<1>;
L_000001cf4115b1e0 .functor OR 1, L_000001cf411a6180, L_000001cf411a7300, C4<0>, C4<0>;
L_000001cf4115b480 .functor AND 1, L_000001cf411a7760, L_000001cf4115b1e0, C4<1>, C4<1>;
L_000001cf4115b2c0 .functor NOT 1, L_000001cf4115b090, C4<0>, C4<0>, C4<0>;
v000001cf410d4860_0 .net "ALUOp", 3 0, v000001cf410a80d0_0;  1 drivers
v000001cf410d4900_0 .net "ALUResult", 31 0, v000001cf410d4040_0;  1 drivers
v000001cf410d5940_0 .net "ALUSrc", 0 0, v000001cf410a7b30_0;  1 drivers
v000001cf410d7fb0_0 .net "ALUin2", 31 0, L_000001cf411a60e0;  1 drivers
v000001cf410d6bb0_0 .net "MemReadEn", 0 0, v000001cf410a6b90_0;  1 drivers
v000001cf410d6e30_0 .net "MemWriteEn", 0 0, v000001cf410a78b0_0;  1 drivers
v000001cf410d71f0_0 .net "MemtoReg", 0 0, v000001cf410a7950_0;  1 drivers
v000001cf410d75b0_0 .net "PC", 31 0, v000001cf410d47c0_0;  alias, 1 drivers
v000001cf410d6cf0_0 .net "PCPlus1", 31 0, L_000001cf411a4850;  1 drivers
v000001cf410d8050_0 .net "PCsrc", 0 0, v000001cf410d4220_0;  1 drivers
v000001cf410d7290_0 .net "RegDst", 0 0, v000001cf410a7450_0;  1 drivers
v000001cf410d76f0_0 .net "RegWriteEn", 0 0, v000001cf410a6a50_0;  1 drivers
v000001cf410d6c50_0 .net "WriteRegister", 4 0, L_000001cf411a4990;  1 drivers
v000001cf410d7b50_0 .net *"_ivl_0", 0 0, L_000001cf4115b800;  1 drivers
L_000001cf4115bee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cf410d7650_0 .net/2u *"_ivl_10", 4 0, L_000001cf4115bee0;  1 drivers
L_000001cf4115c2d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d6430_0 .net *"_ivl_101", 15 0, L_000001cf4115c2d0;  1 drivers
v000001cf410d6d90_0 .net *"_ivl_102", 31 0, L_000001cf411a3f90;  1 drivers
L_000001cf4115c318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d7790_0 .net *"_ivl_105", 25 0, L_000001cf4115c318;  1 drivers
L_000001cf4115c360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d7330_0 .net/2u *"_ivl_106", 31 0, L_000001cf4115c360;  1 drivers
v000001cf410d6ed0_0 .net *"_ivl_108", 0 0, L_000001cf411a45d0;  1 drivers
L_000001cf4115c3a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cf410d6750_0 .net/2u *"_ivl_110", 5 0, L_000001cf4115c3a8;  1 drivers
v000001cf410d62f0_0 .net *"_ivl_112", 0 0, L_000001cf411a5750;  1 drivers
v000001cf410d8190_0 .net *"_ivl_115", 0 0, L_000001cf4115b020;  1 drivers
v000001cf410d6390_0 .net *"_ivl_116", 47 0, L_000001cf411a4030;  1 drivers
L_000001cf4115c3f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d7830_0 .net *"_ivl_119", 15 0, L_000001cf4115c3f0;  1 drivers
L_000001cf4115bf28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cf410d6570_0 .net/2u *"_ivl_12", 5 0, L_000001cf4115bf28;  1 drivers
v000001cf410d80f0_0 .net *"_ivl_120", 47 0, L_000001cf411a4670;  1 drivers
L_000001cf4115c438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d73d0_0 .net *"_ivl_123", 15 0, L_000001cf4115c438;  1 drivers
v000001cf410d6610_0 .net *"_ivl_125", 0 0, L_000001cf411a5930;  1 drivers
v000001cf410d7d30_0 .net *"_ivl_126", 31 0, L_000001cf411a59d0;  1 drivers
v000001cf410d7dd0_0 .net *"_ivl_128", 47 0, L_000001cf411a5a70;  1 drivers
v000001cf410d7bf0_0 .net *"_ivl_130", 47 0, L_000001cf411a5b10;  1 drivers
v000001cf410d7e70_0 .net *"_ivl_132", 47 0, L_000001cf411a4c10;  1 drivers
v000001cf410d66b0_0 .net *"_ivl_134", 47 0, L_000001cf411a47b0;  1 drivers
v000001cf410d7150_0 .net *"_ivl_14", 0 0, L_000001cf41159d30;  1 drivers
v000001cf410d7470_0 .net *"_ivl_140", 0 0, L_000001cf4115b5d0;  1 drivers
L_000001cf4115c4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d7ab0_0 .net/2u *"_ivl_142", 31 0, L_000001cf4115c4c8;  1 drivers
L_000001cf4115c5a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cf410d7510_0 .net/2u *"_ivl_146", 5 0, L_000001cf4115c5a0;  1 drivers
v000001cf410d78d0_0 .net *"_ivl_148", 0 0, L_000001cf411a4e90;  1 drivers
L_000001cf4115c5e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cf410d69d0_0 .net/2u *"_ivl_150", 5 0, L_000001cf4115c5e8;  1 drivers
v000001cf410d7f10_0 .net *"_ivl_152", 0 0, L_000001cf411a4f30;  1 drivers
v000001cf410d7c90_0 .net *"_ivl_155", 0 0, L_000001cf4115bdb0;  1 drivers
L_000001cf4115c630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cf410d64d0_0 .net/2u *"_ivl_156", 5 0, L_000001cf4115c630;  1 drivers
v000001cf410d7970_0 .net *"_ivl_158", 0 0, L_000001cf411a4fd0;  1 drivers
L_000001cf4115bf70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cf410d67f0_0 .net/2u *"_ivl_16", 4 0, L_000001cf4115bf70;  1 drivers
v000001cf410d7a10_0 .net *"_ivl_161", 0 0, L_000001cf4115bbf0;  1 drivers
L_000001cf4115c678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d6890_0 .net/2u *"_ivl_162", 15 0, L_000001cf4115c678;  1 drivers
v000001cf410d70b0_0 .net *"_ivl_164", 31 0, L_000001cf411a5250;  1 drivers
v000001cf410d6930_0 .net *"_ivl_167", 0 0, L_000001cf411a5070;  1 drivers
v000001cf410d6f70_0 .net *"_ivl_168", 15 0, L_000001cf411a5110;  1 drivers
v000001cf410d6a70_0 .net *"_ivl_170", 31 0, L_000001cf411a43f0;  1 drivers
v000001cf410d6b10_0 .net *"_ivl_174", 31 0, L_000001cf411a56b0;  1 drivers
L_000001cf4115c6c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d7010_0 .net *"_ivl_177", 25 0, L_000001cf4115c6c0;  1 drivers
L_000001cf4115c708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d9f20_0 .net/2u *"_ivl_178", 31 0, L_000001cf4115c708;  1 drivers
v000001cf410d9b60_0 .net *"_ivl_180", 0 0, L_000001cf411a57f0;  1 drivers
L_000001cf4115c750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d90c0_0 .net/2u *"_ivl_182", 5 0, L_000001cf4115c750;  1 drivers
v000001cf410d8300_0 .net *"_ivl_184", 0 0, L_000001cf411a5890;  1 drivers
L_000001cf4115c798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cf410d9840_0 .net/2u *"_ivl_186", 5 0, L_000001cf4115c798;  1 drivers
v000001cf410d83a0_0 .net *"_ivl_188", 0 0, L_000001cf411a7620;  1 drivers
v000001cf410d9020_0 .net *"_ivl_19", 4 0, L_000001cf41158f70;  1 drivers
v000001cf410d97a0_0 .net *"_ivl_191", 0 0, L_000001cf4115bc60;  1 drivers
v000001cf410d9ca0_0 .net *"_ivl_193", 0 0, L_000001cf4115b640;  1 drivers
L_000001cf4115c7e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cf410d8440_0 .net/2u *"_ivl_194", 5 0, L_000001cf4115c7e0;  1 drivers
v000001cf410d98e0_0 .net *"_ivl_196", 0 0, L_000001cf411a7b20;  1 drivers
L_000001cf4115c828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cf410d93e0_0 .net/2u *"_ivl_198", 31 0, L_000001cf4115c828;  1 drivers
L_000001cf4115be98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d9c00_0 .net/2u *"_ivl_2", 5 0, L_000001cf4115be98;  1 drivers
v000001cf410d9980_0 .net *"_ivl_20", 4 0, L_000001cf41158930;  1 drivers
v000001cf410d9340_0 .net *"_ivl_200", 31 0, L_000001cf411a6ea0;  1 drivers
v000001cf410d8e40_0 .net *"_ivl_204", 31 0, L_000001cf411a6220;  1 drivers
L_000001cf4115c870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d9480_0 .net *"_ivl_207", 25 0, L_000001cf4115c870;  1 drivers
L_000001cf4115c8b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d9160_0 .net/2u *"_ivl_208", 31 0, L_000001cf4115c8b8;  1 drivers
v000001cf410d84e0_0 .net *"_ivl_210", 0 0, L_000001cf411a7760;  1 drivers
L_000001cf4115c900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cf410da1a0_0 .net/2u *"_ivl_212", 5 0, L_000001cf4115c900;  1 drivers
v000001cf410d9520_0 .net *"_ivl_214", 0 0, L_000001cf411a6180;  1 drivers
L_000001cf4115c948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cf410da100_0 .net/2u *"_ivl_216", 5 0, L_000001cf4115c948;  1 drivers
v000001cf410d8b20_0 .net *"_ivl_218", 0 0, L_000001cf411a7300;  1 drivers
v000001cf410d8da0_0 .net *"_ivl_221", 0 0, L_000001cf4115b1e0;  1 drivers
v000001cf410d9200_0 .net *"_ivl_223", 0 0, L_000001cf4115b480;  1 drivers
L_000001cf4115c990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cf410d8580_0 .net/2u *"_ivl_224", 5 0, L_000001cf4115c990;  1 drivers
v000001cf410d8f80_0 .net *"_ivl_226", 0 0, L_000001cf411a62c0;  1 drivers
v000001cf410d92a0_0 .net *"_ivl_228", 31 0, L_000001cf411a7800;  1 drivers
v000001cf410d8800_0 .net *"_ivl_24", 0 0, L_000001cf4115aed0;  1 drivers
L_000001cf4115bfb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cf410d95c0_0 .net/2u *"_ivl_26", 4 0, L_000001cf4115bfb8;  1 drivers
v000001cf410d8620_0 .net *"_ivl_29", 4 0, L_000001cf411589d0;  1 drivers
v000001cf410d86c0_0 .net *"_ivl_32", 0 0, L_000001cf4115b3a0;  1 drivers
L_000001cf4115c000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cf410d9d40_0 .net/2u *"_ivl_34", 4 0, L_000001cf4115c000;  1 drivers
v000001cf410d8d00_0 .net *"_ivl_37", 4 0, L_000001cf41158cf0;  1 drivers
v000001cf410d9a20_0 .net *"_ivl_40", 0 0, L_000001cf4115bcd0;  1 drivers
L_000001cf4115c048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d8760_0 .net/2u *"_ivl_42", 15 0, L_000001cf4115c048;  1 drivers
v000001cf410d88a0_0 .net *"_ivl_45", 15 0, L_000001cf411a4210;  1 drivers
v000001cf410d8940_0 .net *"_ivl_48", 0 0, L_000001cf4115bb80;  1 drivers
v000001cf410d89e0_0 .net *"_ivl_5", 5 0, L_000001cf41159e70;  1 drivers
L_000001cf4115c090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d8a80_0 .net/2u *"_ivl_50", 36 0, L_000001cf4115c090;  1 drivers
L_000001cf4115c0d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d8bc0_0 .net/2u *"_ivl_52", 31 0, L_000001cf4115c0d8;  1 drivers
v000001cf410d9660_0 .net *"_ivl_55", 4 0, L_000001cf411a5cf0;  1 drivers
v000001cf410d9e80_0 .net *"_ivl_56", 36 0, L_000001cf411a4530;  1 drivers
v000001cf410d8c60_0 .net *"_ivl_58", 36 0, L_000001cf411a4ad0;  1 drivers
v000001cf410d9ac0_0 .net *"_ivl_62", 0 0, L_000001cf4115bd40;  1 drivers
L_000001cf4115c120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d8ee0_0 .net/2u *"_ivl_64", 5 0, L_000001cf4115c120;  1 drivers
v000001cf410d9fc0_0 .net *"_ivl_67", 5 0, L_000001cf411a4350;  1 drivers
v000001cf410d9700_0 .net *"_ivl_70", 0 0, L_000001cf4115b870;  1 drivers
L_000001cf4115c168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d9de0_0 .net/2u *"_ivl_72", 57 0, L_000001cf4115c168;  1 drivers
L_000001cf4115c1b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410da060_0 .net/2u *"_ivl_74", 31 0, L_000001cf4115c1b0;  1 drivers
v000001cf41159010_0 .net *"_ivl_77", 25 0, L_000001cf411a48f0;  1 drivers
v000001cf411596f0_0 .net *"_ivl_78", 57 0, L_000001cf411a4710;  1 drivers
v000001cf41159330_0 .net *"_ivl_8", 0 0, L_000001cf4115bb10;  1 drivers
v000001cf411590b0_0 .net *"_ivl_80", 57 0, L_000001cf411a3ef0;  1 drivers
L_000001cf4115c1f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cf41158d90_0 .net/2u *"_ivl_84", 31 0, L_000001cf4115c1f8;  1 drivers
L_000001cf4115c240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cf41159ab0_0 .net/2u *"_ivl_88", 5 0, L_000001cf4115c240;  1 drivers
v000001cf411591f0_0 .net *"_ivl_90", 0 0, L_000001cf411a5430;  1 drivers
L_000001cf4115c288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cf41159f10_0 .net/2u *"_ivl_92", 5 0, L_000001cf4115c288;  1 drivers
v000001cf41159970_0 .net *"_ivl_94", 0 0, L_000001cf411a4b70;  1 drivers
v000001cf4115a050_0 .net *"_ivl_97", 0 0, L_000001cf4115af40;  1 drivers
v000001cf41158750_0 .net *"_ivl_98", 47 0, L_000001cf411a4490;  1 drivers
v000001cf4115a2d0_0 .net "adderResult", 31 0, L_000001cf411a42b0;  1 drivers
v000001cf41159a10_0 .net "address", 31 0, L_000001cf411a5c50;  1 drivers
v000001cf41159790_0 .net "clk", 0 0, L_000001cf4115b090;  alias, 1 drivers
v000001cf41158a70_0 .var "cycles_consumed", 31 0;
v000001cf41158b10_0 .net "extImm", 31 0, L_000001cf411a51b0;  1 drivers
v000001cf411586b0_0 .net "funct", 5 0, L_000001cf411a5d90;  1 drivers
v000001cf41159290_0 .net "hlt", 0 0, v000001cf410a6f50_0;  1 drivers
v000001cf41158890_0 .net "imm", 15 0, L_000001cf411a5bb0;  1 drivers
v000001cf41158e30_0 .net "immediate", 31 0, L_000001cf411a5f00;  1 drivers
v000001cf4115a550_0 .net "input_clk", 0 0, v000001cf41159bf0_0;  1 drivers
v000001cf41159650_0 .net "instruction", 31 0, L_000001cf411a54d0;  1 drivers
v000001cf41158c50_0 .net "memoryReadData", 31 0, v000001cf410d44a0_0;  1 drivers
v000001cf4115a0f0_0 .net "nextPC", 31 0, L_000001cf411a52f0;  1 drivers
v000001cf4115a190_0 .net "opcode", 5 0, L_000001cf41158bb0;  1 drivers
v000001cf41158ed0_0 .net "rd", 4 0, L_000001cf41159fb0;  1 drivers
v000001cf41159830_0 .net "readData1", 31 0, L_000001cf4115b170;  1 drivers
v000001cf411593d0_0 .net "readData1_w", 31 0, L_000001cf411a6f40;  1 drivers
v000001cf4115a230_0 .net "readData2", 31 0, L_000001cf4115b560;  1 drivers
v000001cf41159470_0 .net "rs", 4 0, L_000001cf4115a4b0;  1 drivers
v000001cf41159510_0 .net "rst", 0 0, v000001cf41159c90_0;  1 drivers
v000001cf41159dd0_0 .net "rt", 4 0, L_000001cf411a4df0;  1 drivers
v000001cf411595b0_0 .net "shamt", 31 0, L_000001cf411a5390;  1 drivers
v000001cf411598d0_0 .net "wire_instruction", 31 0, L_000001cf4115b100;  1 drivers
v000001cf41159b50_0 .net "writeData", 31 0, L_000001cf411a7c60;  1 drivers
v000001cf411587f0_0 .net "zero", 0 0, L_000001cf411a7bc0;  1 drivers
L_000001cf41159e70 .part L_000001cf411a54d0, 26, 6;
L_000001cf41158bb0 .functor MUXZ 6, L_000001cf41159e70, L_000001cf4115be98, L_000001cf4115b800, C4<>;
L_000001cf41159d30 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115bf28;
L_000001cf41158f70 .part L_000001cf411a54d0, 11, 5;
L_000001cf41158930 .functor MUXZ 5, L_000001cf41158f70, L_000001cf4115bf70, L_000001cf41159d30, C4<>;
L_000001cf41159fb0 .functor MUXZ 5, L_000001cf41158930, L_000001cf4115bee0, L_000001cf4115bb10, C4<>;
L_000001cf411589d0 .part L_000001cf411a54d0, 21, 5;
L_000001cf4115a4b0 .functor MUXZ 5, L_000001cf411589d0, L_000001cf4115bfb8, L_000001cf4115aed0, C4<>;
L_000001cf41158cf0 .part L_000001cf411a54d0, 16, 5;
L_000001cf411a4df0 .functor MUXZ 5, L_000001cf41158cf0, L_000001cf4115c000, L_000001cf4115b3a0, C4<>;
L_000001cf411a4210 .part L_000001cf411a54d0, 0, 16;
L_000001cf411a5bb0 .functor MUXZ 16, L_000001cf411a4210, L_000001cf4115c048, L_000001cf4115bcd0, C4<>;
L_000001cf411a5cf0 .part L_000001cf411a54d0, 6, 5;
L_000001cf411a4530 .concat [ 5 32 0 0], L_000001cf411a5cf0, L_000001cf4115c0d8;
L_000001cf411a4ad0 .functor MUXZ 37, L_000001cf411a4530, L_000001cf4115c090, L_000001cf4115bb80, C4<>;
L_000001cf411a5390 .part L_000001cf411a4ad0, 0, 32;
L_000001cf411a4350 .part L_000001cf411a54d0, 0, 6;
L_000001cf411a5d90 .functor MUXZ 6, L_000001cf411a4350, L_000001cf4115c120, L_000001cf4115bd40, C4<>;
L_000001cf411a48f0 .part L_000001cf411a54d0, 0, 26;
L_000001cf411a4710 .concat [ 26 32 0 0], L_000001cf411a48f0, L_000001cf4115c1b0;
L_000001cf411a3ef0 .functor MUXZ 58, L_000001cf411a4710, L_000001cf4115c168, L_000001cf4115b870, C4<>;
L_000001cf411a5c50 .part L_000001cf411a3ef0, 0, 32;
L_000001cf411a4850 .arith/sum 32, v000001cf410d47c0_0, L_000001cf4115c1f8;
L_000001cf411a5430 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115c240;
L_000001cf411a4b70 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115c288;
L_000001cf411a4490 .concat [ 32 16 0 0], L_000001cf411a5c50, L_000001cf4115c2d0;
L_000001cf411a3f90 .concat [ 6 26 0 0], L_000001cf41158bb0, L_000001cf4115c318;
L_000001cf411a45d0 .cmp/eq 32, L_000001cf411a3f90, L_000001cf4115c360;
L_000001cf411a5750 .cmp/eq 6, L_000001cf411a5d90, L_000001cf4115c3a8;
L_000001cf411a4030 .concat [ 32 16 0 0], L_000001cf4115b170, L_000001cf4115c3f0;
L_000001cf411a4670 .concat [ 32 16 0 0], v000001cf410d47c0_0, L_000001cf4115c438;
L_000001cf411a5930 .part L_000001cf411a5bb0, 15, 1;
LS_000001cf411a59d0_0_0 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_0_4 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_0_8 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_0_12 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_0_16 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_0_20 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_0_24 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_0_28 .concat [ 1 1 1 1], L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930, L_000001cf411a5930;
LS_000001cf411a59d0_1_0 .concat [ 4 4 4 4], LS_000001cf411a59d0_0_0, LS_000001cf411a59d0_0_4, LS_000001cf411a59d0_0_8, LS_000001cf411a59d0_0_12;
LS_000001cf411a59d0_1_4 .concat [ 4 4 4 4], LS_000001cf411a59d0_0_16, LS_000001cf411a59d0_0_20, LS_000001cf411a59d0_0_24, LS_000001cf411a59d0_0_28;
L_000001cf411a59d0 .concat [ 16 16 0 0], LS_000001cf411a59d0_1_0, LS_000001cf411a59d0_1_4;
L_000001cf411a5a70 .concat [ 16 32 0 0], L_000001cf411a5bb0, L_000001cf411a59d0;
L_000001cf411a5b10 .arith/sum 48, L_000001cf411a4670, L_000001cf411a5a70;
L_000001cf411a4c10 .functor MUXZ 48, L_000001cf411a5b10, L_000001cf411a4030, L_000001cf4115b020, C4<>;
L_000001cf411a47b0 .functor MUXZ 48, L_000001cf411a4c10, L_000001cf411a4490, L_000001cf4115af40, C4<>;
L_000001cf411a42b0 .part L_000001cf411a47b0, 0, 32;
L_000001cf411a52f0 .functor MUXZ 32, L_000001cf411a4850, L_000001cf411a42b0, v000001cf410d4220_0, C4<>;
L_000001cf411a54d0 .functor MUXZ 32, L_000001cf4115b100, L_000001cf4115c4c8, L_000001cf4115b5d0, C4<>;
L_000001cf411a4e90 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115c5a0;
L_000001cf411a4f30 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115c5e8;
L_000001cf411a4fd0 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115c630;
L_000001cf411a5250 .concat [ 16 16 0 0], L_000001cf411a5bb0, L_000001cf4115c678;
L_000001cf411a5070 .part L_000001cf411a5bb0, 15, 1;
LS_000001cf411a5110_0_0 .concat [ 1 1 1 1], L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070;
LS_000001cf411a5110_0_4 .concat [ 1 1 1 1], L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070;
LS_000001cf411a5110_0_8 .concat [ 1 1 1 1], L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070;
LS_000001cf411a5110_0_12 .concat [ 1 1 1 1], L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070, L_000001cf411a5070;
L_000001cf411a5110 .concat [ 4 4 4 4], LS_000001cf411a5110_0_0, LS_000001cf411a5110_0_4, LS_000001cf411a5110_0_8, LS_000001cf411a5110_0_12;
L_000001cf411a43f0 .concat [ 16 16 0 0], L_000001cf411a5bb0, L_000001cf411a5110;
L_000001cf411a51b0 .functor MUXZ 32, L_000001cf411a43f0, L_000001cf411a5250, L_000001cf4115bbf0, C4<>;
L_000001cf411a56b0 .concat [ 6 26 0 0], L_000001cf41158bb0, L_000001cf4115c6c0;
L_000001cf411a57f0 .cmp/eq 32, L_000001cf411a56b0, L_000001cf4115c708;
L_000001cf411a5890 .cmp/eq 6, L_000001cf411a5d90, L_000001cf4115c750;
L_000001cf411a7620 .cmp/eq 6, L_000001cf411a5d90, L_000001cf4115c798;
L_000001cf411a7b20 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115c7e0;
L_000001cf411a6ea0 .functor MUXZ 32, L_000001cf411a51b0, L_000001cf4115c828, L_000001cf411a7b20, C4<>;
L_000001cf411a5f00 .functor MUXZ 32, L_000001cf411a6ea0, L_000001cf411a5390, L_000001cf4115b640, C4<>;
L_000001cf411a6220 .concat [ 6 26 0 0], L_000001cf41158bb0, L_000001cf4115c870;
L_000001cf411a7760 .cmp/eq 32, L_000001cf411a6220, L_000001cf4115c8b8;
L_000001cf411a6180 .cmp/eq 6, L_000001cf411a5d90, L_000001cf4115c900;
L_000001cf411a7300 .cmp/eq 6, L_000001cf411a5d90, L_000001cf4115c948;
L_000001cf411a62c0 .cmp/eq 6, L_000001cf41158bb0, L_000001cf4115c990;
L_000001cf411a7800 .functor MUXZ 32, L_000001cf4115b170, v000001cf410d47c0_0, L_000001cf411a62c0, C4<>;
L_000001cf411a6f40 .functor MUXZ 32, L_000001cf411a7800, L_000001cf4115b560, L_000001cf4115b480, C4<>;
S_000001cf4109ff60 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cf41091e70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cf4115afb0 .functor NOT 1, v000001cf410a7b30_0, C4<0>, C4<0>, C4<0>;
v000001cf410a6af0_0 .net *"_ivl_0", 0 0, L_000001cf4115afb0;  1 drivers
v000001cf410a7270_0 .net "in1", 31 0, L_000001cf4115b560;  alias, 1 drivers
v000001cf410a6870_0 .net "in2", 31 0, L_000001cf411a5f00;  alias, 1 drivers
v000001cf410a69b0_0 .net "out", 31 0, L_000001cf411a60e0;  alias, 1 drivers
v000001cf410a6eb0_0 .net "s", 0 0, v000001cf410a7b30_0;  alias, 1 drivers
L_000001cf411a60e0 .functor MUXZ 32, L_000001cf411a5f00, L_000001cf4115b560, L_000001cf4115afb0, C4<>;
S_000001cf41046580 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cf41150090 .param/l "RType" 0 4 2, C4<000000>;
P_000001cf411500c8 .param/l "add" 0 4 5, C4<100000>;
P_000001cf41150100 .param/l "addi" 0 4 8, C4<001000>;
P_000001cf41150138 .param/l "addu" 0 4 5, C4<100001>;
P_000001cf41150170 .param/l "and_" 0 4 5, C4<100100>;
P_000001cf411501a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cf411501e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cf41150218 .param/l "bne" 0 4 10, C4<000101>;
P_000001cf41150250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cf41150288 .param/l "j" 0 4 12, C4<000010>;
P_000001cf411502c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cf411502f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cf41150330 .param/l "lw" 0 4 8, C4<100011>;
P_000001cf41150368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cf411503a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cf411503d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cf41150410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cf41150448 .param/l "sll" 0 4 6, C4<000000>;
P_000001cf41150480 .param/l "slt" 0 4 5, C4<101010>;
P_000001cf411504b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001cf411504f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cf41150528 .param/l "sub" 0 4 5, C4<100010>;
P_000001cf41150560 .param/l "subu" 0 4 5, C4<100011>;
P_000001cf41150598 .param/l "sw" 0 4 8, C4<101011>;
P_000001cf411505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cf41150608 .param/l "xori" 0 4 8, C4<001110>;
v000001cf410a80d0_0 .var "ALUOp", 3 0;
v000001cf410a7b30_0 .var "ALUSrc", 0 0;
v000001cf410a6b90_0 .var "MemReadEn", 0 0;
v000001cf410a78b0_0 .var "MemWriteEn", 0 0;
v000001cf410a7950_0 .var "MemtoReg", 0 0;
v000001cf410a7450_0 .var "RegDst", 0 0;
v000001cf410a6a50_0 .var "RegWriteEn", 0 0;
v000001cf410a85d0_0 .net "funct", 5 0, L_000001cf411a5d90;  alias, 1 drivers
v000001cf410a6f50_0 .var "hlt", 0 0;
v000001cf410a7a90_0 .net "opcode", 5 0, L_000001cf41158bb0;  alias, 1 drivers
v000001cf410a74f0_0 .net "rst", 0 0, v000001cf41159c90_0;  alias, 1 drivers
E_000001cf41091eb0 .event anyedge, v000001cf410a74f0_0, v000001cf410a7a90_0, v000001cf410a85d0_0;
S_000001cf410467d0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001cf41091af0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001cf4115b100 .functor BUFZ 32, L_000001cf411a5610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf410a6910_0 .net "Data_Out", 31 0, L_000001cf4115b100;  alias, 1 drivers
v000001cf410a6c30 .array "InstMem", 2047 0, 31 0;
v000001cf410a6ff0_0 .net *"_ivl_0", 31 0, L_000001cf411a5610;  1 drivers
v000001cf410a8350_0 .net *"_ivl_3", 10 0, L_000001cf411a40d0;  1 drivers
v000001cf410a6cd0_0 .net *"_ivl_4", 12 0, L_000001cf411a4a30;  1 drivers
L_000001cf4115c480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cf410a7bd0_0 .net *"_ivl_7", 1 0, L_000001cf4115c480;  1 drivers
v000001cf410a7e50_0 .net "addr", 31 0, v000001cf410d47c0_0;  alias, 1 drivers
v000001cf410a76d0_0 .var/i "i", 31 0;
L_000001cf411a5610 .array/port v000001cf410a6c30, L_000001cf411a4a30;
L_000001cf411a40d0 .part v000001cf410d47c0_0, 0, 11;
L_000001cf411a4a30 .concat [ 11 2 0 0], L_000001cf411a40d0, L_000001cf4115c480;
S_000001cf40ff29c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001cf4115b170 .functor BUFZ 32, L_000001cf411a4cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf4115b560 .functor BUFZ 32, L_000001cf411a4d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf410a7310_0 .net *"_ivl_0", 31 0, L_000001cf411a4cb0;  1 drivers
v000001cf410a8530_0 .net *"_ivl_10", 6 0, L_000001cf411a5570;  1 drivers
L_000001cf4115c558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cf41085b90_0 .net *"_ivl_13", 1 0, L_000001cf4115c558;  1 drivers
v000001cf41084bf0_0 .net *"_ivl_2", 6 0, L_000001cf411a4170;  1 drivers
L_000001cf4115c510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cf410d4180_0 .net *"_ivl_5", 1 0, L_000001cf4115c510;  1 drivers
v000001cf410d40e0_0 .net *"_ivl_8", 31 0, L_000001cf411a4d50;  1 drivers
v000001cf410d4b80_0 .net "clk", 0 0, L_000001cf4115b090;  alias, 1 drivers
v000001cf410d4360_0 .var/i "i", 31 0;
v000001cf410d4c20_0 .net "readData1", 31 0, L_000001cf4115b170;  alias, 1 drivers
v000001cf410d3f00_0 .net "readData2", 31 0, L_000001cf4115b560;  alias, 1 drivers
v000001cf410d4680_0 .net "readRegister1", 4 0, L_000001cf4115a4b0;  alias, 1 drivers
v000001cf410d49a0_0 .net "readRegister2", 4 0, L_000001cf411a4df0;  alias, 1 drivers
v000001cf410d5300 .array "registers", 31 0, 31 0;
v000001cf410d53a0_0 .net "rst", 0 0, v000001cf41159c90_0;  alias, 1 drivers
v000001cf410d4540_0 .net "we", 0 0, v000001cf410a6a50_0;  alias, 1 drivers
v000001cf410d4a40_0 .net "writeData", 31 0, L_000001cf411a7c60;  alias, 1 drivers
v000001cf410d4ae0_0 .net "writeRegister", 4 0, L_000001cf411a4990;  alias, 1 drivers
E_000001cf41091a30/0 .event negedge, v000001cf410a74f0_0;
E_000001cf41091a30/1 .event posedge, v000001cf410d4b80_0;
E_000001cf41091a30 .event/or E_000001cf41091a30/0, E_000001cf41091a30/1;
L_000001cf411a4cb0 .array/port v000001cf410d5300, L_000001cf411a4170;
L_000001cf411a4170 .concat [ 5 2 0 0], L_000001cf4115a4b0, L_000001cf4115c510;
L_000001cf411a4d50 .array/port v000001cf410d5300, L_000001cf411a5570;
L_000001cf411a5570 .concat [ 5 2 0 0], L_000001cf411a4df0, L_000001cf4115c558;
S_000001cf40ff2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001cf40ff29c0;
 .timescale 0 0;
v000001cf410a6d70_0 .var/i "i", 31 0;
S_000001cf41044c30 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cf41092470 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cf4115b410 .functor NOT 1, v000001cf410a7450_0, C4<0>, C4<0>, C4<0>;
v000001cf410d4cc0_0 .net *"_ivl_0", 0 0, L_000001cf4115b410;  1 drivers
v000001cf410d4d60_0 .net "in1", 4 0, L_000001cf411a4df0;  alias, 1 drivers
v000001cf410d5800_0 .net "in2", 4 0, L_000001cf41159fb0;  alias, 1 drivers
v000001cf410d3d20_0 .net "out", 4 0, L_000001cf411a4990;  alias, 1 drivers
v000001cf410d4f40_0 .net "s", 0 0, v000001cf410a7450_0;  alias, 1 drivers
L_000001cf411a4990 .functor MUXZ 5, L_000001cf41159fb0, L_000001cf411a4df0, L_000001cf4115b410, C4<>;
S_000001cf41044dc0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cf41091ff0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cf4115b250 .functor NOT 1, v000001cf410a7950_0, C4<0>, C4<0>, C4<0>;
v000001cf410d5580_0 .net *"_ivl_0", 0 0, L_000001cf4115b250;  1 drivers
v000001cf410d3fa0_0 .net "in1", 31 0, v000001cf410d4040_0;  alias, 1 drivers
v000001cf410d4720_0 .net "in2", 31 0, v000001cf410d44a0_0;  alias, 1 drivers
v000001cf410d5620_0 .net "out", 31 0, L_000001cf411a7c60;  alias, 1 drivers
v000001cf410d4ea0_0 .net "s", 0 0, v000001cf410a7950_0;  alias, 1 drivers
L_000001cf411a7c60 .functor MUXZ 32, v000001cf410d44a0_0, v000001cf410d4040_0, L_000001cf4115b250, C4<>;
S_000001cf4102ede0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cf4102ef70 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cf4102efa8 .param/l "AND" 0 9 12, C4<0010>;
P_000001cf4102efe0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cf4102f018 .param/l "OR" 0 9 12, C4<0011>;
P_000001cf4102f050 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cf4102f088 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cf4102f0c0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cf4102f0f8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cf4102f130 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cf4102f168 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cf4102f1a0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cf4102f1d8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cf4115c9d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf410d5260_0 .net/2u *"_ivl_0", 31 0, L_000001cf4115c9d8;  1 drivers
v000001cf410d59e0_0 .net "opSel", 3 0, v000001cf410a80d0_0;  alias, 1 drivers
v000001cf410d4400_0 .net "operand1", 31 0, L_000001cf411a6f40;  alias, 1 drivers
v000001cf410d5bc0_0 .net "operand2", 31 0, L_000001cf411a60e0;  alias, 1 drivers
v000001cf410d4040_0 .var "result", 31 0;
v000001cf410d4fe0_0 .net "zero", 0 0, L_000001cf411a7bc0;  alias, 1 drivers
E_000001cf41091bb0 .event anyedge, v000001cf410a80d0_0, v000001cf410d4400_0, v000001cf410a69b0_0;
L_000001cf411a7bc0 .cmp/eq 32, v000001cf410d4040_0, L_000001cf4115c9d8;
S_000001cf41073a60 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001cf410d5ce0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cf410d5d18 .param/l "add" 0 4 5, C4<100000>;
P_000001cf410d5d50 .param/l "addi" 0 4 8, C4<001000>;
P_000001cf410d5d88 .param/l "addu" 0 4 5, C4<100001>;
P_000001cf410d5dc0 .param/l "and_" 0 4 5, C4<100100>;
P_000001cf410d5df8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cf410d5e30 .param/l "beq" 0 4 10, C4<000100>;
P_000001cf410d5e68 .param/l "bne" 0 4 10, C4<000101>;
P_000001cf410d5ea0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cf410d5ed8 .param/l "j" 0 4 12, C4<000010>;
P_000001cf410d5f10 .param/l "jal" 0 4 12, C4<000011>;
P_000001cf410d5f48 .param/l "jr" 0 4 6, C4<001000>;
P_000001cf410d5f80 .param/l "lw" 0 4 8, C4<100011>;
P_000001cf410d5fb8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cf410d5ff0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cf410d6028 .param/l "ori" 0 4 8, C4<001101>;
P_000001cf410d6060 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cf410d6098 .param/l "sll" 0 4 6, C4<000000>;
P_000001cf410d60d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001cf410d6108 .param/l "slti" 0 4 8, C4<101010>;
P_000001cf410d6140 .param/l "srl" 0 4 6, C4<000010>;
P_000001cf410d6178 .param/l "sub" 0 4 5, C4<100010>;
P_000001cf410d61b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001cf410d61e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001cf410d6220 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cf410d6258 .param/l "xori" 0 4 8, C4<001110>;
v000001cf410d4220_0 .var "PCsrc", 0 0;
v000001cf410d58a0_0 .net "funct", 5 0, L_000001cf411a5d90;  alias, 1 drivers
v000001cf410d4e00_0 .net "opcode", 5 0, L_000001cf41158bb0;  alias, 1 drivers
v000001cf410d5080_0 .net "operand1", 31 0, L_000001cf4115b170;  alias, 1 drivers
v000001cf410d5a80_0 .net "operand2", 31 0, L_000001cf411a60e0;  alias, 1 drivers
v000001cf410d5120_0 .net "rst", 0 0, v000001cf41159c90_0;  alias, 1 drivers
E_000001cf410916b0/0 .event anyedge, v000001cf410a74f0_0, v000001cf410a7a90_0, v000001cf410d4c20_0, v000001cf410a69b0_0;
E_000001cf410916b0/1 .event anyedge, v000001cf410a85d0_0;
E_000001cf410916b0 .event/or E_000001cf410916b0/0, E_000001cf410916b0/1;
S_000001cf41073bf0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cf410d42c0 .array "DataMem", 2047 0, 31 0;
v000001cf410d56c0_0 .net "address", 31 0, v000001cf410d4040_0;  alias, 1 drivers
v000001cf410d51c0_0 .net "clock", 0 0, L_000001cf4115b2c0;  1 drivers
v000001cf410d5b20_0 .net "data", 31 0, L_000001cf4115b560;  alias, 1 drivers
v000001cf410d3dc0_0 .var/i "i", 31 0;
v000001cf410d44a0_0 .var "q", 31 0;
v000001cf410d5440_0 .net "rden", 0 0, v000001cf410a6b90_0;  alias, 1 drivers
v000001cf410d54e0_0 .net "wren", 0 0, v000001cf410a78b0_0;  alias, 1 drivers
E_000001cf41091f30 .event posedge, v000001cf410d51c0_0;
S_000001cf4105d100 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001cf4109fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cf41091f70 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cf410d45e0_0 .net "PCin", 31 0, L_000001cf411a52f0;  alias, 1 drivers
v000001cf410d47c0_0 .var "PCout", 31 0;
v000001cf410d5760_0 .net "clk", 0 0, L_000001cf4115b090;  alias, 1 drivers
v000001cf410d3e60_0 .net "rst", 0 0, v000001cf41159c90_0;  alias, 1 drivers
    .scope S_000001cf41073a60;
T_0 ;
    %wait E_000001cf410916b0;
    %load/vec4 v000001cf410d5120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf410d4220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cf410d4e00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001cf410d5080_0;
    %load/vec4 v000001cf410d5a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001cf410d4e00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001cf410d5080_0;
    %load/vec4 v000001cf410d5a80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001cf410d4e00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001cf410d4e00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001cf410d4e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001cf410d58a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001cf410d4220_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cf4105d100;
T_1 ;
    %wait E_000001cf41091a30;
    %load/vec4 v000001cf410d3e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cf410d47c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cf410d45e0_0;
    %assign/vec4 v000001cf410d47c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cf410467d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf410a76d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cf410a76d0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cf410a76d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %load/vec4 v000001cf410a76d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf410a76d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 2099242, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 4196394, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 270532611, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410a6c30, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cf41046580;
T_3 ;
    %wait E_000001cf41091eb0;
    %load/vec4 v000001cf410a74f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cf410a6f50_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf410a78b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf410a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf410a6b90_0, 0;
    %assign/vec4 v000001cf410a7450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cf410a6f50_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cf410a80d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cf410a7b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cf410a6a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cf410a78b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cf410a7950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cf410a6b90_0, 0, 1;
    %store/vec4 v000001cf410a7450_0, 0, 1;
    %load/vec4 v000001cf410a7a90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6f50_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %load/vec4 v000001cf410a85d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf410a7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a6a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7950_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a78b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf410a7b30_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cf410a80d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cf40ff29c0;
T_4 ;
    %wait E_000001cf41091a30;
    %fork t_1, S_000001cf40ff2b50;
    %jmp t_0;
    .scope S_000001cf40ff2b50;
t_1 ;
    %load/vec4 v000001cf410d53a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf410a6d70_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cf410a6d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cf410a6d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410d5300, 0, 4;
    %load/vec4 v000001cf410a6d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf410a6d70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cf410d4540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cf410d4a40_0;
    %load/vec4 v000001cf410d4ae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410d5300, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410d5300, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cf40ff29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cf40ff29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf410d4360_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cf410d4360_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cf410d4360_0;
    %ix/getv/s 4, v000001cf410d4360_0;
    %load/vec4a v000001cf410d5300, 4;
    %ix/getv/s 4, v000001cf410d4360_0;
    %load/vec4a v000001cf410d5300, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cf410d4360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf410d4360_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cf4102ede0;
T_6 ;
    %wait E_000001cf41091bb0;
    %load/vec4 v000001cf410d59e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cf410d4400_0;
    %load/vec4 v000001cf410d5bc0_0;
    %add;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cf410d4400_0;
    %load/vec4 v000001cf410d5bc0_0;
    %sub;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cf410d4400_0;
    %load/vec4 v000001cf410d5bc0_0;
    %and;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cf410d4400_0;
    %load/vec4 v000001cf410d5bc0_0;
    %or;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cf410d4400_0;
    %load/vec4 v000001cf410d5bc0_0;
    %xor;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cf410d4400_0;
    %load/vec4 v000001cf410d5bc0_0;
    %or;
    %inv;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cf410d4400_0;
    %load/vec4 v000001cf410d5bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cf410d5bc0_0;
    %load/vec4 v000001cf410d4400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cf410d4400_0;
    %ix/getv 4, v000001cf410d5bc0_0;
    %shiftl 4;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cf410d4400_0;
    %ix/getv 4, v000001cf410d5bc0_0;
    %shiftr 4;
    %assign/vec4 v000001cf410d4040_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cf41073bf0;
T_7 ;
    %wait E_000001cf41091f30;
    %load/vec4 v000001cf410d5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cf410d56c0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001cf410d42c0, 4;
    %assign/vec4 v000001cf410d44a0_0, 0;
T_7.0 ;
    %load/vec4 v000001cf410d54e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cf410d5b20_0;
    %ix/getv 3, v000001cf410d56c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410d42c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cf41073bf0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf410d3dc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001cf410d3dc0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cf410d3dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf410d42c0, 0, 4;
    %load/vec4 v000001cf410d3dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf410d3dc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001cf41073bf0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf410d3dc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cf410d3dc0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cf410d3dc0_0;
    %load/vec4a v000001cf410d42c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001cf410d3dc0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cf410d3dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf410d3dc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cf4109fdd0;
T_10 ;
    %wait E_000001cf41091a30;
    %load/vec4 v000001cf41159510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cf41158a70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cf41158a70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cf41158a70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cf4109fab0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf41159bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf41159c90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cf4109fab0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cf41159bf0_0;
    %inv;
    %assign/vec4 v000001cf41159bf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cf4109fab0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf41159c90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf41159c90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001cf41159150_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
