// Seed: 723346403
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  integer id_3;
  assign id_2 = id_2;
  wire id_4;
  always begin : LABEL_0
    `define pp_5 0
  end
  id_6(
      .id_0(1), .id_1(1), .id_2(id_1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output logic id_2,
    input uwire id_3,
    input tri id_4 id_6
);
  always id_2 <= 1;
  wire id_7;
  wire id_8 = id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
endmodule
