# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0" \
"simulation_top_func_synth.v" \

sv xil_defaultlib  --include "../../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0" \
"../../../../../TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sim_1/new/simulation_top.sv" \

# Do not sort compile order
nosort
