# 5-stage dynamic pipeline CPU

### brief intro

This is a 5-stage dynamic pipeline CPU which supports 45 ```Mips32``` assembly instructions.

### holistic schema

![holistic_schema](overall.jpg)