# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler myproject_sparsemux_49_5_16_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler myproject_sparsemux_49_5_16_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler myproject_sparsemux_49_5_16_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1924 \
    name q_hashed_0_val7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_0_val7 \
    op interface \
    ports { q_hashed_0_val7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1925 \
    name q_hashed_1_val13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_1_val13 \
    op interface \
    ports { q_hashed_1_val13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1926 \
    name q_hashed_2_val19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_2_val19 \
    op interface \
    ports { q_hashed_2_val19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1927 \
    name q_hashed_3_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_3_val25 \
    op interface \
    ports { q_hashed_3_val25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1928 \
    name q_hashed_4_val31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_4_val31 \
    op interface \
    ports { q_hashed_4_val31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1929 \
    name q_hashed_5_val37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_5_val37 \
    op interface \
    ports { q_hashed_5_val37 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1930 \
    name q_hashed_6_val43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_6_val43 \
    op interface \
    ports { q_hashed_6_val43 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1931 \
    name q_hashed_7_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_7_val49 \
    op interface \
    ports { q_hashed_7_val49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1932 \
    name q_hashed_8_val55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_8_val55 \
    op interface \
    ports { q_hashed_8_val55 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1933 \
    name q_hashed_9_val62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_9_val62 \
    op interface \
    ports { q_hashed_9_val62 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1934 \
    name q_hashed_10_val68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_10_val68 \
    op interface \
    ports { q_hashed_10_val68 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1935 \
    name q_hashed_11_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_11_val74 \
    op interface \
    ports { q_hashed_11_val74 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1936 \
    name q_hashed_12_val80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_12_val80 \
    op interface \
    ports { q_hashed_12_val80 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1937 \
    name q_hashed_13_val86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_13_val86 \
    op interface \
    ports { q_hashed_13_val86 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1938 \
    name q_hashed_14_val92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_14_val92 \
    op interface \
    ports { q_hashed_14_val92 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1939 \
    name q_hashed_15_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_15_val98 \
    op interface \
    ports { q_hashed_15_val98 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1940 \
    name q_hashed_16_val104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_16_val104 \
    op interface \
    ports { q_hashed_16_val104 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1941 \
    name q_hashed_17_val110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_17_val110 \
    op interface \
    ports { q_hashed_17_val110 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1942 \
    name q_hashed_18_val116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_18_val116 \
    op interface \
    ports { q_hashed_18_val116 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1943 \
    name q_hashed_19_val122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_19_val122 \
    op interface \
    ports { q_hashed_19_val122 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1944 \
    name q_hashed_20_val128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_20_val128 \
    op interface \
    ports { q_hashed_20_val128 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1945 \
    name q_hashed_21_val134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_21_val134 \
    op interface \
    ports { q_hashed_21_val134 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1946 \
    name q_hashed_22_val140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_22_val140 \
    op interface \
    ports { q_hashed_22_val140 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1947 \
    name q_hashed_23_val146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_23_val146 \
    op interface \
    ports { q_hashed_23_val146 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1948 \
    name q_hashed_24_val152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_24_val152 \
    op interface \
    ports { q_hashed_24_val152 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1949 \
    name q_hashed_25_val158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_25_val158 \
    op interface \
    ports { q_hashed_25_val158 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1950 \
    name q_hashed_26_val164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_26_val164 \
    op interface \
    ports { q_hashed_26_val164 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1951 \
    name q_hashed_27_val170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_27_val170 \
    op interface \
    ports { q_hashed_27_val170 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1952 \
    name q_hashed_28_val176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_28_val176 \
    op interface \
    ports { q_hashed_28_val176 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1953 \
    name q_hashed_29_val182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_29_val182 \
    op interface \
    ports { q_hashed_29_val182 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1954 \
    name q_hashed_30_val188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_30_val188 \
    op interface \
    ports { q_hashed_30_val188 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1955 \
    name q_hashed_31_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_31_val194 \
    op interface \
    ports { q_hashed_31_val194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1956 \
    name q_hashed_32_val200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_32_val200 \
    op interface \
    ports { q_hashed_32_val200 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1957 \
    name q_hashed_33_val206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_33_val206 \
    op interface \
    ports { q_hashed_33_val206 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1958 \
    name q_hashed_34_val212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_34_val212 \
    op interface \
    ports { q_hashed_34_val212 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1959 \
    name q_hashed_35_val218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_35_val218 \
    op interface \
    ports { q_hashed_35_val218 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1960 \
    name q_hashed_36_val224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_36_val224 \
    op interface \
    ports { q_hashed_36_val224 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1961 \
    name q_hashed_37_val230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_37_val230 \
    op interface \
    ports { q_hashed_37_val230 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1962 \
    name q_hashed_38_val237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_38_val237 \
    op interface \
    ports { q_hashed_38_val237 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1963 \
    name q_hashed_39_val243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_39_val243 \
    op interface \
    ports { q_hashed_39_val243 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1964 \
    name q_hashed_40_val249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_40_val249 \
    op interface \
    ports { q_hashed_40_val249 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1965 \
    name q_hashed_41_val255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_41_val255 \
    op interface \
    ports { q_hashed_41_val255 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1966 \
    name q_hashed_42_val261 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_42_val261 \
    op interface \
    ports { q_hashed_42_val261 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1967 \
    name q_hashed_43_val267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_43_val267 \
    op interface \
    ports { q_hashed_43_val267 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1968 \
    name q_hashed_44_val273 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_44_val273 \
    op interface \
    ports { q_hashed_44_val273 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1969 \
    name q_hashed_45_val279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_45_val279 \
    op interface \
    ports { q_hashed_45_val279 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1970 \
    name q_hashed_46_val285 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_46_val285 \
    op interface \
    ports { q_hashed_46_val285 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1971 \
    name q_hashed_47_val291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_47_val291 \
    op interface \
    ports { q_hashed_47_val291 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1972 \
    name q_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_0_val \
    op interface \
    ports { q_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1973 \
    name q_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_1_val \
    op interface \
    ports { q_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1974 \
    name q_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_2_val \
    op interface \
    ports { q_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1975 \
    name q_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_3_val \
    op interface \
    ports { q_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1976 \
    name q_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_4_val \
    op interface \
    ports { q_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1977 \
    name q_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_5_val \
    op interface \
    ports { q_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1978 \
    name q_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_6_val \
    op interface \
    ports { q_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1979 \
    name q_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_7_val \
    op interface \
    ports { q_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1980 \
    name q_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_8_val \
    op interface \
    ports { q_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1981 \
    name q_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_9_val \
    op interface \
    ports { q_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1982 \
    name q_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_10_val \
    op interface \
    ports { q_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1983 \
    name q_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_11_val \
    op interface \
    ports { q_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1984 \
    name q_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_12_val \
    op interface \
    ports { q_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1985 \
    name q_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_13_val \
    op interface \
    ports { q_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1986 \
    name q_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_14_val \
    op interface \
    ports { q_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1987 \
    name q_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_15_val \
    op interface \
    ports { q_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1988 \
    name q_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_16_val \
    op interface \
    ports { q_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1989 \
    name q_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_17_val \
    op interface \
    ports { q_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1990 \
    name q_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_18_val \
    op interface \
    ports { q_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1991 \
    name q_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_19_val \
    op interface \
    ports { q_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1992 \
    name q_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_20_val \
    op interface \
    ports { q_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1993 \
    name q_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_21_val \
    op interface \
    ports { q_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1994 \
    name q_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_22_val \
    op interface \
    ports { q_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1995 \
    name q_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_23_val \
    op interface \
    ports { q_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1996 \
    name q_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_24_val \
    op interface \
    ports { q_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1997 \
    name q_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_25_val \
    op interface \
    ports { q_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1998 \
    name q_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_26_val \
    op interface \
    ports { q_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1999 \
    name q_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_27_val \
    op interface \
    ports { q_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2000 \
    name q_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_28_val \
    op interface \
    ports { q_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2001 \
    name q_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_29_val \
    op interface \
    ports { q_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2002 \
    name q_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_30_val \
    op interface \
    ports { q_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2003 \
    name q_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_31_val \
    op interface \
    ports { q_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2004 \
    name q_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_32_val \
    op interface \
    ports { q_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2005 \
    name q_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_33_val \
    op interface \
    ports { q_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2006 \
    name q_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_34_val \
    op interface \
    ports { q_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2007 \
    name q_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_35_val \
    op interface \
    ports { q_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2008 \
    name q_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_36_val \
    op interface \
    ports { q_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2009 \
    name q_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_37_val \
    op interface \
    ports { q_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2010 \
    name q_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_38_val \
    op interface \
    ports { q_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2011 \
    name q_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_39_val \
    op interface \
    ports { q_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2012 \
    name q_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_40_val \
    op interface \
    ports { q_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2013 \
    name q_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_41_val \
    op interface \
    ports { q_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2014 \
    name q_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_42_val \
    op interface \
    ports { q_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2015 \
    name q_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_43_val \
    op interface \
    ports { q_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2016 \
    name q_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_44_val \
    op interface \
    ports { q_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2017 \
    name q_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_45_val \
    op interface \
    ports { q_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2018 \
    name q_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_46_val \
    op interface \
    ports { q_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2019 \
    name q_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_47_val \
    op interface \
    ports { q_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2020 \
    name q_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_48_val \
    op interface \
    ports { q_48_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2021 \
    name q_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_49_val \
    op interface \
    ports { q_49_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2022 \
    name q_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_50_val \
    op interface \
    ports { q_50_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2023 \
    name q_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_51_val \
    op interface \
    ports { q_51_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2024 \
    name q_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_52_val \
    op interface \
    ports { q_52_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2025 \
    name q_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_53_val \
    op interface \
    ports { q_53_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2026 \
    name q_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_54_val \
    op interface \
    ports { q_54_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2027 \
    name q_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_55_val \
    op interface \
    ports { q_55_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2028 \
    name q_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_56_val \
    op interface \
    ports { q_56_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2029 \
    name q_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_57_val \
    op interface \
    ports { q_57_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2030 \
    name q_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_58_val \
    op interface \
    ports { q_58_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2031 \
    name q_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_59_val \
    op interface \
    ports { q_59_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2032 \
    name q_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_60_val \
    op interface \
    ports { q_60_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2033 \
    name q_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_61_val \
    op interface \
    ports { q_61_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2034 \
    name q_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_62_val \
    op interface \
    ports { q_62_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2035 \
    name q_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_63_val \
    op interface \
    ports { q_63_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2036 \
    name q_64_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_64_val \
    op interface \
    ports { q_64_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2037 \
    name q_65_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_65_val \
    op interface \
    ports { q_65_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2038 \
    name q_66_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_66_val \
    op interface \
    ports { q_66_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2039 \
    name q_67_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_67_val \
    op interface \
    ports { q_67_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2040 \
    name q_68_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_68_val \
    op interface \
    ports { q_68_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2041 \
    name q_69_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_69_val \
    op interface \
    ports { q_69_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2042 \
    name q_70_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_70_val \
    op interface \
    ports { q_70_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2043 \
    name q_71_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_71_val \
    op interface \
    ports { q_71_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2044 \
    name q_72_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_72_val \
    op interface \
    ports { q_72_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2045 \
    name q_73_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_73_val \
    op interface \
    ports { q_73_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2046 \
    name q_74_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_74_val \
    op interface \
    ports { q_74_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2047 \
    name q_75_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_75_val \
    op interface \
    ports { q_75_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2048 \
    name q_76_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_76_val \
    op interface \
    ports { q_76_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2049 \
    name q_77_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_77_val \
    op interface \
    ports { q_77_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2050 \
    name q_78_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_78_val \
    op interface \
    ports { q_78_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2051 \
    name q_79_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_79_val \
    op interface \
    ports { q_79_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2052 \
    name q_80_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_80_val \
    op interface \
    ports { q_80_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2053 \
    name q_81_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_81_val \
    op interface \
    ports { q_81_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2054 \
    name q_82_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_82_val \
    op interface \
    ports { q_82_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2055 \
    name q_83_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_83_val \
    op interface \
    ports { q_83_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2056 \
    name q_84_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_84_val \
    op interface \
    ports { q_84_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2057 \
    name q_85_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_85_val \
    op interface \
    ports { q_85_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2058 \
    name q_86_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_86_val \
    op interface \
    ports { q_86_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2059 \
    name q_87_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_87_val \
    op interface \
    ports { q_87_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2060 \
    name q_88_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_88_val \
    op interface \
    ports { q_88_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2061 \
    name q_89_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_89_val \
    op interface \
    ports { q_89_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2062 \
    name q_90_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_90_val \
    op interface \
    ports { q_90_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2063 \
    name q_91_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_91_val \
    op interface \
    ports { q_91_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2064 \
    name q_92_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_92_val \
    op interface \
    ports { q_92_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2065 \
    name q_93_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_93_val \
    op interface \
    ports { q_93_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2066 \
    name q_94_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_94_val \
    op interface \
    ports { q_94_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2067 \
    name q_95_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_95_val \
    op interface \
    ports { q_95_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2068 \
    name q_96_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_96_val \
    op interface \
    ports { q_96_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2069 \
    name q_97_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_97_val \
    op interface \
    ports { q_97_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2070 \
    name q_98_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_98_val \
    op interface \
    ports { q_98_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2071 \
    name q_99_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_99_val \
    op interface \
    ports { q_99_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2072 \
    name q_100_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_100_val \
    op interface \
    ports { q_100_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2073 \
    name q_101_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_101_val \
    op interface \
    ports { q_101_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2074 \
    name q_102_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_102_val \
    op interface \
    ports { q_102_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2075 \
    name q_103_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_103_val \
    op interface \
    ports { q_103_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2076 \
    name q_104_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_104_val \
    op interface \
    ports { q_104_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2077 \
    name q_105_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_105_val \
    op interface \
    ports { q_105_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2078 \
    name q_106_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_106_val \
    op interface \
    ports { q_106_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2079 \
    name q_107_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_107_val \
    op interface \
    ports { q_107_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2080 \
    name q_108_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_108_val \
    op interface \
    ports { q_108_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2081 \
    name q_109_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_109_val \
    op interface \
    ports { q_109_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2082 \
    name q_110_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_110_val \
    op interface \
    ports { q_110_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2083 \
    name q_111_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_111_val \
    op interface \
    ports { q_111_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2084 \
    name q_112_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_112_val \
    op interface \
    ports { q_112_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2085 \
    name q_113_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_113_val \
    op interface \
    ports { q_113_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2086 \
    name q_114_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_114_val \
    op interface \
    ports { q_114_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2087 \
    name q_115_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_115_val \
    op interface \
    ports { q_115_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2088 \
    name q_116_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_116_val \
    op interface \
    ports { q_116_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2089 \
    name q_117_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_117_val \
    op interface \
    ports { q_117_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2090 \
    name q_118_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_118_val \
    op interface \
    ports { q_118_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2091 \
    name q_119_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_119_val \
    op interface \
    ports { q_119_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2092 \
    name q_120_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_120_val \
    op interface \
    ports { q_120_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2093 \
    name q_121_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_121_val \
    op interface \
    ports { q_121_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2094 \
    name q_122_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_122_val \
    op interface \
    ports { q_122_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2095 \
    name q_123_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_123_val \
    op interface \
    ports { q_123_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2096 \
    name q_124_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_124_val \
    op interface \
    ports { q_124_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2097 \
    name q_125_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_125_val \
    op interface \
    ports { q_125_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2098 \
    name q_126_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_126_val \
    op interface \
    ports { q_126_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2099 \
    name q_127_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_127_val \
    op interface \
    ports { q_127_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2100 \
    name q_128_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_128_val \
    op interface \
    ports { q_128_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2101 \
    name q_129_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_129_val \
    op interface \
    ports { q_129_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2102 \
    name q_130_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_130_val \
    op interface \
    ports { q_130_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2103 \
    name q_131_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_131_val \
    op interface \
    ports { q_131_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2104 \
    name q_132_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_132_val \
    op interface \
    ports { q_132_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2105 \
    name q_133_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_133_val \
    op interface \
    ports { q_133_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2106 \
    name q_134_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_134_val \
    op interface \
    ports { q_134_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2107 \
    name q_135_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_135_val \
    op interface \
    ports { q_135_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2108 \
    name q_136_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_136_val \
    op interface \
    ports { q_136_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2109 \
    name q_137_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_137_val \
    op interface \
    ports { q_137_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2110 \
    name q_138_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_138_val \
    op interface \
    ports { q_138_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2111 \
    name q_139_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_139_val \
    op interface \
    ports { q_139_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2112 \
    name q_140_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_140_val \
    op interface \
    ports { q_140_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2113 \
    name q_141_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_141_val \
    op interface \
    ports { q_141_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2114 \
    name q_142_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_142_val \
    op interface \
    ports { q_142_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2115 \
    name q_143_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_143_val \
    op interface \
    ports { q_143_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


