<stg><name>lab5_z1</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %store_ln6 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln6 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln6 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln6 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln6 = br i1 %icmp_ln6, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %d_in_addr = getelementptr i32 %d_in, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_in_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
.split:2 %d_in_load = load i8 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:4 %xor_ln8 = xor i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
.split:5 %zext_ln8 = zext i8 %xor_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %d_in_addr_1 = getelementptr i32 %d_in, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="d_in_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="8">
<![CDATA[
.split:7 %d_in_load_1 = load i8 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:10 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %i_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:38 %store_ln6 = store i8 %add_ln6, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
.split:2 %d_in_load = load i8 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
.split:3 %trunc_ln7 = trunc i32 %d_in_load

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="8">
<![CDATA[
.split:7 %d_in_load_1 = load i8 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
.split:8 %trunc_ln8 = trunc i32 %d_in_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:9 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %d_in_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:11 %xor_ln10 = xor i4 %trunc_ln, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln10"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="4">
<![CDATA[
.split:12 %sext_ln10 = sext i4 %xor_ln10

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split:13 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln10, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.split:14 %and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:15 %or_ln10 = or i5 %sext_ln10, i5 15

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:16 %icmp_ln10 = icmp_ugt  i5 %and_ln, i5 %or_ln10

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="5">
<![CDATA[
.split:17 %zext_ln10 = zext i5 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="5">
<![CDATA[
.split:18 %zext_ln10_1 = zext i5 %or_ln10

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:19 %tmp_1 = partselect i32 @llvm.part.select.i32, i32 %d_in_load_1, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:20 %sub_ln10 = sub i6 %zext_ln10, i6 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:21 %xor_ln10_1 = xor i6 %zext_ln10, i6 31

]]></Node>
<StgValue><ssdm name="xor_ln10_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:22 %sub_ln10_1 = sub i6 %zext_ln10_1, i6 %zext_ln10

]]></Node>
<StgValue><ssdm name="sub_ln10_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split:23 %select_ln10 = select i1 %icmp_ln10, i6 %sub_ln10, i6 %sub_ln10_1

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:24 %select_ln10_1 = select i1 %icmp_ln10, i32 %tmp_1, i32 %d_in_load_1

]]></Node>
<StgValue><ssdm name="select_ln10_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split:25 %select_ln10_2 = select i1 %icmp_ln10, i6 %xor_ln10_1, i6 %zext_ln10

]]></Node>
<StgValue><ssdm name="select_ln10_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:26 %sub_ln10_2 = sub i6 31, i6 %select_ln10

]]></Node>
<StgValue><ssdm name="sub_ln10_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
.split:27 %zext_ln10_2 = zext i6 %select_ln10_2

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
.split:28 %zext_ln10_3 = zext i6 %sub_ln10_2

]]></Node>
<StgValue><ssdm name="zext_ln10_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:29 %lshr_ln10 = lshr i32 %select_ln10_1, i32 %zext_ln10_2

]]></Node>
<StgValue><ssdm name="lshr_ln10"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:30 %lshr_ln10_1 = lshr i32 4294967295, i32 %zext_ln10_3

]]></Node>
<StgValue><ssdm name="lshr_ln10_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:31 %and_ln10 = and i32 %lshr_ln10, i32 %lshr_ln10_1

]]></Node>
<StgValue><ssdm name="and_ln10"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
.split:32 %trunc_ln10 = trunc i32 %and_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %add_ln11 = add i16 %trunc_ln8, i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %add_ln11_1 = add i16 %tmp_2, i16 %trunc_ln10

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:35 %add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:36 %d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_out_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:37 %store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.split:39 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="d_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="i" fromId="69" toId="5">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="71" toId="6">
</dataflow>
<dataflow id="74" from="empty_1" to="spectopmodule_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="d_in" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="79" from="empty" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="8">
</dataflow>
<dataflow id="99" from="d_in" to="specbitsmap_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="101" from="d_out" to="specinterface_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="103" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="104" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="111" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="112" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="10">
</dataflow>
<dataflow id="118" from="d_out" to="specbitsmap_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln6" fromId="119" toId="11">
</dataflow>
<dataflow id="121" from="i" to="store_ln6" fromId="5" toId="11">
</dataflow>
<dataflow id="122" from="i" to="i_1" fromId="5" toId="13">
</dataflow>
<dataflow id="123" from="i_1" to="zext_ln6" fromId="13" toId="14">
</dataflow>
<dataflow id="124" from="i_1" to="icmp_ln6" fromId="13" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln6" fromId="125" toId="15">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="127" toId="16">
</dataflow>
<dataflow id="130" from="StgValue_129" to="empty" fromId="129" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_129" to="empty" fromId="129" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_129" to="empty" fromId="129" toId="16">
</dataflow>
<dataflow id="133" from="i_1" to="add_ln6" fromId="13" toId="17">
</dataflow>
<dataflow id="135" from="StgValue_134" to="add_ln6" fromId="134" toId="17">
</dataflow>
<dataflow id="136" from="icmp_ln6" to="br_ln6" fromId="15" toId="18">
</dataflow>
<dataflow id="137" from="d_in" to="d_in_addr" fromId="67" toId="19">
</dataflow>
<dataflow id="139" from="StgValue_138" to="d_in_addr" fromId="138" toId="19">
</dataflow>
<dataflow id="140" from="zext_ln6" to="d_in_addr" fromId="14" toId="19">
</dataflow>
<dataflow id="141" from="d_in_addr" to="d_in_load" fromId="19" toId="20">
</dataflow>
<dataflow id="142" from="i_1" to="xor_ln8" fromId="13" toId="21">
</dataflow>
<dataflow id="143" from="StgValue_125" to="xor_ln8" fromId="125" toId="21">
</dataflow>
<dataflow id="144" from="xor_ln8" to="zext_ln8" fromId="21" toId="22">
</dataflow>
<dataflow id="145" from="d_in" to="d_in_addr_1" fromId="67" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_138" to="d_in_addr_1" fromId="138" toId="23">
</dataflow>
<dataflow id="147" from="zext_ln8" to="d_in_addr_1" fromId="22" toId="23">
</dataflow>
<dataflow id="148" from="d_in_addr_1" to="d_in_load_1" fromId="23" toId="24">
</dataflow>
<dataflow id="150" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="trunc_ln" fromId="149" toId="25">
</dataflow>
<dataflow id="151" from="i_1" to="trunc_ln" fromId="13" toId="25">
</dataflow>
<dataflow id="153" from="StgValue_152" to="trunc_ln" fromId="152" toId="25">
</dataflow>
<dataflow id="155" from="StgValue_154" to="trunc_ln" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="add_ln6" to="store_ln6" fromId="17" toId="26">
</dataflow>
<dataflow id="157" from="i" to="store_ln6" fromId="5" toId="26">
</dataflow>
<dataflow id="158" from="d_in_addr" to="d_in_load" fromId="19" toId="28">
</dataflow>
<dataflow id="159" from="d_in_load" to="trunc_ln7" fromId="28" toId="29">
</dataflow>
<dataflow id="160" from="d_in_addr_1" to="d_in_load_1" fromId="23" toId="30">
</dataflow>
<dataflow id="161" from="d_in_load_1" to="trunc_ln8" fromId="30" toId="31">
</dataflow>
<dataflow id="163" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tmp_2" fromId="162" toId="32">
</dataflow>
<dataflow id="164" from="d_in_load" to="tmp_2" fromId="28" toId="32">
</dataflow>
<dataflow id="166" from="StgValue_165" to="tmp_2" fromId="165" toId="32">
</dataflow>
<dataflow id="168" from="StgValue_167" to="tmp_2" fromId="167" toId="32">
</dataflow>
<dataflow id="169" from="trunc_ln" to="xor_ln10" fromId="25" toId="33">
</dataflow>
<dataflow id="171" from="StgValue_170" to="xor_ln10" fromId="170" toId="33">
</dataflow>
<dataflow id="172" from="xor_ln10" to="sext_ln10" fromId="33" toId="34">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="173" toId="35">
</dataflow>
<dataflow id="175" from="xor_ln10" to="tmp" fromId="33" toId="35">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp" fromId="176" toId="35">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitConcatenate.i5.i1.i4" to="and_ln" fromId="178" toId="36">
</dataflow>
<dataflow id="180" from="tmp" to="and_ln" fromId="35" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_181" to="and_ln" fromId="181" toId="36">
</dataflow>
<dataflow id="183" from="sext_ln10" to="or_ln10" fromId="34" toId="37">
</dataflow>
<dataflow id="185" from="StgValue_184" to="or_ln10" fromId="184" toId="37">
</dataflow>
<dataflow id="186" from="and_ln" to="icmp_ln10" fromId="36" toId="38">
</dataflow>
<dataflow id="187" from="or_ln10" to="icmp_ln10" fromId="37" toId="38">
</dataflow>
<dataflow id="188" from="and_ln" to="zext_ln10" fromId="36" toId="39">
</dataflow>
<dataflow id="189" from="or_ln10" to="zext_ln10_1" fromId="37" toId="40">
</dataflow>
<dataflow id="191" from="llvm.part.select.i32" to="tmp_1" fromId="190" toId="41">
</dataflow>
<dataflow id="192" from="d_in_load_1" to="tmp_1" fromId="30" toId="41">
</dataflow>
<dataflow id="193" from="StgValue_167" to="tmp_1" fromId="167" toId="41">
</dataflow>
<dataflow id="194" from="StgValue_80" to="tmp_1" fromId="80" toId="41">
</dataflow>
<dataflow id="195" from="zext_ln10" to="sub_ln10" fromId="39" toId="42">
</dataflow>
<dataflow id="196" from="zext_ln10_1" to="sub_ln10" fromId="40" toId="42">
</dataflow>
<dataflow id="197" from="zext_ln10" to="xor_ln10_1" fromId="39" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_198" to="xor_ln10_1" fromId="198" toId="43">
</dataflow>
<dataflow id="200" from="zext_ln10_1" to="sub_ln10_1" fromId="40" toId="44">
</dataflow>
<dataflow id="201" from="zext_ln10" to="sub_ln10_1" fromId="39" toId="44">
</dataflow>
<dataflow id="202" from="icmp_ln10" to="select_ln10" fromId="38" toId="45">
</dataflow>
<dataflow id="203" from="sub_ln10" to="select_ln10" fromId="42" toId="45">
</dataflow>
<dataflow id="204" from="sub_ln10_1" to="select_ln10" fromId="44" toId="45">
</dataflow>
<dataflow id="205" from="icmp_ln10" to="select_ln10_1" fromId="38" toId="46">
</dataflow>
<dataflow id="206" from="tmp_1" to="select_ln10_1" fromId="41" toId="46">
</dataflow>
<dataflow id="207" from="d_in_load_1" to="select_ln10_1" fromId="30" toId="46">
</dataflow>
<dataflow id="208" from="icmp_ln10" to="select_ln10_2" fromId="38" toId="47">
</dataflow>
<dataflow id="209" from="xor_ln10_1" to="select_ln10_2" fromId="43" toId="47">
</dataflow>
<dataflow id="210" from="zext_ln10" to="select_ln10_2" fromId="39" toId="47">
</dataflow>
<dataflow id="211" from="StgValue_198" to="sub_ln10_2" fromId="198" toId="48">
</dataflow>
<dataflow id="212" from="select_ln10" to="sub_ln10_2" fromId="45" toId="48">
</dataflow>
<dataflow id="213" from="select_ln10_2" to="zext_ln10_2" fromId="47" toId="49">
</dataflow>
<dataflow id="214" from="sub_ln10_2" to="zext_ln10_3" fromId="48" toId="50">
</dataflow>
<dataflow id="215" from="select_ln10_1" to="lshr_ln10" fromId="46" toId="51">
</dataflow>
<dataflow id="216" from="zext_ln10_2" to="lshr_ln10" fromId="49" toId="51">
</dataflow>
<dataflow id="217" from="StgValue_85" to="lshr_ln10_1" fromId="85" toId="52">
</dataflow>
<dataflow id="218" from="zext_ln10_3" to="lshr_ln10_1" fromId="50" toId="52">
</dataflow>
<dataflow id="219" from="lshr_ln10" to="and_ln10" fromId="51" toId="53">
</dataflow>
<dataflow id="220" from="lshr_ln10_1" to="and_ln10" fromId="52" toId="53">
</dataflow>
<dataflow id="221" from="and_ln10" to="trunc_ln10" fromId="53" toId="54">
</dataflow>
<dataflow id="222" from="trunc_ln8" to="add_ln11" fromId="31" toId="55">
</dataflow>
<dataflow id="223" from="trunc_ln7" to="add_ln11" fromId="29" toId="55">
</dataflow>
<dataflow id="224" from="tmp_2" to="add_ln11_1" fromId="32" toId="56">
</dataflow>
<dataflow id="225" from="trunc_ln10" to="add_ln11_1" fromId="54" toId="56">
</dataflow>
<dataflow id="226" from="add_ln11_1" to="add_ln11_2" fromId="56" toId="57">
</dataflow>
<dataflow id="227" from="add_ln11" to="add_ln11_2" fromId="55" toId="57">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="228" toId="58">
</dataflow>
<dataflow id="231" from="empty_2" to="specloopname_ln4" fromId="230" toId="58">
</dataflow>
<dataflow id="232" from="d_out" to="d_out_addr" fromId="68" toId="59">
</dataflow>
<dataflow id="233" from="StgValue_138" to="d_out_addr" fromId="138" toId="59">
</dataflow>
<dataflow id="234" from="zext_ln6" to="d_out_addr" fromId="14" toId="59">
</dataflow>
<dataflow id="235" from="add_ln11_2" to="store_ln11" fromId="57" toId="60">
</dataflow>
<dataflow id="236" from="d_out_addr" to="store_ln11" fromId="59" toId="60">
</dataflow>
<dataflow id="237" from="icmp_ln6" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
