Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 14 10:00:39 2024
| Host         : dries_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.707        0.000                      0                 5086        0.052        0.000                      0                 5086        2.000        0.000                       0                  2079  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             3.057        0.000                      0                 4616        0.053        0.000                      0                 4616        4.020        0.000                       0                  1893  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        1.707        0.000                      0                  406        0.182        0.000                      0                  406        4.500        0.000                       0                   182  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                           4.374        0.000                      0                   96        0.052        0.000                      0                   96  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        2.359        0.000                      0                  130        1.803        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_fpga_0                                                    
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.320ns (22.984%)  route 4.423ns (77.016%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.637     2.931    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X47Y78         FDRE                                         r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=58, routed)          0.944     4.331    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.481 r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           0.628     5.109    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.348     5.457 r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.508     5.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.124     6.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.718     6.806    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.930 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.634     7.564    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.118     7.682 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.992     8.674    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.562    12.742    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    11.732    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 1.734ns (27.914%)  route 4.478ns (72.086%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.834     6.198    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.322 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.490     6.813    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.223     8.160    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.152     8.312 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.931     9.243    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.479    12.658    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.413    12.320    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 2.440ns (36.779%)  route 4.194ns (63.221%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=47, routed)          0.806     4.312    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.462 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           1.293     5.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.326     6.081 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.652     6.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.856 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.658     7.515    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.639 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.502 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.785     9.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.335     9.622 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.622    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X39Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.075    12.808    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.569ns (38.674%)  route 4.074ns (61.326%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=47, routed)          0.806     4.312    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.462 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           1.293     5.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.326     6.081 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.652     6.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.856 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.658     7.515    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.639 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.665     9.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.329     9.631 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.631    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X36Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.118    12.851    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.734ns (28.572%)  route 4.335ns (71.428%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.834     6.198    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.322 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.490     6.813    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.223     8.160    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.152     8.312 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.788     9.100    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.479    12.658    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.320    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.734ns (28.572%)  route 4.335ns (71.428%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.834     6.198    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.322 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.490     6.813    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.223     8.160    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.152     8.312 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.788     9.100    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.479    12.658    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.320    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.734ns (28.572%)  route 4.335ns (71.428%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.834     6.198    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.322 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.490     6.813    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          1.223     8.160    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.152     8.312 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.788     9.100    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.479    12.658    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.320    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.734ns (28.810%)  route 4.285ns (71.190%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.666     6.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.124     6.155 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.778     6.933    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.057 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.198     8.255    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.152     8.407 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.642     9.050    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X45Y91         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.429    12.302    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.734ns (28.810%)  route 4.285ns (71.190%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.666     6.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.124     6.155 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.778     6.933    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.057 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.198     8.255    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.152     8.407 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.642     9.050    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X45Y91         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.429    12.302    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.734ns (28.810%)  route 4.285ns (71.190%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.666     6.031    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.124     6.155 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.778     6.933    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y79         LUT4 (Prop_lut4_I3_O)        0.124     7.057 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.198     8.255    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.152     8.407 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.642     9.050    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X45Y91         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.429    12.302    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  3.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.884%)  route 0.248ns (57.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.554     0.890    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/Q
                         net (fo=2, routed)           0.248     1.278    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[19]
    SLICE_X50Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.323 r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[30]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[30]
    SLICE_X50Y89         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.818     1.184    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.121     1.270    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.645%)  route 0.272ns (59.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.549     0.885    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/Q
                         net (fo=2, routed)           0.272     1.297    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.342 r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[11]
    SLICE_X50Y84         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.814     1.180    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X50Y84         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.121     1.266    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.321ns (71.713%)  route 0.127ns (28.287%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.551     0.887    design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I/Q
                         net (fo=2, routed)           0.127     1.154    design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[26]
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.199 r  design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.334 r  design_1_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.334    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[26]
    SLICE_X49Y90         FDRE                                         r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.823     1.189    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.100     1.254    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.068%)  route 0.118ns (47.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.118     1.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.109     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.314ns (65.663%)  route 0.164ns (34.337%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X49Y80         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 f  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I/Q
                         net (fo=2, routed)           0.164     1.188    design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[28]
    SLICE_X50Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.233    design_1_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.361 r  design_1_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.361    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[3]
    SLICE_X50Y79         FDRE                                         r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.809     1.175    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y79         FDRE                                         r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.129     1.269    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.246ns (54.804%)  route 0.203ns (45.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.548     0.884    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X50Y84         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/Q
                         net (fo=5, routed)           0.203     1.234    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[13]
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.098     1.332 r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[18].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I_0
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.816     1.182    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.091     1.238    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.567     0.903    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.052     1.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][7]
    SLICE_X26Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[7]
    SLICE_X26Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.835     1.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.285     0.916    
    SLICE_X26Y82         FDRE (Hold_fdre_C_D)         0.121     1.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.964%)  route 0.279ns (60.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.548     0.884    design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X53Y86         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/Q
                         net (fo=5, routed)           0.279     1.304    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_0[18]
    SLICE_X49Y89         LUT4 (Prop_lut4_I3_O)        0.045     1.349 r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[13].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I_0
    SLICE_X49Y89         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.822     1.188    design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X49Y89         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.091     1.244    design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.368%)  route 0.119ns (44.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.119     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y73    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y70    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y71    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y71    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y70    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y70    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y70    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y73    design_1_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y73    design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.606ns (24.970%)  route 1.821ns (75.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 3.294 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.011     1.332    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.463     3.294    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.760    
                         clock uncertainty           -0.072     3.689    
    SLICE_X49Y77         FDRE (Setup_fdre_C_R)       -0.650     3.039    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]
  -------------------------------------------------------------------
                         required time                          3.039    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.606ns (24.970%)  route 1.821ns (75.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 3.294 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.011     1.332    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.463     3.294    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.760    
                         clock uncertainty           -0.072     3.689    
    SLICE_X49Y77         FDRE (Setup_fdre_C_R)       -0.650     3.039    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]
  -------------------------------------------------------------------
                         required time                          3.039    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.606ns (24.970%)  route 1.821ns (75.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 3.294 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.011     1.332    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.463     3.294    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.760    
                         clock uncertainty           -0.072     3.689    
    SLICE_X49Y77         FDRE (Setup_fdre_C_R)       -0.650     3.039    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[14]
  -------------------------------------------------------------------
                         required time                          3.039    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.606ns (24.970%)  route 1.821ns (75.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 3.294 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.011     1.332    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.463     3.294    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.760    
                         clock uncertainty           -0.072     3.689    
    SLICE_X49Y77         FDRE (Setup_fdre_C_R)       -0.650     3.039    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[15]
  -------------------------------------------------------------------
                         required time                          3.039    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.606ns (26.480%)  route 1.683ns (73.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.873     1.193    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.462     3.293    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.759    
                         clock uncertainty           -0.072     3.688    
    SLICE_X49Y76         FDRE (Setup_fdre_C_R)       -0.650     3.038    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.606ns (26.480%)  route 1.683ns (73.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.873     1.193    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.462     3.293    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.759    
                         clock uncertainty           -0.072     3.688    
    SLICE_X49Y76         FDRE (Setup_fdre_C_R)       -0.650     3.038    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.606ns (26.480%)  route 1.683ns (73.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.873     1.193    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.462     3.293    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.759    
                         clock uncertainty           -0.072     3.688    
    SLICE_X49Y76         FDRE (Setup_fdre_C_R)       -0.650     3.038    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.606ns (26.480%)  route 1.683ns (73.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 3.293 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.873     1.193    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.462     3.293    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.759    
                         clock uncertainty           -0.072     3.688    
    SLICE_X49Y76         FDRE (Setup_fdre_C_R)       -0.650     3.038    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.606ns (25.174%)  route 1.801ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 3.286 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.992     1.312    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X53Y69         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.455     3.286    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X53Y69         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.887    
                         clock uncertainty           -0.072     3.815    
    SLICE_X53Y69         FDRE (Setup_fdre_C_R)       -0.650     3.165    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.606ns (25.174%)  route 1.801ns (74.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 3.286 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.095ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.621    -1.095    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.639 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.810     0.170    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.150     0.320 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.992     1.312    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X53Y69         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.455     3.286    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X53Y69         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.887    
                         clock uncertainty           -0.072     3.815    
    SLICE_X53Y69         FDRE (Setup_fdre_C_R)       -0.650     3.165    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  1.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.478%)  route 0.132ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 4.069 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 4.312 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.543     4.312    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.146     4.458 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/Q
                         net (fo=3, routed)           0.132     4.590    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]
    SLICE_X48Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.809     4.069    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X48Y76         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.255     4.325    
    SLICE_X48Y76         FDRE (Hold_fdre_C_D)         0.083     4.408    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.079%)  route 0.119ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 4.068 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 4.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.542     4.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.146     4.457 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]/Q
                         net (fo=4, routed)           0.119     4.576    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.808     4.068    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.255     4.324    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.064     4.388    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.388    
                         arrival time                           4.576    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.370%)  route 0.162ns (52.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 4.068 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 4.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.542     4.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y75         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.457 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/Q
                         net (fo=3, routed)           0.162     4.619    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.808     4.068    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.274     4.343    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.085     4.428    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.428    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.616%)  route 0.161ns (52.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 4.068 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 4.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.542     4.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y75         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.457 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/Q
                         net (fo=3, routed)           0.161     4.617    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.808     4.068    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.274     4.343    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.083     4.426    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.426    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (47.971%)  route 0.158ns (52.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 4.068 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 4.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.542     4.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y75         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.457 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/Q
                         net (fo=3, routed)           0.158     4.615    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.808     4.068    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.274     4.343    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.078     4.421    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.421    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.065%)  route 0.164ns (52.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 4.068 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 4.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.542     4.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X49Y75         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.457 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]/Q
                         net (fo=3, routed)           0.164     4.621    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.808     4.068    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.274     4.343    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.082     4.425    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.425    
                         arrival time                           4.621    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.167ns (57.689%)  route 0.122ns (42.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 4.071 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.687ns = ( 4.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.544     4.313    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y73         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.167     4.480 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/Q
                         net (fo=3, routed)           0.122     4.602    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]
    SLICE_X40Y72         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.811     4.071    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y72         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.328    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.077     4.405    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           4.602    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.109%)  route 0.125ns (42.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 4.071 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.687ns = ( 4.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.544     4.313    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y73         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.167     4.480 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/Q
                         net (fo=3, routed)           0.125     4.605    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]
    SLICE_X40Y72         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.811     4.071    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y72         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.328    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.079     4.407    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.407    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.167ns (57.743%)  route 0.122ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 4.071 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 4.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.546     4.315    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y72         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.167     4.482 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]/Q
                         net (fo=3, routed)           0.122     4.604    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]
    SLICE_X41Y72         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.811     4.071    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.328    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.073     4.401    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.401    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.167ns (57.689%)  route 0.122ns (42.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 4.068 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.687ns = ( 4.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.544     4.313    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y73         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.167     4.480 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/Q
                         net (fo=3, routed)           0.122     4.602    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]
    SLICE_X40Y74         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.808     4.068    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y74         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.325    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.073     4.398    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.398    
                         arrival time                           4.602    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y82     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y81     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y82     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y82     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y81     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y81     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y82     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y82     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y81     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y81     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y83     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y84     design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 0.580ns (6.362%)  route 8.537ns (93.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.649    -1.067    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.611 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/Q
                         net (fo=2, routed)           8.537     7.926    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[30]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.050 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     8.050    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X44Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.263    12.393    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.031    12.424    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 0.580ns (6.414%)  route 8.462ns (93.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.647    -1.069    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y87         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.613 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/Q
                         net (fo=2, routed)           8.462     7.849    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[18]
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.973 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X45Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.473    12.652    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    12.652    
                         clock uncertainty           -0.263    12.389    
    SLICE_X45Y86         FDRE (Setup_fdre_C_D)        0.031    12.420    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.580ns (6.417%)  route 8.458ns (93.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.649    -1.067    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y89         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.611 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[27]/Q
                         net (fo=2, routed)           8.458     7.847    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[27]
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     7.971    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X45Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.476    12.655    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -0.263    12.392    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.031    12.423    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 0.642ns (7.114%)  route 8.383ns (92.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.646    -1.070    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.552 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/Q
                         net (fo=2, routed)           8.383     7.830    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[20]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.954 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     7.954    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X47Y87         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.474    12.653    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -0.263    12.390    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.031    12.421    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 0.580ns (6.435%)  route 8.434ns (93.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.644    -1.072    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.616 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/Q
                         net (fo=2, routed)           8.434     7.817    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[6]
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.941 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X42Y81         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.469    12.648    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.648    
                         clock uncertainty           -0.263    12.385    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)        0.077    12.462    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 0.580ns (6.465%)  route 8.391ns (93.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.643    -1.073    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/Q
                         net (fo=2, routed)           8.391     7.774    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[0]
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.898 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     7.898    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X42Y81         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.469    12.648    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y81         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.648    
                         clock uncertainty           -0.263    12.385    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)        0.079    12.464    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 0.580ns (6.566%)  route 8.254ns (93.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.649    -1.067    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.611 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/Q
                         net (fo=2, routed)           8.254     7.642    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[29]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     7.766    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X44Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.263    12.393    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.029    12.422    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 0.642ns (7.229%)  route 8.239ns (92.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.646    -1.070    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.552 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/Q
                         net (fo=2, routed)           8.239     7.687    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[21]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.811 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X46Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.476    12.655    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -0.263    12.392    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.077    12.469    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 0.580ns (6.570%)  route 8.248ns (93.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.649    -1.067    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.611 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/Q
                         net (fo=2, routed)           8.248     7.637    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[28]
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.761 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     7.761    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X45Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.477    12.656    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y92         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.263    12.393    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)        0.031    12.424    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.580ns (6.546%)  route 8.280ns (93.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.647    -1.069    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y87         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.613 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           8.280     7.667    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[17]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.791 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     7.791    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X42Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.474    12.653    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -0.263    12.390    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.081    12.471    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.467ns (8.846%)  route 4.812ns (91.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    -1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.476    -1.693    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.326 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/Q
                         net (fo=2, routed)           4.812     3.486    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[21]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.100     3.586 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     3.586    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X42Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.646     2.940    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     2.940    
                         clock uncertainty            0.263     3.203    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.331     3.534    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.518ns (9.915%)  route 4.706ns (90.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.474    -1.695    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.418    -1.277 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[24]/Q
                         net (fo=2, routed)           4.706     3.429    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[24]
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.529 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     3.529    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X47Y90         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.649     2.943    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y90         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.263     3.206    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.269     3.475    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.518ns (9.810%)  route 4.763ns (90.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.468    -1.701    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.418    -1.283 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/Q
                         net (fo=2, routed)           4.763     3.479    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[1]
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.100     3.579 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.579    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X46Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.263     3.195    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.330     3.525    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.518ns (9.918%)  route 4.705ns (90.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    -1.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.471    -1.698    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.418    -1.280 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/Q
                         net (fo=2, routed)           4.705     3.424    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.100     3.524 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     3.524    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X44Y83         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.643     2.937    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     2.937    
                         clock uncertainty            0.263     3.200    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.269     3.469    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.467ns (8.914%)  route 4.772ns (91.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    -1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.474    -1.695    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.328 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/Q
                         net (fo=2, routed)           4.772     3.444    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[12]
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.100     3.544 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     3.544    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X41Y84         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.644     2.938    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     2.938    
                         clock uncertainty            0.263     3.201    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.270     3.471    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 0.518ns (9.867%)  route 4.732ns (90.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.473    -1.696    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.418    -1.278 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/Q
                         net (fo=2, routed)           4.732     3.453    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[18]
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.100     3.553 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     3.553    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X45Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.648     2.942    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.263     3.205    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.270     3.475    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.518ns (9.863%)  route 4.734ns (90.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.473    -1.696    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.418    -1.278 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/Q
                         net (fo=2, routed)           4.734     3.456    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[17]
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.100     3.556 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     3.556    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X45Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.648     2.942    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.263     3.205    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.269     3.474    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.467ns (8.891%)  route 4.785ns (91.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.476    -1.693    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.326 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[23]/Q
                         net (fo=2, routed)           4.785     3.459    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[23]
    SLICE_X44Y88         LUT6 (Prop_lut6_I5_O)        0.100     3.559 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     3.559    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X44Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.648     2.942    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.263     3.205    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.270     3.475    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.518ns (9.835%)  route 4.749ns (90.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    -1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.473    -1.696    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.418    -1.278 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[22]/Q
                         net (fo=2, routed)           4.749     3.471    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.100     3.571 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.571    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X47Y87         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.647     2.941    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     2.941    
                         clock uncertainty            0.263     3.204    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.270     3.474    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.518ns (9.829%)  route 4.752ns (90.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    -1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.472    -1.697    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.279 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/Q
                         net (fo=2, routed)           4.752     3.473    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/pulse_count_reg[15]
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.100     3.573 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     3.573    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X45Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.644     2.938    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     2.938    
                         clock uncertainty            0.263     3.201    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.270     3.471    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.456ns (20.496%)  route 1.769ns (79.504%))
  Logic Levels:           0  
  Clock Path Skew:        -4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.769     5.157    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.472     8.303    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C
                         clock pessimism              0.000     8.303    
                         clock uncertainty           -0.263     8.040    
    SLICE_X46Y84         FDRE (Setup_fdre_C_R)       -0.524     7.516    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.456ns (20.496%)  route 1.769ns (79.504%))
  Logic Levels:           0  
  Clock Path Skew:        -4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.769     5.157    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.472     8.303    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C
                         clock pessimism              0.000     8.303    
                         clock uncertainty           -0.263     8.040    
    SLICE_X46Y84         FDRE (Setup_fdre_C_R)       -0.524     7.516    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.456ns (20.496%)  route 1.769ns (79.504%))
  Logic Levels:           0  
  Clock Path Skew:        -4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.769     5.157    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.472     8.303    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/C
                         clock pessimism              0.000     8.303    
                         clock uncertainty           -0.263     8.040    
    SLICE_X46Y84         FDRE (Setup_fdre_C_R)       -0.524     7.516    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.456ns (20.496%)  route 1.769ns (79.504%))
  Logic Levels:           0  
  Clock Path Skew:        -4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.769     5.157    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.472     8.303    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y84         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C
                         clock pessimism              0.000     8.303    
                         clock uncertainty           -0.263     8.040    
    SLICE_X46Y84         FDRE (Setup_fdre_C_R)       -0.524     7.516    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.757%)  route 1.741ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        -4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.741     5.129    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.473     8.304    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.263     8.041    
    SLICE_X46Y85         FDRE (Setup_fdre_C_R)       -0.524     7.517    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.757%)  route 1.741ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        -4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.741     5.129    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.473     8.304    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.263     8.041    
    SLICE_X46Y85         FDRE (Setup_fdre_C_R)       -0.524     7.517    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.757%)  route 1.741ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        -4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.741     5.129    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.473     8.304    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.263     8.041    
    SLICE_X46Y85         FDRE (Setup_fdre_C_R)       -0.524     7.517    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[18]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.757%)  route 1.741ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        -4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.638     2.932    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.741     5.129    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.473     8.304    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y85         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.263     8.041    
    SLICE_X46Y85         FDRE (Setup_fdre_C_R)       -0.524     7.517    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[19]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.456ns (22.495%)  route 1.571ns (77.505%))
  Logic Levels:           0  
  Clock Path Skew:        -4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.640     2.934    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y81         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.571     4.961    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.476     8.307    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C
                         clock pessimism              0.000     8.307    
                         clock uncertainty           -0.263     8.044    
    SLICE_X43Y88         FDRE (Setup_fdre_C_R)       -0.429     7.615    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.456ns (22.495%)  route 1.571ns (77.505%))
  Logic Levels:           0  
  Clock Path Skew:        -4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.640     2.934    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y81         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          1.571     4.961    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.476     8.307    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C
                         clock pessimism              0.000     8.307    
                         clock uncertainty           -0.263     8.044    
    SLICE_X43Y88         FDRE (Setup_fdre_C_R)       -0.429     7.615    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.205%)  route 0.164ns (46.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.548     0.884    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.164     1.188    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg_0[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.045     1.233 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.233    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.263    -0.660    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.091    -0.569    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.867ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.919%)  route 0.228ns (55.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.549     0.885    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y81         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.228     1.254    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.299 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.263    -0.660    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.092    -0.568    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.865%)  route 0.252ns (64.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.252     1.276    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.263    -0.661    
    SLICE_X46Y81         FDRE (Hold_fdre_C_R)         0.009    -0.652    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.865%)  route 0.252ns (64.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.252     1.276    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.263    -0.661    
    SLICE_X46Y81         FDRE (Hold_fdre_C_R)         0.009    -0.652    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.865%)  route 0.252ns (64.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.252     1.276    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.263    -0.661    
    SLICE_X46Y81         FDRE (Hold_fdre_C_R)         0.009    -0.652    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.865%)  route 0.252ns (64.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.252     1.276    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.263    -0.661    
    SLICE_X46Y81         FDRE (Hold_fdre_C_R)         0.009    -0.652    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.990ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.315     1.338    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.263    -0.660    
    SLICE_X46Y82         FDRE (Hold_fdre_C_R)         0.009    -0.651    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.315     1.338    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.263    -0.660    
    SLICE_X46Y82         FDRE (Hold_fdre_C_R)         0.009    -0.651    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.315     1.338    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.263    -0.660    
    SLICE_X46Y82         FDRE (Hold_fdre_C_R)         0.009    -0.651    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (arrival time - required time)
  Source:                 design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.547     0.883    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.315     1.338    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Q[0]
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.263    -0.660    
    SLICE_X46Y82         FDRE (Hold_fdre_C_R)         0.009    -0.651    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  1.990    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO_0_tri_io[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.515ns (29.328%)  route 3.652ns (70.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  GPIO_0_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_4/IO
    T5                   IBUF (Prop_ibuf_I_O)         1.515     1.515 r  GPIO_0_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           3.652     5.167    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X26Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.510     2.689    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.151ns  (logic 1.507ns (29.253%)  route 3.644ns (70.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  GPIO_0_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_3/IO
    V11                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  GPIO_0_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           3.644     5.151    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X27Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.511     2.690    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.547ns (30.152%)  route 3.584ns (69.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  GPIO_0_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_1/IO
    Y12                  IBUF (Prop_ibuf_I_O)         1.547     1.547 r  GPIO_0_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           3.584     5.131    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.514     2.693    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.533ns (30.959%)  route 3.419ns (69.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  GPIO_0_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_0/IO
    Y11                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  GPIO_0_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           3.419     4.953    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X26Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.515     2.694    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 1.530ns (30.910%)  route 3.419ns (69.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  GPIO_0_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_2/IO
    W11                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  GPIO_0_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           3.419     4.949    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X26Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.514     2.693    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.507ns (32.204%)  route 3.173ns (67.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  GPIO_0_tri_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_5/IO
    U10                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  GPIO_0_tri_iobuf_5/IBUF/O
                         net (fo=1, routed)           3.173     4.680    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X26Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.511     2.690    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.035ns  (logic 0.124ns (6.092%)  route 1.911ns (93.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.911     1.911    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.035 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.035    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y71         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.468     2.647    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y71         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.045ns (5.419%)  route 0.785ns (94.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.785     0.785    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.830 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.830    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y71         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.813     1.179    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y71         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.275ns (16.246%)  route 1.416ns (83.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  GPIO_0_tri_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_5/IO
    U10                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  GPIO_0_tri_iobuf_5/IBUF/O
                         net (fo=1, routed)           1.416     1.690    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X26Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.834     1.200    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.297ns (16.162%)  route 1.541ns (83.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  GPIO_0_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_2/IO
    W11                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  GPIO_0_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.541     1.839    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X26Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.836     1.202    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.301ns (16.320%)  route 1.541ns (83.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  GPIO_0_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_0/IO
    Y11                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  GPIO_0_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.541     1.842    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X26Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.837     1.203    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.920ns  (logic 0.274ns (14.283%)  route 1.646ns (85.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  GPIO_0_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_3/IO
    V11                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  GPIO_0_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.646     1.920    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X27Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.834     1.200    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.314ns (16.359%)  route 1.607ns (83.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  GPIO_0_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_1/IO
    Y12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  GPIO_0_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.607     1.921    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.836     1.202    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GPIO_0_tri_io[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.936ns  (logic 0.283ns (14.617%)  route 1.653ns (85.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  GPIO_0_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_0_tri_iobuf_4/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.283     0.283 r  GPIO_0_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           1.653     1.936    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X26Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.833     1.199    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 4.243ns (46.811%)  route 4.821ns (53.189%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.681     2.975    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.478     3.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           4.821     8.274    GPIO_0_tri_iobuf_0/I
    Y11                  OBUFT (Prop_obuft_I_O)       3.765    12.039 r  GPIO_0_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    12.039    GPIO_0_tri_io[0]
    Y11                                                               r  GPIO_0_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.251ns (47.241%)  route 4.747ns (52.759%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.681     2.975    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.478     3.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           4.747     8.200    GPIO_0_tri_iobuf_1/I
    Y12                  OBUFT (Prop_obuft_I_O)       3.773    11.973 r  GPIO_0_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    11.973    GPIO_0_tri_io[1]
    Y12                                                               r  GPIO_0_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 4.079ns (46.324%)  route 4.727ns (53.676%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.681     2.975    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           4.727     8.220    GPIO_0_tri_iobuf_3/I
    V11                  OBUFT (Prop_obuft_I_O)       3.561    11.781 r  GPIO_0_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    11.781    GPIO_0_tri_io[3]
    V11                                                               r  GPIO_0_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 4.103ns (47.751%)  route 4.489ns (52.249%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.681     2.975    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           4.489     7.982    GPIO_0_tri_iobuf_2/I
    W11                  OBUFT (Prop_obuft_I_O)       3.585    11.567 r  GPIO_0_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    11.567    GPIO_0_tri_io[2]
    W11                                                               r  GPIO_0_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 4.042ns (47.256%)  route 4.511ns (52.744%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.681     2.975    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.456     3.431 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           4.511     7.942    GPIO_0_tri_iobuf_4/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.586    11.527 r  GPIO_0_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    11.527    GPIO_0_tri_io[4]
    T5                                                                r  GPIO_0_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.097ns (49.006%)  route 4.264ns (50.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.640     2.934    design_1_i/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X38Y80         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.264     7.716    pwm0_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579    11.295 r  pwm0_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.295    pwm0_0
    Y18                                                               r  pwm0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.033ns (50.297%)  route 3.986ns (49.703%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.681     2.975    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.456     3.431 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           3.986     7.417    GPIO_0_tri_iobuf_5/T
    U10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.577    10.994 r  GPIO_0_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000    10.994    GPIO_0_tri_io[5]
    U10                                                               r  GPIO_0_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.648ns  (logic 4.029ns (52.683%)  route 3.619ns (47.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        1.699     2.993    design_1_i/axi_timer_1/U0/TC_CORE_I/s_axi_aclk
    SLICE_X57Y79         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           3.619     7.068    pwm0_1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    10.641 r  pwm0_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.641    pwm0_1
    Y19                                                               r  pwm0_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 0.965ns (36.203%)  route 1.701ns (63.797%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.701     2.740    GPIO_0_tri_iobuf_5/T
    U10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.564 r  GPIO_0_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.564    GPIO_0_tri_io[5]
    U10                                                               r  GPIO_0_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.415ns (51.925%)  route 1.310ns (48.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.568     0.904    design_1_i/axi_timer_1/U0/TC_CORE_I/s_axi_aclk
    SLICE_X57Y79         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.310     2.354    pwm0_1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.628 r  pwm0_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.628    pwm0_1
    Y19                                                               r  pwm0_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 0.965ns (34.016%)  route 1.872ns (65.984%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.872     2.912    GPIO_0_tri_iobuf_2/T
    W11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.736 r  GPIO_0_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.736    GPIO_0_tri_io[2]
    W11                                                               r  GPIO_0_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.921ns  (logic 0.965ns (33.038%)  route 1.956ns (66.962%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.956     2.995    GPIO_0_tri_iobuf_4/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.819 r  GPIO_0_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     3.819    GPIO_0_tri_io[4]
    T5                                                                r  GPIO_0_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.005ns (34.094%)  route 1.943ns (65.906%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.128     1.027 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           1.943     2.969    GPIO_0_tri_iobuf_0/T
    Y11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.846 r  GPIO_0_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.846    GPIO_0_tri_io[0]
    Y11                                                               r  GPIO_0_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.951ns  (logic 0.965ns (32.697%)  route 1.986ns (67.303%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.141     1.040 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.986     3.026    GPIO_0_tri_iobuf_3/T
    V11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.850 r  GPIO_0_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.850    GPIO_0_tri_io[3]
    V11                                                               r  GPIO_0_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.006ns (33.689%)  route 1.980ns (66.311%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.563     0.899    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y71         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDSE (Prop_fdse_C_Q)         0.128     1.027 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           1.980     3.007    GPIO_0_tri_iobuf_1/T
    Y12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.885 r  GPIO_0_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.885    GPIO_0_tri_io[1]
    Y12                                                               r  GPIO_0_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.444ns (46.962%)  route 1.631ns (53.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1893, routed)        0.548     0.884    design_1_i/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X38Y80         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.631     2.678    pwm0_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     3.958 r  pwm0_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.958    pwm0_0
    Y18                                                               r  pwm0_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.960ns  (logic 4.001ns (50.259%)  route 3.959ns (49.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.637     3.921    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y71         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.459     4.380 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           3.959     8.339    sonar_trig_1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.542    11.881 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000    11.881    sonar_trig_1
    W19                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 4.017ns (53.278%)  route 3.523ns (46.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.622     3.906    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X53Y72         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.459     4.365 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           3.523     7.887    sonar_trig_0_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.558    11.445 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.445    sonar_trig_0
    U19                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.405ns (51.540%)  route 1.321ns (48.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.542     4.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X53Y72         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.146     4.457 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           1.321     5.777    sonar_trig_0_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.259     7.036 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.036    sonar_trig_0
    U19                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.388ns (48.095%)  route 1.498ns (51.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.546     4.315    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y71         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.146     4.461 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           1.498     5.959    sonar_trig_1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.242     7.201 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.201    sonar_trig_1
    W19                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.124ns  (logic 1.691ns (27.612%)  route 4.433ns (72.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.853     6.124    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.477    -1.692    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[28]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.124ns  (logic 1.691ns (27.612%)  route 4.433ns (72.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.853     6.124    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.477    -1.692    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[29]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.124ns  (logic 1.691ns (27.612%)  route 4.433ns (72.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.853     6.124    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.477    -1.692    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[30]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.124ns  (logic 1.691ns (27.612%)  route 4.433ns (72.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.853     6.124    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.477    -1.692    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y90         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[31]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 1.691ns (27.801%)  route 4.391ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.811     6.082    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.474    -1.695    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[12]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 1.691ns (27.801%)  route 4.391ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.811     6.082    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.474    -1.695    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[13]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 1.691ns (27.801%)  route 4.391ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.811     6.082    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.474    -1.695    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[14]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 1.691ns (27.801%)  route 4.391ns (72.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.811     6.082    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.474    -1.695    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[15]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.691ns (28.020%)  route 4.343ns (71.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.764     6.034    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.476    -1.693    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[20]/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.691ns (28.020%)  route 4.343ns (71.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           3.580     5.147    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.124     5.271 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.764     6.034    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.476    -1.693    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X43Y88         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.266ns (16.894%)  route 1.309ns (83.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 4.067 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.575    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X53Y72         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.807     4.067    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X53Y72         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.258ns (15.121%)  route 1.449ns (84.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 4.076 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    W18                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           1.449     1.707    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X46Y67         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816     4.076    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X46Y67         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.381ns (20.609%)  route 1.468ns (79.391%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.468     1.804    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.849    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C

Slack:                    inf
  Source:                 Sensor_Pin_1
                            (input port)
  Destination:            design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.379ns (20.254%)  route 1.491ns (79.746%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  Sensor_Pin_1 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_1
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  Sensor_Pin_1_IBUF_inst/O
                         net (fo=2, routed)           1.491     1.825    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.045     1.870 r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1/O
                         net (fo=1, routed)           0.000     1.870    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.816    -0.924    design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X47Y82         FDRE                                         r  design_1_i/speed_sensor_1/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/last_sensor_state_reg/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.381ns (18.400%)  route 1.690ns (81.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.555     1.891    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.135     2.071    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[0]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.381ns (18.400%)  route 1.690ns (81.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.555     1.891    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.135     2.071    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[1]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.381ns (18.400%)  route 1.690ns (81.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.555     1.891    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.135     2.071    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[2]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.381ns (18.400%)  route 1.690ns (81.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.555     1.891    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.135     2.071    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.815    -0.925    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[3]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.381ns (18.295%)  route 1.702ns (81.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.555     1.891    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.147     2.083    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X46Y83         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.817    -0.923    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[10]/C

Slack:                    inf
  Source:                 Sensor_Pin_0
                            (input port)
  Destination:            design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.381ns (18.295%)  route 1.702ns (81.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  Sensor_Pin_0 (IN)
                         net (fo=0)                   0.000     0.000    Sensor_Pin_0
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  Sensor_Pin_0_IBUF_inst/O
                         net (fo=2, routed)           1.555     1.891    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Sensor_Pin
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/__0/i_/O
                         net (fo=32, routed)          0.147     2.083    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count
    SLICE_X46Y83         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.817    -0.923    design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/Clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/speed_sensor_0/U0/speed_sensor_v1_0_S00_AXI_inst/Core1/pulse_count_reg[11]/C





