

================================================================
== Vitis HLS Report for 'rdc_mont_14183_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:35:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_386_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_26_fu_434_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_422_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln185_6_fu_232_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_484_p2      |         +|   0|  0|  71|          64|          64|
    |t_22_fu_670_p2           |         +|   0|  0|  71|          64|          64|
    |tempReg_16_fu_554_p2     |         +|   0|  0|  71|          64|          64|
    |temp_16_fu_443_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_396_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_574_p2              |         +|   0|  0|  71|          64|          64|
    |v_58_fu_512_p2           |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_257_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_648_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_226_p2     |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_238_p2     |      icmp|   0|  0|  13|           4|           4|
    |carry_31_fu_661_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_19_fu_589_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_530_p2       |        or|   0|  0|  64|          64|          64|
    |t_2_fu_676_p3            |    select|   0|  0|  64|           1|          64|
    |u_2_fu_609_p3            |    select|   0|  0|  64|           1|          64|
    |v_2_fu_559_p3            |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_105_fu_524_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_106_fu_536_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_107_fu_631_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_108_fu_579_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_109_fu_584_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_110_fu_595_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_518_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln189_fu_490_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1440|        1145|        1334|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_9     |   9|          2|    3|          6|
    |j_fu_96                  |   9|          2|    3|          6|
    |t_fu_84                  |   9|          2|   64|        128|
    |u_53_fu_88               |   9|          2|   64|        128|
    |v_fu_92                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_847                    |  33|   0|   33|          0|
    |ah_reg_762                           |  32|   0|   32|          0|
    |al_reg_752                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_767                           |  32|   0|   32|          0|
    |bl_reg_757                           |  32|   0|   32|          0|
    |icmp_ln185_reg_731                   |   1|   0|    1|          0|
    |icmp_ln186_reg_735                   |   1|   0|    1|          0|
    |j_fu_96                              |   3|   0|    3|          0|
    |t_fu_84                              |  64|   0|   64|          0|
    |tempReg_16_reg_868                   |  64|   0|   64|          0|
    |tempReg_16_reg_868_pp0_iter8_reg     |  64|   0|   64|          0|
    |tmp_60_reg_816                       |  32|   0|   32|          0|
    |tmp_61_reg_836                       |   2|   0|    2|          0|
    |tmp_62_reg_821                       |  32|   0|   32|          0|
    |tmp_63_reg_831                       |  32|   0|   32|          0|
    |tmp_64_reg_857                       |   2|   0|    2|          0|
    |tmp_66_reg_877                       |   1|   0|    1|          0|
    |trunc_ln105_reg_852                  |  32|   0|   32|          0|
    |trunc_ln106_49_reg_801               |  32|   0|   32|          0|
    |trunc_ln106_50_reg_806               |  32|   0|   32|          0|
    |trunc_ln106_51_reg_811               |  32|   0|   32|          0|
    |trunc_ln106_reg_796                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_826                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_826_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_841                  |  32|   0|   32|          0|
    |u_53_fu_88                           |  64|   0|   64|          0|
    |v_fu_92                              |  64|   0|   64|          0|
    |xor_ln189_reg_862                    |  64|   0|   64|          0|
    |icmp_ln185_reg_731                   |  64|  32|    1|          0|
    |icmp_ln186_reg_735                   |  64|  32|    1|          0|
    |tmp_63_reg_831                       |  64|  32|   32|          0|
    |trunc_ln106_reg_796                  |  64|  32|   32|          0|
    |trunc_ln125_reg_841                  |  64|  32|   32|          0|
    |xor_ln189_reg_862                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.14183_Pipeline_VITIS_LOOP_185_3|  return value|
|v_025               |   in|   64|     ap_none|                                     v_025|        scalar|
|u_024               |   in|   64|     ap_none|                                     u_024|        scalar|
|i_11                |   in|    3|     ap_none|                                      i_11|        scalar|
|add_ln185           |   in|    4|     ap_none|                                 add_ln185|        scalar|
|mc_offset1          |   in|    1|     ap_none|                                mc_offset1|        scalar|
|mc_address0         |  out|    4|   ap_memory|                                        mc|         array|
|mc_ce0              |  out|    1|   ap_memory|                                        mc|         array|
|mc_q0               |   in|   64|   ap_memory|                                        mc|         array|
|empty               |   in|    3|     ap_none|                                     empty|        scalar|
|v_59_out            |  out|   64|      ap_vld|                                  v_59_out|       pointer|
|v_59_out_ap_vld     |  out|    1|      ap_vld|                                  v_59_out|       pointer|
|u_53_out            |  out|   64|      ap_vld|                                  u_53_out|       pointer|
|u_53_out_ap_vld     |  out|    1|      ap_vld|                                  u_53_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                     t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                     t_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_53 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mc_offset1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_offset1"   --->   Operation 18 'read' 'mc_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln185_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln185"   --->   Operation 19 'read' 'add_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_11"   --->   Operation 20 'read' 'i_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u_024_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_024"   --->   Operation 21 'read' 'u_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_025_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_025"   --->   Operation 22 'read' 'v_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 0, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_025_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 24 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_024_read, i64 %u_53" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_9 = load i3 %j" [src/generic/fp_generic.c:185]   --->   Operation 28 'load' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_9" [src/generic/fp_generic.c:185]   --->   Operation 29 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_9, i3 %i_11_read" [src/generic/fp_generic.c:185]   --->   Operation 30 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln185_6 = add i3 %j_9, i3 1" [src/generic/fp_generic.c:185]   --->   Operation 31 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.body6.split_ifconv, void %for.inc51.loopexit.exitStub" [src/generic/fp_generic.c:185]   --->   Operation 32 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%icmp_ln186 = icmp_ult  i4 %zext_ln185, i4 %add_ln185_read" [src/generic/fp_generic.c:186]   --->   Operation 33 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset1_read, i3 %j_9" [src/generic/fp_generic.c:187]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i4 %tmp_s" [src/generic/fp_generic.c:187]   --->   Operation 35 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln187" [src/generic/fp_generic.c:187]   --->   Operation 36 'getelementptr' 'mc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%mc_load = load i4 %mc_addr" [src/generic/fp_generic.c:187]   --->   Operation 37 'load' 'mc_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%sub_ln187 = sub i3 %tmp, i3 %j_9" [src/generic/fp_generic.c:187]   --->   Operation 38 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln187_7 = zext i3 %sub_ln187" [src/generic/fp_generic.c:187]   --->   Operation 39 'zext' 'zext_ln187_7' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln187_7" [src/generic/fp_generic.c:187]   --->   Operation 40 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 41 'load' 'p503p1_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 %add_ln185_6, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 42 'store' 'store_ln177' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%mc_load = load i4 %mc_addr" [src/generic/fp_generic.c:187]   --->   Operation 43 'load' 'mc_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%al = trunc i64 %mc_load" [src/generic/fp_generic.c:187]   --->   Operation 44 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 45 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:187]   --->   Operation 46 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mc_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 47 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 48 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 50 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_26 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 51 'zext' 'zext_ln105_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_26, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_26, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 56 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_26, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_49 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 60 'trunc' 'trunc_ln106_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_26, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_50 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 62 'trunc' 'trunc_ln106_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_51 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 64 'trunc' 'trunc_ln106_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 65 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 66 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 67 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 68 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_60" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 69 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_50" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_25 = zext i32 %trunc_ln106_49" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 71 'zext' 'zext_ln123_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_25" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_26 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 73 'zext' 'zext_ln123_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_26, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 74 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 75 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 76 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_26 = zext i32 %tmp_62" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 77 'zext' 'zext_ln106_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_51" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 78 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_26" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 79 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_25 = zext i2 %tmp_61" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 80 'zext' 'zext_ln106_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130_25 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 81 'zext' 'zext_ln130_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln130_26 = add i32 %trunc_ln106_s, i32 %zext_ln106_25" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 82 'add' 'add_ln130_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_26 = zext i32 %add_ln130_26" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 83 'zext' 'zext_ln130_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_16 = add i34 %zext_ln130_26, i34 %zext_ln130_25" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 84 'add' 'temp_16' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_16" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 85 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_16, i32 32, i32 33" [src/generic/fp_generic.c:189]   --->   Operation 86 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_63, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 87 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln189_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_64, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 88 'bitconcatenate' 'and_ln189_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i34 %and_ln189_6" [src/generic/fp_generic.c:189]   --->   Operation 89 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln189_6 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:189]   --->   Operation 90 'zext' 'zext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln189 = add i64 %zext_ln189, i64 %and_ln" [src/generic/fp_generic.c:189]   --->   Operation 91 'add' 'add_ln189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln189 = xor i64 %add_ln189, i64 %zext_ln189_6" [src/generic/fp_generic.c:189]   --->   Operation 92 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%v_load_12 = load i64 %v" [src/generic/fp_generic.c:188]   --->   Operation 93 'load' 'v_load_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 95 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.52ns)   --->   "%v_58 = add i64 %tempReg, i64 %v_load_12" [src/generic/fp_generic.c:188]   --->   Operation 96 'add' 'v_58' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg_16)   --->   "%xor_ln105 = xor i64 %shl_ln, i64 %v_58" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 97 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_16)   --->   "%xor_ln105_105 = xor i64 %v_load_12, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 98 'xor' 'xor_ln105_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_16)   --->   "%or_ln105 = or i64 %xor_ln105_105, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 99 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_16)   --->   "%xor_ln105_106 = xor i64 %or_ln105, i64 %v_58" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 100 'xor' 'xor_ln105_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_16)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_106, i32 63" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 101 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_16)   --->   "%zext_ln105_32 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 102 'zext' 'zext_ln105_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_16 = add i64 %xor_ln189, i64 %zext_ln105_32" [src/generic/fp_generic.c:189]   --->   Operation 103 'add' 'tempReg_16' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln186, i64 %v_58, i64 %v_load_12" [src/generic/fp_generic.c:186]   --->   Operation 104 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 105 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%u_53_load = load i64 %u_53" [src/generic/fp_generic.c:189]   --->   Operation 106 'load' 'u_53_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg_16, i64 %u_53_load" [src/generic/fp_generic.c:189]   --->   Operation 107 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%xor_ln105_108 = xor i64 %tempReg_16, i64 %u" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 108 'xor' 'xor_ln105_108' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%xor_ln105_109 = xor i64 %u_53_load, i64 %tempReg_16" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 109 'xor' 'xor_ln105_109' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%or_ln105_19 = or i64 %xor_ln105_109, i64 %xor_ln105_108" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 110 'or' 'or_ln105_19' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%xor_ln105_110 = xor i64 %or_ln105_19, i64 %u" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 111 'xor' 'xor_ln105_110' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_110, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 112 'bitselect' 'tmp_66' <Predicate = (icmp_ln186)> <Delay = 0.99>
ST_9 : Operation 113 [1/1] (1.48ns)   --->   "%u_2 = select i1 %icmp_ln186, i64 %u, i64 %u_53_load" [src/generic/fp_generic.c:186]   --->   Operation 113 'select' 'u_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_2, i64 %u_53" [src/generic/fp_generic.c:178]   --->   Operation 114 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%t_load17 = load i64 %t"   --->   Operation 131 'load' 't_load17' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%u_53_load_1 = load i64 %u_53"   --->   Operation 132 'load' 'u_53_load_1' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 133 'load' 'v_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_59_out, i64 %v_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_53_out, i64 %u_53_load_1"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_out, i64 %t_load17"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [src/generic/fp_generic.c:190]   --->   Operation 115 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 116 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 7, i64 3" [src/generic/fp_generic.c:178]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/generic/fp_generic.c:185]   --->   Operation 118 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_16, i64 63" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 119 'bitselect' 'bit_sel' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%xor_ln105_107 = xor i1 %bit_sel, i1 1" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 120 'xor' 'xor_ln105_107' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%trunc_ln105_21 = trunc i64 %tempReg_16" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 121 'trunc' 'trunc_ln105_21' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_107, i63 %trunc_ln105_21" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 122 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%and_ln105 = and i64 %xor_ln189, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 123 'and' 'and_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:189]   --->   Operation 124 'bitselect' 'tmp_65' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%carry_31 = or i1 %tmp_66, i1 %tmp_65" [src/generic/fp_generic.c:189]   --->   Operation 125 'or' 'carry_31' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_22)   --->   "%zext_ln190 = zext i1 %carry_31" [src/generic/fp_generic.c:190]   --->   Operation 126 'zext' 'zext_ln190' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_22 = add i64 %t_load, i64 %zext_ln190" [src/generic/fp_generic.c:190]   --->   Operation 127 'add' 't_22' <Predicate = (icmp_ln186)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln186, i64 %t_22, i64 %t_load" [src/generic/fp_generic.c:186]   --->   Operation 128 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 129 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body6" [src/generic/fp_generic.c:185]   --->   Operation 130 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_025]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_024]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_59_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_53_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u_53                    (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
mc_offset1_read         (read             ) [ 00000000000]
add_ln185_read          (read             ) [ 00000000000]
i_11_read               (read             ) [ 00000000000]
u_024_read              (read             ) [ 00000000000]
v_025_read              (read             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_9                     (load             ) [ 00000000000]
zext_ln185              (zext             ) [ 00000000000]
icmp_ln185              (icmp             ) [ 01111111110]
add_ln185_6             (add              ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
icmp_ln186              (icmp             ) [ 01111111111]
tmp_s                   (bitconcatenate   ) [ 00000000000]
zext_ln187              (zext             ) [ 00000000000]
mc_addr                 (getelementptr    ) [ 01100000000]
sub_ln187               (sub              ) [ 00000000000]
zext_ln187_7            (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
store_ln177             (store            ) [ 00000000000]
mc_load                 (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_26           (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_49          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_50          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_51          (trunc            ) [ 01000100000]
tmp_60                  (partselect       ) [ 01000100000]
tmp_62                  (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_63                  (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_25           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_26           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_61                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_26           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_25           (zext             ) [ 00000000000]
zext_ln130_25           (zext             ) [ 00000000000]
add_ln130_26            (add              ) [ 00000000000]
zext_ln130_26           (zext             ) [ 00000000000]
temp_16                 (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_64                  (partselect       ) [ 01000001000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln189_6             (bitconcatenate   ) [ 00000000000]
zext_ln189              (zext             ) [ 00000000000]
zext_ln189_6            (zext             ) [ 00000000000]
add_ln189               (add              ) [ 00000000000]
xor_ln189               (xor              ) [ 01000000111]
v_load_12               (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_58                    (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_105           (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_106           (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_32           (zext             ) [ 00000000000]
tempReg_16              (add              ) [ 01000000011]
v_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_53_load               (load             ) [ 00000000000]
u                       (add              ) [ 00000000000]
xor_ln105_108           (xor              ) [ 00000000000]
xor_ln105_109           (xor              ) [ 00000000000]
or_ln105_19             (or               ) [ 00000000000]
xor_ln105_110           (xor              ) [ 00000000000]
tmp_66                  (bitselect        ) [ 01000000001]
u_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln185      (specloopname     ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln105_107           (xor              ) [ 00000000000]
trunc_ln105_21          (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_65                  (bitselect        ) [ 00000000000]
carry_31                (or               ) [ 00000000000]
zext_ln190              (zext             ) [ 00000000000]
t_22                    (add              ) [ 00000000000]
t_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
t_load17                (load             ) [ 00000000000]
u_53_load_1             (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_025">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_025"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_024">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_024"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln185">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln185"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc_offset1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_offset1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_59_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_59_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_53_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_53_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p503p1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="t_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="u_53_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_53/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mc_offset1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_offset1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln185_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln185_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_11_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_11_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="u_024_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_024_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="v_025_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_025_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="mc_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p503p1_1_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln177_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln178_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln178_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln178_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_9_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_9/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln185_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln185_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln185_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_6/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln186_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln187_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln187_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln187_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_7/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln177_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="al_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bl_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ah_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bh_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln105_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln110_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln105_26_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_26/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln112_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln106_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln106_49_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_49/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln106_50_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_50/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln106_51_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_51/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_60_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_62_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln106_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_63_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln106_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln123_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln123_25_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_25/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln123_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln123_26_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_26/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="temp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="33" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_61_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="34" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln125_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="34" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln106_26_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_26/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln130_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln130_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln106_25_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_25/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln130_25_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="33" slack="1"/>
<pin id="433" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_25/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln130_26_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_26/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln130_26_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_26/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="temp_16_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="33" slack="0"/>
<pin id="446" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_16/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln105_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="34" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_64_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="34" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="0" index="3" bw="7" slack="0"/>
<pin id="458" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="3"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln189_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="34" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="1"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln189_6/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln189_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="34" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln189_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_6/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln189_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="34" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln189_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="v_load_12_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="7"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_12/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="shl_ln_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="3"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tempReg_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="3"/>
<pin id="509" dir="0" index="2" bw="32" slack="4"/>
<pin id="510" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="v_58_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_58/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln105_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_105_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_105/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln105_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln105_106_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_106/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="carry_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln105_32_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_32/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tempReg_16_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_16/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="v_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="7"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="0" index="2" bw="64" slack="0"/>
<pin id="563" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln178_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="7"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="u_53_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="8"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_53_load/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="u_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln105_108_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_108/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln105_109_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="1"/>
<pin id="587" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_109/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln105_19_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_19/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="xor_ln105_110_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="0"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_110/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_66_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="0" index="2" bw="7" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="u_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="8"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="0" index="2" bw="64" slack="0"/>
<pin id="613" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln178_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="8"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="t_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="9"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="bit_sel_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="2"/>
<pin id="627" dir="0" index="2" bw="7" slack="0"/>
<pin id="628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="xor_ln105_107_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_107/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln105_21_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="2"/>
<pin id="639" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_21/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln105_s_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="63" slack="0"/>
<pin id="644" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln105_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="3"/>
<pin id="650" dir="0" index="1" bw="64" slack="0"/>
<pin id="651" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_65_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="carry_31_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_31/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln190_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="t_22_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_22/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="t_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="9"/>
<pin id="678" dir="0" index="1" bw="64" slack="0"/>
<pin id="679" dir="0" index="2" bw="64" slack="0"/>
<pin id="680" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln178_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="9"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="t_load17_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="8"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load17/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="u_53_load_1_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="8"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_53_load_1/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="v_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="8"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="700" class="1005" name="t_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="708" class="1005" name="u_53_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_53 "/>
</bind>
</comp>

<comp id="716" class="1005" name="v_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="724" class="1005" name="j_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="0"/>
<pin id="726" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln185_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="8"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln186_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="7"/>
<pin id="737" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="742" class="1005" name="mc_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mc_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="p503p1_1_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="1"/>
<pin id="749" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="al_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="757" class="1005" name="bl_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="762" class="1005" name="ah_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="767" class="1005" name="bh_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln105_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="1"/>
<pin id="774" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln110_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln105_26_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_26 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln112_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln106_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="4"/>
<pin id="798" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln106_49_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_49 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln106_50_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_50 "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln106_51_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_51 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_60_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_62_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="826" class="1005" name="trunc_ln106_s_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="2"/>
<pin id="828" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_63_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="3"/>
<pin id="833" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_61_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="1"/>
<pin id="838" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="841" class="1005" name="trunc_ln125_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="3"/>
<pin id="843" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln130_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="33" slack="1"/>
<pin id="849" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="852" class="1005" name="trunc_ln105_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_64_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="1"/>
<pin id="859" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="862" class="1005" name="xor_ln189_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln189 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tempReg_16_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_16 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_66_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="82" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="130" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="124" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="219" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="118" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="219" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="222" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="112" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="106" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="219" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="261"><net_src comp="100" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="219" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="272"><net_src comp="232" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="164" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="177" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="164" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="177" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="324"><net_src comp="183" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="187" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="191" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="195" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="183" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="191" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="187" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="195" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="377" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="396" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="431" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="468"><net_src comp="52" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="40" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="40" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="477" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="463" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="481" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="496" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="499" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="496" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="499" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="512" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="56" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="46" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="512" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="496" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="578"><net_src comp="571" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="571" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="579" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="574" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="56" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="46" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="574" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="615"><net_src comp="571" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="629"><net_src comp="74" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="76" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="78" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="645"><net_src comp="80" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="631" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="56" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="46" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="653" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="621" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="621" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="676" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="703"><net_src comp="84" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="711"><net_src comp="88" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="719"><net_src comp="92" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="727"><net_src comp="96" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="734"><net_src comp="226" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="238" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="745"><net_src comp="157" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="750"><net_src comp="170" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="755"><net_src comp="273" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="760"><net_src comp="277" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="765"><net_src comp="281" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="770"><net_src comp="291" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="775"><net_src comp="301" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="781"><net_src comp="306" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="787"><net_src comp="311" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="793"><net_src comp="316" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="799"><net_src comp="321" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="804"><net_src comp="325" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="809"><net_src comp="329" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="814"><net_src comp="333" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="819"><net_src comp="337" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="824"><net_src comp="347" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="829"><net_src comp="357" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="834"><net_src comp="367" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="839"><net_src comp="402" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="844"><net_src comp="412" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="850"><net_src comp="422" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="855"><net_src comp="449" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="860"><net_src comp="453" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="865"><net_src comp="490" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="871"><net_src comp="554" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="880"><net_src comp="601" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="661" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc | {}
	Port: v_59_out | {9 }
	Port: u_53_out | {9 }
	Port: t_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : v_025 | {1 }
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : u_024 | {1 }
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : i_11 | {1 }
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : add_ln185 | {1 }
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : mc_offset1 | {1 }
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : mc | {1 2 }
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : empty | {1 }
	Port: rdc_mont.14183_Pipeline_VITIS_LOOP_185_3 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_9 : 1
		zext_ln185 : 2
		icmp_ln185 : 2
		add_ln185_6 : 2
		br_ln185 : 3
		icmp_ln186 : 3
		tmp_s : 2
		zext_ln187 : 3
		mc_addr : 4
		mc_load : 5
		sub_ln187 : 2
		zext_ln187_7 : 3
		p503p1_1_addr : 4
		p503p1_1_load : 5
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_49 : 1
		trunc_ln106_50 : 1
		trunc_ln106_51 : 1
		tmp_60 : 1
		tmp_62 : 1
		trunc_ln106_s : 1
		tmp_63 : 1
	State 5
		add_ln123 : 1
		zext_ln123_26 : 2
		temp : 3
		tmp_61 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_26 : 1
		zext_ln130_26 : 2
		temp_16 : 3
		trunc_ln105 : 4
		tmp_64 : 4
	State 7
		zext_ln189 : 1
		add_ln189 : 2
		xor_ln189 : 3
	State 8
		v_58 : 1
		xor_ln105 : 2
		xor_ln105_105 : 1
		or_ln105 : 2
		xor_ln105_106 : 2
		carry : 2
		zext_ln105_32 : 3
		tempReg_16 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u : 1
		xor_ln105_108 : 2
		xor_ln105_109 : 1
		or_ln105_19 : 2
		xor_ln105_110 : 2
		tmp_66 : 2
		u_2 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_107 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_65 : 2
		carry_31 : 3
		zext_ln190 : 3
		t_22 : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_183         |    4    |   165   |    50   |
|    mul   |          grp_fu_187         |    4    |   165   |    50   |
|          |          grp_fu_191         |    4    |   165   |    50   |
|          |          grp_fu_195         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln185_6_fu_232     |    0    |    0    |    11   |
|          |       add_ln123_fu_386      |    0    |    0    |    39   |
|          |         temp_fu_396         |    0    |    0    |    40   |
|          |       add_ln130_fu_422      |    0    |    0    |    39   |
|          |     add_ln130_26_fu_434     |    0    |    0    |    39   |
|    add   |        temp_16_fu_443       |    0    |    0    |    40   |
|          |       add_ln189_fu_484      |    0    |    0    |    71   |
|          |         v_58_fu_512         |    0    |    0    |    71   |
|          |      tempReg_16_fu_554      |    0    |    0    |    71   |
|          |           u_fu_574          |    0    |    0    |    71   |
|          |         t_22_fu_670         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln189_fu_490      |    0    |    0    |    64   |
|          |       xor_ln105_fu_518      |    0    |    0    |    64   |
|          |     xor_ln105_105_fu_524    |    0    |    0    |    64   |
|    xor   |     xor_ln105_106_fu_536    |    0    |    0    |    64   |
|          |     xor_ln105_108_fu_579    |    0    |    0    |    64   |
|          |     xor_ln105_109_fu_584    |    0    |    0    |    64   |
|          |     xor_ln105_110_fu_595    |    0    |    0    |    64   |
|          |     xor_ln105_107_fu_631    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_2_fu_559         |    0    |    0    |    64   |
|  select  |          u_2_fu_609         |    0    |    0    |    64   |
|          |          t_2_fu_676         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_530       |    0    |    0    |    64   |
|    or    |      or_ln105_19_fu_589     |    0    |    0    |    64   |
|          |       carry_31_fu_661       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_648      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln185_fu_226      |    0    |    0    |    11   |
|          |      icmp_ln186_fu_238      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln187_fu_257      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_read_fu_100       |    0    |    0    |    0    |
|          | mc_offset1_read_read_fu_106 |    0    |    0    |    0    |
|   read   |  add_ln185_read_read_fu_112 |    0    |    0    |    0    |
|          |    i_11_read_read_fu_118    |    0    |    0    |    0    |
|          |    u_024_read_read_fu_124   |    0    |    0    |    0    |
|          |    v_025_read_read_fu_130   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_136   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_143   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_150   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln185_fu_222      |    0    |    0    |    0    |
|          |      zext_ln187_fu_252      |    0    |    0    |    0    |
|          |     zext_ln187_7_fu_263     |    0    |    0    |    0    |
|          |      zext_ln105_fu_301      |    0    |    0    |    0    |
|          |      zext_ln110_fu_306      |    0    |    0    |    0    |
|          |     zext_ln105_26_fu_311    |    0    |    0    |    0    |
|          |      zext_ln112_fu_316      |    0    |    0    |    0    |
|          |      zext_ln106_fu_377      |    0    |    0    |    0    |
|          |      zext_ln123_fu_380      |    0    |    0    |    0    |
|   zext   |     zext_ln123_25_fu_383    |    0    |    0    |    0    |
|          |     zext_ln123_26_fu_392    |    0    |    0    |    0    |
|          |     zext_ln106_26_fu_416    |    0    |    0    |    0    |
|          |      zext_ln130_fu_419      |    0    |    0    |    0    |
|          |     zext_ln106_25_fu_428    |    0    |    0    |    0    |
|          |     zext_ln130_25_fu_431    |    0    |    0    |    0    |
|          |     zext_ln130_26_fu_439    |    0    |    0    |    0    |
|          |      zext_ln189_fu_477      |    0    |    0    |    0    |
|          |     zext_ln189_6_fu_481     |    0    |    0    |    0    |
|          |     zext_ln105_32_fu_550    |    0    |    0    |    0    |
|          |      zext_ln190_fu_666      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_244        |    0    |    0    |    0    |
|          |        and_ln_fu_463        |    0    |    0    |    0    |
|bitconcatenate|      and_ln189_6_fu_470     |    0    |    0    |    0    |
|          |        shl_ln_fu_499        |    0    |    0    |    0    |
|          |        tempReg_fu_506       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_640     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          al_fu_273          |    0    |    0    |    0    |
|          |          bl_fu_277          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_321     |    0    |    0    |    0    |
|          |    trunc_ln106_49_fu_325    |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_50_fu_329    |    0    |    0    |    0    |
|          |    trunc_ln106_51_fu_333    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_412     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_449     |    0    |    0    |    0    |
|          |    trunc_ln105_21_fu_637    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_281          |    0    |    0    |    0    |
|          |          bh_fu_291          |    0    |    0    |    0    |
|          |        tmp_60_fu_337        |    0    |    0    |    0    |
|partselect|        tmp_62_fu_347        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_357    |    0    |    0    |    0    |
|          |        tmp_63_fu_367        |    0    |    0    |    0    |
|          |        tmp_61_fu_402        |    0    |    0    |    0    |
|          |        tmp_64_fu_453        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_542        |    0    |    0    |    0    |
| bitselect|        tmp_66_fu_601        |    0    |    0    |    0    |
|          |        bit_sel_fu_624       |    0    |    0    |    0    |
|          |        tmp_65_fu_653        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1634  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln130_reg_847  |   33   |
|      ah_reg_762      |   32   |
|      al_reg_752      |   32   |
|      bh_reg_767      |   32   |
|      bl_reg_757      |   32   |
|  icmp_ln185_reg_731  |    1   |
|  icmp_ln186_reg_735  |    1   |
|       j_reg_724      |    3   |
|    mc_addr_reg_742   |    4   |
| p503p1_1_addr_reg_747|    3   |
|       t_reg_700      |   64   |
|  tempReg_16_reg_868  |   64   |
|    tmp_60_reg_816    |   32   |
|    tmp_61_reg_836    |    2   |
|    tmp_62_reg_821    |   32   |
|    tmp_63_reg_831    |   32   |
|    tmp_64_reg_857    |    2   |
|    tmp_66_reg_877    |    1   |
|  trunc_ln105_reg_852 |   32   |
|trunc_ln106_49_reg_801|   32   |
|trunc_ln106_50_reg_806|   32   |
|trunc_ln106_51_reg_811|   32   |
|  trunc_ln106_reg_796 |   32   |
| trunc_ln106_s_reg_826|   32   |
|  trunc_ln125_reg_841 |   32   |
|     u_53_reg_708     |   64   |
|       v_reg_716      |   64   |
|   xor_ln189_reg_862  |   64   |
| zext_ln105_26_reg_784|   64   |
|  zext_ln105_reg_772  |   64   |
|  zext_ln110_reg_778  |   64   |
|  zext_ln112_reg_790  |   64   |
+----------------------+--------+
|         Total        |  1074  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_164 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   526  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1074  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1734  |  1724  |
+-----------+--------+--------+--------+--------+
