/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  reg [2:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_29z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [21:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  reg [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_8z | celloutsig_1_0z[13]);
  assign celloutsig_1_11z = ~(celloutsig_1_6z | in_data[190]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[4] | in_data[63]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z | celloutsig_0_4z);
  assign celloutsig_1_5z = ~in_data[151];
  assign celloutsig_0_3z = ~in_data[67];
  assign celloutsig_1_8z = ~celloutsig_1_2z[1];
  assign celloutsig_0_5z = ~celloutsig_0_0z[5];
  assign celloutsig_0_6z = ~in_data[59];
  assign celloutsig_0_8z = ~celloutsig_0_2z[1];
  assign celloutsig_0_25z = ~celloutsig_0_21z[11];
  assign celloutsig_1_7z = { celloutsig_1_0z[19:17], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z } & celloutsig_1_4z[10:0];
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z } & celloutsig_1_7z[10:2];
  assign celloutsig_0_14z = celloutsig_0_2z[4:1] & celloutsig_0_10z[10:7];
  assign celloutsig_0_21z = celloutsig_0_11z[24:12] & { celloutsig_0_15z[14:4], celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_10z = { celloutsig_0_0z[5:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, in_data[87:76], celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[21:16], celloutsig_0_10z, celloutsig_0_7z } % { 1'h1, celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_10z[6:1], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[13:3], celloutsig_0_0z[5:1], in_data[0] };
  assign celloutsig_0_29z = { celloutsig_0_11z[21:17], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[3:1], celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[112:107] % { 1'h1, celloutsig_1_0z[4:0] };
  assign celloutsig_1_18z = ~ { celloutsig_1_0z[21:20], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_1z = ~ in_data[94:89];
  assign celloutsig_1_2z = ~ celloutsig_1_0z[6:3];
  assign celloutsig_0_9z = celloutsig_0_0z[1] & celloutsig_0_2z[4];
  assign celloutsig_0_12z = in_data[16] & celloutsig_0_3z;
  assign celloutsig_0_16z = celloutsig_0_0z[3] & celloutsig_0_3z;
  assign celloutsig_0_18z = celloutsig_0_8z & celloutsig_0_5z;
  assign celloutsig_0_30z = celloutsig_0_18z & celloutsig_0_10z[7];
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_0z[21:12] };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 6'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[20:15];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_4z = celloutsig_1_0z[16:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_2z = celloutsig_0_0z;
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_27z = celloutsig_0_11z[10:8];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[158:137];
  assign { out_data[132:128], out_data[104:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
