IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.27        Core1: 44.33        
Core2: 39.22        Core3: 48.55        
Core4: 45.02        Core5: 43.64        
Core6: 62.17        Core7: 47.17        
Core8: 35.53        Core9: 47.07        
Core10: 47.07        Core11: 45.35        
Core12: 36.63        Core13: 60.21        
Core14: 44.92        Core15: 40.55        
Core16: 54.68        Core17: 75.38        
Core18: 49.94        Core19: 38.83        
Core20: 46.80        Core21: 44.90        
Core22: 43.52        Core23: 33.39        
Core24: 46.10        Core25: 41.50        
Core26: 37.27        Core27: 36.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.72
Socket1: 43.25
DDR read Latency(ns)
Socket0: 194.14
Socket1: 194.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.73        Core1: 43.72        
Core2: 39.23        Core3: 46.99        
Core4: 44.88        Core5: 44.15        
Core6: 63.56        Core7: 48.07        
Core8: 35.94        Core9: 46.18        
Core10: 41.45        Core11: 45.93        
Core12: 33.74        Core13: 59.08        
Core14: 45.53        Core15: 40.04        
Core16: 53.00        Core17: 73.38        
Core18: 49.61        Core19: 37.53        
Core20: 46.80        Core21: 44.20        
Core22: 48.13        Core23: 27.76        
Core24: 49.34        Core25: 40.79        
Core26: 37.73        Core27: 35.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.05
Socket1: 42.89
DDR read Latency(ns)
Socket0: 195.33
Socket1: 194.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.07        Core1: 44.41        
Core2: 39.04        Core3: 46.82        
Core4: 44.80        Core5: 42.97        
Core6: 60.48        Core7: 48.74        
Core8: 35.47        Core9: 46.93        
Core10: 46.12        Core11: 45.32        
Core12: 34.56        Core13: 50.87        
Core14: 46.25        Core15: 39.43        
Core16: 40.09        Core17: 72.28        
Core18: 49.84        Core19: 39.02        
Core20: 48.51        Core21: 46.01        
Core22: 46.22        Core23: 28.40        
Core24: 46.17        Core25: 42.33        
Core26: 38.36        Core27: 29.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.34
Socket1: 43.32
DDR read Latency(ns)
Socket0: 194.15
Socket1: 196.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.56        Core1: 44.25        
Core2: 37.43        Core3: 48.35        
Core4: 44.50        Core5: 43.72        
Core6: 58.03        Core7: 49.59        
Core8: 33.11        Core9: 46.46        
Core10: 46.50        Core11: 44.92        
Core12: 39.40        Core13: 44.94        
Core14: 42.70        Core15: 42.46        
Core16: 48.97        Core17: 82.95        
Core18: 51.07        Core19: 40.58        
Core20: 48.14        Core21: 44.46        
Core22: 48.45        Core23: 29.27        
Core24: 46.04        Core25: 42.02        
Core26: 42.30        Core27: 30.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.71
Socket1: 43.77
DDR read Latency(ns)
Socket0: 193.42
Socket1: 198.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.34        Core1: 42.94        
Core2: 37.91        Core3: 48.04        
Core4: 42.59        Core5: 43.94        
Core6: 60.45        Core7: 47.44        
Core8: 33.77        Core9: 46.59        
Core10: 45.83        Core11: 45.38        
Core12: 40.19        Core13: 60.54        
Core14: 44.05        Core15: 45.94        
Core16: 43.95        Core17: 70.33        
Core18: 46.67        Core19: 38.63        
Core20: 45.72        Core21: 45.47        
Core22: 47.06        Core23: 28.34        
Core24: 48.66        Core25: 41.76        
Core26: 42.37        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.73
Socket1: 43.69
DDR read Latency(ns)
Socket0: 192.25
Socket1: 196.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.38        Core1: 44.89        
Core2: 37.98        Core3: 47.54        
Core4: 42.09        Core5: 44.88        
Core6: 63.17        Core7: 48.42        
Core8: 36.19        Core9: 46.65        
Core10: 45.63        Core11: 45.23        
Core12: 36.76        Core13: 60.54        
Core14: 45.41        Core15: 45.42        
Core16: 48.99        Core17: 70.07        
Core18: 49.34        Core19: 38.56        
Core20: 46.78        Core21: 45.09        
Core22: 46.23        Core23: 29.06        
Core24: 47.85        Core25: 41.54        
Core26: 38.60        Core27: 30.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.19
Socket1: 43.96
DDR read Latency(ns)
Socket0: 194.76
Socket1: 196.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.90        Core1: 39.67        
Core2: 42.18        Core3: 50.26        
Core4: 42.87        Core5: 31.74        
Core6: 38.61        Core7: 44.70        
Core8: 35.91        Core9: 38.88        
Core10: 38.48        Core11: 45.29        
Core12: 34.48        Core13: 58.01        
Core14: 43.29        Core15: 35.34        
Core16: 56.84        Core17: 51.38        
Core18: 40.73        Core19: 40.85        
Core20: 48.53        Core21: 44.77        
Core22: 41.86        Core23: 31.49        
Core24: 51.83        Core25: 39.01        
Core26: 40.56        Core27: 37.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.68
Socket1: 39.95
DDR read Latency(ns)
Socket0: 189.85
Socket1: 188.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.04        Core1: 40.29        
Core2: 39.54        Core3: 45.62        
Core4: 44.41        Core5: 29.29        
Core6: 38.38        Core7: 48.72        
Core8: 35.92        Core9: 39.25        
Core10: 38.97        Core11: 44.90        
Core12: 34.05        Core13: 58.40        
Core14: 41.75        Core15: 35.41        
Core16: 42.58        Core17: 49.97        
Core18: 40.66        Core19: 41.50        
Core20: 47.61        Core21: 41.75        
Core22: 43.20        Core23: 30.80        
Core24: 47.83        Core25: 41.07        
Core26: 39.91        Core27: 34.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.28
Socket1: 40.02
DDR read Latency(ns)
Socket0: 189.87
Socket1: 188.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.62        Core1: 38.67        
Core2: 40.22        Core3: 46.57        
Core4: 42.97        Core5: 31.58        
Core6: 39.24        Core7: 49.92        
Core8: 36.91        Core9: 38.35        
Core10: 39.27        Core11: 46.75        
Core12: 33.97        Core13: 55.12        
Core14: 42.51        Core15: 34.50        
Core16: 54.99        Core17: 50.82        
Core18: 42.66        Core19: 43.83        
Core20: 47.85        Core21: 44.06        
Core22: 44.36        Core23: 29.37        
Core24: 47.86        Core25: 41.98        
Core26: 40.91        Core27: 31.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.31
Socket1: 40.94
DDR read Latency(ns)
Socket0: 192.46
Socket1: 192.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.24        Core1: 43.59        
Core2: 38.55        Core3: 45.89        
Core4: 47.21        Core5: 27.95        
Core6: 36.68        Core7: 46.63        
Core8: 35.59        Core9: 38.41        
Core10: 39.61        Core11: 46.19        
Core12: 34.23        Core13: 55.45        
Core14: 41.29        Core15: 35.37        
Core16: 50.71        Core17: 49.65        
Core18: 41.17        Core19: 43.29        
Core20: 42.34        Core21: 44.00        
Core22: 41.95        Core23: 29.43        
Core24: 52.38        Core25: 39.33        
Core26: 39.13        Core27: 30.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.02
Socket1: 40.14
DDR read Latency(ns)
Socket0: 189.55
Socket1: 189.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.67        Core1: 39.04        
Core2: 40.27        Core3: 50.11        
Core4: 41.80        Core5: 32.49        
Core6: 38.88        Core7: 47.55        
Core8: 37.64        Core9: 38.79        
Core10: 39.85        Core11: 46.47        
Core12: 35.71        Core13: 62.69        
Core14: 42.92        Core15: 35.91        
Core16: 69.01        Core17: 50.92        
Core18: 41.37        Core19: 42.05        
Core20: 48.47        Core21: 43.45        
Core22: 43.48        Core23: 29.55        
Core24: 49.38        Core25: 40.58        
Core26: 40.88        Core27: 34.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.33
Socket1: 40.62
DDR read Latency(ns)
Socket0: 191.93
Socket1: 189.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.50        Core1: 37.45        
Core2: 40.36        Core3: 47.69        
Core4: 42.56        Core5: 32.61        
Core6: 38.55        Core7: 49.35        
Core8: 36.71        Core9: 38.38        
Core10: 38.84        Core11: 44.68        
Core12: 34.74        Core13: 59.42        
Core14: 41.66        Core15: 35.48        
Core16: 58.98        Core17: 50.62        
Core18: 43.01        Core19: 41.21        
Core20: 49.34        Core21: 44.24        
Core22: 42.84        Core23: 29.29        
Core24: 48.15        Core25: 41.19        
Core26: 40.57        Core27: 30.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.31
Socket1: 40.38
DDR read Latency(ns)
Socket0: 193.20
Socket1: 190.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 37.09        
Core2: 43.18        Core3: 51.35        
Core4: 40.07        Core5: 38.69        
Core6: 66.83        Core7: 42.82        
Core8: 35.04        Core9: 64.57        
Core10: 62.45        Core11: 44.73        
Core12: 36.44        Core13: 68.24        
Core14: 41.24        Core15: 40.02        
Core16: 54.02        Core17: 47.51        
Core18: 43.53        Core19: 43.56        
Core20: 51.74        Core21: 41.14        
Core22: 42.40        Core23: 38.19        
Core24: 45.28        Core25: 43.55        
Core26: 40.08        Core27: 36.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.55
Socket1: 41.34
DDR read Latency(ns)
Socket0: 189.65
Socket1: 186.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.36        Core1: 36.43        
Core2: 43.99        Core3: 52.16        
Core4: 40.78        Core5: 38.04        
Core6: 60.33        Core7: 40.77        
Core8: 35.23        Core9: 58.40        
Core10: 66.05        Core11: 43.17        
Core12: 36.30        Core13: 57.85        
Core14: 40.43        Core15: 38.74        
Core16: 54.03        Core17: 48.41        
Core18: 45.04        Core19: 41.96        
Core20: 48.01        Core21: 39.26        
Core22: 40.98        Core23: 38.66        
Core24: 45.16        Core25: 41.65        
Core26: 39.31        Core27: 32.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.52
Socket1: 39.93
DDR read Latency(ns)
Socket0: 191.80
Socket1: 183.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.13        Core1: 36.75        
Core2: 42.45        Core3: 47.27        
Core4: 40.41        Core5: 39.98        
Core6: 73.27        Core7: 42.02        
Core8: 35.09        Core9: 59.40        
Core10: 57.40        Core11: 44.40        
Core12: 36.88        Core13: 48.94        
Core14: 40.79        Core15: 40.05        
Core16: 50.12        Core17: 48.37        
Core18: 44.11        Core19: 42.61        
Core20: 60.62        Core21: 40.44        
Core22: 43.55        Core23: 38.10        
Core24: 45.78        Core25: 42.57        
Core26: 38.52        Core27: 33.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.73
Socket1: 40.99
DDR read Latency(ns)
Socket0: 193.36
Socket1: 186.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.23        Core1: 36.04        
Core2: 43.58        Core3: 49.77        
Core4: 41.45        Core5: 39.13        
Core6: 63.15        Core7: 42.40        
Core8: 35.99        Core9: 59.54        
Core10: 76.39        Core11: 43.85        
Core12: 36.51        Core13: 64.61        
Core14: 40.85        Core15: 39.13        
Core16: 52.49        Core17: 48.15        
Core18: 44.87        Core19: 41.64        
Core20: 43.62        Core21: 40.46        
Core22: 42.57        Core23: 35.64        
Core24: 43.27        Core25: 40.51        
Core26: 38.84        Core27: 31.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.69
Socket1: 40.23
DDR read Latency(ns)
Socket0: 192.31
Socket1: 185.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.10        Core1: 37.51        
Core2: 42.72        Core3: 48.93        
Core4: 40.60        Core5: 39.19        
Core6: 59.39        Core7: 43.58        
Core8: 35.51        Core9: 64.89        
Core10: 62.40        Core11: 45.19        
Core12: 37.06        Core13: 76.80        
Core14: 40.78        Core15: 40.96        
Core16: 52.57        Core17: 48.49        
Core18: 43.67        Core19: 42.79        
Core20: 43.25        Core21: 42.18        
Core22: 41.87        Core23: 36.03        
Core24: 44.93        Core25: 42.47        
Core26: 39.07        Core27: 35.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.66
Socket1: 41.57
DDR read Latency(ns)
Socket0: 191.25
Socket1: 187.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.99        Core1: 37.12        
Core2: 43.38        Core3: 47.87        
Core4: 39.65        Core5: 38.65        
Core6: 56.98        Core7: 43.32        
Core8: 36.98        Core9: 66.78        
Core10: 62.82        Core11: 44.40        
Core12: 36.21        Core13: 53.97        
Core14: 40.15        Core15: 39.69        
Core16: 55.33        Core17: 49.42        
Core18: 44.44        Core19: 43.70        
Core20: 60.52        Core21: 40.80        
Core22: 41.93        Core23: 36.03        
Core24: 44.96        Core25: 41.77        
Core26: 39.31        Core27: 30.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.70
Socket1: 40.97
DDR read Latency(ns)
Socket0: 191.39
Socket1: 186.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.71        Core1: 45.18        
Core2: 43.13        Core3: 53.40        
Core4: 35.17        Core5: 36.89        
Core6: 41.36        Core7: 44.49        
Core8: 37.08        Core9: 50.34        
Core10: 54.25        Core11: 45.45        
Core12: 36.36        Core13: 72.88        
Core14: 40.04        Core15: 42.35        
Core16: 41.67        Core17: 66.25        
Core18: 44.99        Core19: 39.59        
Core20: 38.40        Core21: 44.27        
Core22: 42.02        Core23: 40.42        
Core24: 56.25        Core25: 41.84        
Core26: 40.63        Core27: 27.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 42.31
DDR read Latency(ns)
Socket0: 188.18
Socket1: 191.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.72        Core1: 44.07        
Core2: 42.23        Core3: 49.29        
Core4: 35.87        Core5: 37.17        
Core6: 42.70        Core7: 45.43        
Core8: 35.63        Core9: 50.35        
Core10: 62.00        Core11: 45.14        
Core12: 35.48        Core13: 69.88        
Core14: 38.59        Core15: 43.36        
Core16: 42.87        Core17: 71.72        
Core18: 43.97        Core19: 40.95        
Core20: 47.24        Core21: 42.94        
Core22: 43.50        Core23: 40.39        
Core24: 54.30        Core25: 41.23        
Core26: 40.13        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.94
Socket1: 42.38
DDR read Latency(ns)
Socket0: 188.41
Socket1: 192.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.22        Core1: 48.38        
Core2: 41.69        Core3: 48.10        
Core4: 31.15        Core5: 34.27        
Core6: 40.40        Core7: 45.19        
Core8: 38.46        Core9: 50.42        
Core10: 74.80        Core11: 44.19        
Core12: 37.37        Core13: 51.90        
Core14: 39.23        Core15: 41.30        
Core16: 41.16        Core17: 66.49        
Core18: 46.37        Core19: 43.92        
Core20: 29.06        Core21: 42.89        
Core22: 43.63        Core23: 39.22        
Core24: 51.21        Core25: 40.04        
Core26: 41.50        Core27: 29.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.86
Socket1: 42.18
DDR read Latency(ns)
Socket0: 192.77
Socket1: 192.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.11        Core1: 46.92        
Core2: 34.34        Core3: 48.90        
Core4: 32.15        Core5: 35.24        
Core6: 40.03        Core7: 45.64        
Core8: 36.74        Core9: 51.23        
Core10: 59.82        Core11: 45.17        
Core12: 35.81        Core13: 69.13        
Core14: 39.78        Core15: 44.04        
Core16: 41.17        Core17: 71.65        
Core18: 44.79        Core19: 39.50        
Core20: 51.74        Core21: 43.41        
Core22: 42.69        Core23: 40.47        
Core24: 56.44        Core25: 41.07        
Core26: 40.30        Core27: 34.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.03
Socket1: 42.48
DDR read Latency(ns)
Socket0: 190.81
Socket1: 193.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.50        Core1: 44.40        
Core2: 41.53        Core3: 49.37        
Core4: 36.05        Core5: 36.07        
Core6: 40.48        Core7: 45.79        
Core8: 35.99        Core9: 50.36        
Core10: 64.26        Core11: 46.74        
Core12: 35.39        Core13: 70.61        
Core14: 39.98        Core15: 45.06        
Core16: 42.98        Core17: 67.67        
Core18: 43.89        Core19: 40.79        
Core20: 43.69        Core21: 43.22        
Core22: 43.00        Core23: 40.56        
Core24: 56.40        Core25: 42.53        
Core26: 40.03        Core27: 31.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.05
Socket1: 42.89
DDR read Latency(ns)
Socket0: 188.45
Socket1: 193.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.39        Core1: 44.79        
Core2: 42.24        Core3: 49.97        
Core4: 35.21        Core5: 35.99        
Core6: 40.81        Core7: 45.34        
Core8: 36.32        Core9: 51.73        
Core10: 64.81        Core11: 44.66        
Core12: 35.32        Core13: 70.06        
Core14: 40.28        Core15: 42.97        
Core16: 43.19        Core17: 70.17        
Core18: 44.19        Core19: 38.15        
Core20: 50.06        Core21: 43.02        
Core22: 41.20        Core23: 40.72        
Core24: 53.55        Core25: 40.61        
Core26: 41.22        Core27: 31.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.11
Socket1: 41.86
DDR read Latency(ns)
Socket0: 189.51
Socket1: 192.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.19        Core1: 37.14        
Core2: 46.79        Core3: 53.34        
Core4: 40.77        Core5: 36.43        
Core6: 41.35        Core7: 41.24        
Core8: 35.00        Core9: 60.61        
Core10: 49.65        Core11: 45.94        
Core12: 37.50        Core13: 66.43        
Core14: 42.41        Core15: 38.54        
Core16: 62.56        Core17: 48.34        
Core18: 42.89        Core19: 38.82        
Core20: 41.53        Core21: 44.88        
Core22: 42.17        Core23: 33.39        
Core24: 49.17        Core25: 42.70        
Core26: 40.87        Core27: 37.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.97
Socket1: 40.69
DDR read Latency(ns)
Socket0: 192.12
Socket1: 192.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.36        Core1: 38.79        
Core2: 46.54        Core3: 49.43        
Core4: 40.62        Core5: 36.74        
Core6: 42.60        Core7: 42.51        
Core8: 35.62        Core9: 73.97        
Core10: 48.89        Core11: 45.32        
Core12: 38.77        Core13: 64.68        
Core14: 40.70        Core15: 39.98        
Core16: 56.34        Core17: 48.85        
Core18: 43.31        Core19: 38.91        
Core20: 42.91        Core21: 44.41        
Core22: 42.74        Core23: 30.33        
Core24: 49.04        Core25: 43.17        
Core26: 41.64        Core27: 30.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.38
Socket1: 41.06
DDR read Latency(ns)
Socket0: 193.71
Socket1: 193.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.53        Core1: 36.29        
Core2: 41.69        Core3: 48.53        
Core4: 41.54        Core5: 37.29        
Core6: 39.36        Core7: 44.31        
Core8: 33.71        Core9: 60.56        
Core10: 48.53        Core11: 45.99        
Core12: 38.44        Core13: 75.50        
Core14: 41.45        Core15: 39.40        
Core16: 48.86        Core17: 48.39        
Core18: 42.06        Core19: 39.50        
Core20: 42.62        Core21: 44.68        
Core22: 43.35        Core23: 30.17        
Core24: 44.94        Core25: 43.35        
Core26: 40.36        Core27: 31.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.77
Socket1: 41.16
DDR read Latency(ns)
Socket0: 191.65
Socket1: 193.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.59        Core1: 35.58        
Core2: 45.78        Core3: 47.50        
Core4: 41.19        Core5: 38.59        
Core6: 40.30        Core7: 44.62        
Core8: 34.94        Core9: 64.87        
Core10: 45.22        Core11: 45.12        
Core12: 37.14        Core13: 62.86        
Core14: 41.55        Core15: 39.34        
Core16: 52.01        Core17: 47.43        
Core18: 40.99        Core19: 37.88        
Core20: 41.20        Core21: 43.34        
Core22: 43.97        Core23: 31.67        
Core24: 44.15        Core25: 43.03        
Core26: 40.46        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.43
Socket1: 40.84
DDR read Latency(ns)
Socket0: 192.00
Socket1: 193.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.15        Core1: 37.33        
Core2: 45.04        Core3: 53.40        
Core4: 41.23        Core5: 37.99        
Core6: 40.79        Core7: 42.61        
Core8: 34.12        Core9: 62.25        
Core10: 48.05        Core11: 46.00        
Core12: 38.09        Core13: 71.55        
Core14: 40.88        Core15: 39.58        
Core16: 59.99        Core17: 47.70        
Core18: 43.71        Core19: 38.74        
Core20: 42.29        Core21: 44.69        
Core22: 42.20        Core23: 31.47        
Core24: 48.77        Core25: 44.53        
Core26: 41.09        Core27: 31.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.79
Socket1: 41.31
DDR read Latency(ns)
Socket0: 191.11
Socket1: 193.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.69        Core1: 38.74        
Core2: 46.64        Core3: 48.64        
Core4: 39.63        Core5: 35.08        
Core6: 41.76        Core7: 41.62        
Core8: 35.10        Core9: 59.32        
Core10: 48.47        Core11: 45.14        
Core12: 37.95        Core13: 53.71        
Core14: 40.82        Core15: 39.53        
Core16: 45.24        Core17: 47.35        
Core18: 42.84        Core19: 39.23        
Core20: 43.48        Core21: 44.71        
Core22: 41.98        Core23: 29.82        
Core24: 46.86        Core25: 42.35        
Core26: 40.84        Core27: 30.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.02
Socket1: 40.58
DDR read Latency(ns)
Socket0: 192.22
Socket1: 192.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.76        Core1: 37.91        
Core2: 49.17        Core3: 47.04        
Core4: 41.93        Core5: 39.93        
Core6: 43.04        Core7: 41.06        
Core8: 36.13        Core9: 66.48        
Core10: 63.24        Core11: 47.00        
Core12: 36.58        Core13: 67.60        
Core14: 40.65        Core15: 38.94        
Core16: 59.02        Core17: 46.84        
Core18: 42.17        Core19: 38.04        
Core20: 47.05        Core21: 42.12        
Core22: 40.36        Core23: 36.59        
Core24: 42.09        Core25: 41.00        
Core26: 41.81        Core27: 35.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.79
Socket1: 40.71
DDR read Latency(ns)
Socket0: 189.61
Socket1: 190.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 38.51        
Core2: 50.80        Core3: 43.73        
Core4: 39.73        Core5: 39.41        
Core6: 42.76        Core7: 40.80        
Core8: 36.36        Core9: 65.98        
Core10: 67.70        Core11: 46.85        
Core12: 36.55        Core13: 71.55        
Core14: 41.11        Core15: 40.92        
Core16: 61.76        Core17: 47.63        
Core18: 43.24        Core19: 39.18        
Core20: 43.72        Core21: 43.06        
Core22: 43.04        Core23: 36.33        
Core24: 42.28        Core25: 42.23        
Core26: 41.89        Core27: 34.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.93
Socket1: 41.31
DDR read Latency(ns)
Socket0: 190.93
Socket1: 193.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.03        Core1: 39.71        
Core2: 48.88        Core3: 43.04        
Core4: 39.27        Core5: 39.18        
Core6: 42.88        Core7: 41.18        
Core8: 36.38        Core9: 59.27        
Core10: 57.05        Core11: 46.98        
Core12: 37.03        Core13: 63.04        
Core14: 41.23        Core15: 40.53        
Core16: 39.67        Core17: 46.79        
Core18: 43.72        Core19: 39.66        
Core20: 45.37        Core21: 43.02        
Core22: 42.74        Core23: 34.26        
Core24: 42.20        Core25: 42.45        
Core26: 41.18        Core27: 30.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.04
Socket1: 41.39
DDR read Latency(ns)
Socket0: 191.79
Socket1: 194.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 38.99        
Core2: 49.70        Core3: 43.07        
Core4: 40.00        Core5: 40.04        
Core6: 42.32        Core7: 40.79        
Core8: 35.07        Core9: 73.69        
Core10: 75.49        Core11: 46.09        
Core12: 35.17        Core13: 61.47        
Core14: 40.37        Core15: 39.71        
Core16: 62.09        Core17: 46.38        
Core18: 43.65        Core19: 39.95        
Core20: 44.94        Core21: 41.64        
Core22: 43.14        Core23: 33.68        
Core24: 42.16        Core25: 42.11        
Core26: 40.72        Core27: 29.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.51
Socket1: 40.97
DDR read Latency(ns)
Socket0: 190.98
Socket1: 193.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.23        Core1: 38.56        
Core2: 50.11        Core3: 46.97        
Core4: 40.58        Core5: 39.10        
Core6: 43.16        Core7: 41.60        
Core8: 36.71        Core9: 60.19        
Core10: 79.15        Core11: 47.41        
Core12: 37.15        Core13: 82.70        
Core14: 41.68        Core15: 39.64        
Core16: 47.74        Core17: 46.73        
Core18: 44.22        Core19: 39.86        
Core20: 45.54        Core21: 43.12        
Core22: 41.60        Core23: 34.20        
Core24: 41.54        Core25: 41.93        
Core26: 41.66        Core27: 29.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.32
Socket1: 41.20
DDR read Latency(ns)
Socket0: 191.94
Socket1: 193.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.07        Core1: 39.57        
Core2: 50.12        Core3: 43.72        
Core4: 39.62        Core5: 40.08        
Core6: 43.12        Core7: 41.35        
Core8: 36.44        Core9: 73.01        
Core10: 69.86        Core11: 47.31        
Core12: 35.90        Core13: 71.09        
Core14: 41.95        Core15: 39.89        
Core16: 60.62        Core17: 46.83        
Core18: 44.84        Core19: 37.98        
Core20: 44.21        Core21: 42.91        
Core22: 41.70        Core23: 34.31        
Core24: 41.82        Core25: 42.06        
Core26: 41.97        Core27: 30.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.12
Socket1: 41.20
DDR read Latency(ns)
Socket0: 192.53
Socket1: 193.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.51        Core1: 40.46        
Core2: 40.25        Core3: 49.24        
Core4: 35.98        Core5: 40.07        
Core6: 41.68        Core7: 41.32        
Core8: 38.46        Core9: 46.53        
Core10: 76.45        Core11: 44.84        
Core12: 37.26        Core13: 42.28        
Core14: 43.40        Core15: 40.89        
Core16: 38.21        Core17: 54.13        
Core18: 42.71        Core19: 39.58        
Core20: 44.17        Core21: 42.98        
Core22: 40.87        Core23: 31.75        
Core24: 51.54        Core25: 45.28        
Core26: 39.56        Core27: 35.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 41.76
DDR read Latency(ns)
Socket0: 191.19
Socket1: 193.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.86        Core1: 37.87        
Core2: 40.50        Core3: 49.40        
Core4: 38.51        Core5: 41.83        
Core6: 41.41        Core7: 37.81        
Core8: 37.27        Core9: 47.59        
Core10: 72.70        Core11: 44.13        
Core12: 37.96        Core13: 42.66        
Core14: 44.29        Core15: 40.93        
Core16: 42.62        Core17: 66.15        
Core18: 41.68        Core19: 39.39        
Core20: 44.62        Core21: 43.00        
Core22: 40.70        Core23: 30.40        
Core24: 52.64        Core25: 43.89        
Core26: 39.33        Core27: 34.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.70
Socket1: 40.87
DDR read Latency(ns)
Socket0: 189.63
Socket1: 192.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 39.30        
Core2: 41.55        Core3: 45.53        
Core4: 39.03        Core5: 41.70        
Core6: 42.09        Core7: 39.85        
Core8: 38.66        Core9: 48.31        
Core10: 77.95        Core11: 45.71        
Core12: 37.37        Core13: 42.00        
Core14: 43.81        Core15: 43.66        
Core16: 44.02        Core17: 54.72        
Core18: 42.36        Core19: 40.48        
Core20: 44.49        Core21: 42.85        
Core22: 42.28        Core23: 26.95        
Core24: 51.79        Core25: 43.34        
Core26: 39.17        Core27: 34.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.20
Socket1: 41.78
DDR read Latency(ns)
Socket0: 190.61
Socket1: 194.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.90        Core1: 38.90        
Core2: 39.63        Core3: 42.35        
Core4: 39.03        Core5: 40.52        
Core6: 42.29        Core7: 38.71        
Core8: 37.91        Core9: 47.66        
Core10: 70.54        Core11: 45.80        
Core12: 37.66        Core13: 42.54        
Core14: 42.59        Core15: 42.26        
Core16: 46.69        Core17: 81.43        
Core18: 41.66        Core19: 39.99        
Core20: 45.29        Core21: 41.83        
Core22: 41.62        Core23: 31.45        
Core24: 53.12        Core25: 41.61        
Core26: 39.21        Core27: 32.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.99
Socket1: 40.90
DDR read Latency(ns)
Socket0: 190.08
Socket1: 192.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.69        Core1: 38.50        
Core2: 39.51        Core3: 42.96        
Core4: 38.00        Core5: 42.09        
Core6: 41.02        Core7: 39.70        
Core8: 36.85        Core9: 47.70        
Core10: 76.48        Core11: 45.21        
Core12: 37.73        Core13: 42.47        
Core14: 42.59        Core15: 41.94        
Core16: 43.99        Core17: 77.89        
Core18: 41.34        Core19: 41.13        
Core20: 45.02        Core21: 43.24        
Core22: 39.87        Core23: 30.62        
Core24: 51.74        Core25: 44.11        
Core26: 39.22        Core27: 32.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.32
Socket1: 41.64
DDR read Latency(ns)
Socket0: 188.57
Socket1: 194.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.91        Core1: 38.95        
Core2: 41.63        Core3: 45.81        
Core4: 38.51        Core5: 40.51        
Core6: 42.76        Core7: 43.83        
Core8: 38.05        Core9: 47.17        
Core10: 78.23        Core11: 44.90        
Core12: 37.16        Core13: 42.25        
Core14: 43.90        Core15: 40.81        
Core16: 46.59        Core17: 72.03        
Core18: 41.54        Core19: 39.35        
Core20: 44.88        Core21: 43.97        
Core22: 41.57        Core23: 30.31        
Core24: 52.25        Core25: 45.90        
Core26: 39.33        Core27: 32.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 42.01
DDR read Latency(ns)
Socket0: 190.10
Socket1: 193.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.67        Core1: 36.79        
Core2: 41.65        Core3: 54.81        
Core4: 41.75        Core5: 35.37        
Core6: 46.66        Core7: 43.68        
Core8: 38.00        Core9: 47.08        
Core10: 61.10        Core11: 47.50        
Core12: 36.62        Core13: 55.60        
Core14: 42.85        Core15: 40.26        
Core16: 46.43        Core17: 71.44        
Core18: 41.28        Core19: 38.87        
Core20: 69.39        Core21: 45.30        
Core22: 40.40        Core23: 33.72        
Core24: 46.10        Core25: 45.39        
Core26: 38.85        Core27: 34.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.03
Socket1: 41.52
DDR read Latency(ns)
Socket0: 191.07
Socket1: 191.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.08        Core1: 37.92        
Core2: 45.40        Core3: 49.36        
Core4: 40.05        Core5: 37.33        
Core6: 46.60        Core7: 42.74        
Core8: 38.33        Core9: 46.12        
Core10: 67.47        Core11: 46.75        
Core12: 34.04        Core13: 62.55        
Core14: 43.02        Core15: 39.64        
Core16: 49.01        Core17: 67.54        
Core18: 40.81        Core19: 39.69        
Core20: 62.09        Core21: 44.45        
Core22: 41.49        Core23: 30.11        
Core24: 50.79        Core25: 44.98        
Core26: 39.32        Core27: 27.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.40
Socket1: 41.43
DDR read Latency(ns)
Socket0: 190.30
Socket1: 192.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.73        Core1: 37.53        
Core2: 45.97        Core3: 49.13        
Core4: 40.99        Core5: 38.25        
Core6: 46.41        Core7: 44.03        
Core8: 37.32        Core9: 46.39        
Core10: 57.71        Core11: 45.92        
Core12: 35.26        Core13: 57.41        
Core14: 43.03        Core15: 38.68        
Core16: 48.71        Core17: 61.77        
Core18: 41.85        Core19: 38.25        
Core20: 58.49        Core21: 44.46        
Core22: 42.08        Core23: 30.59        
Core24: 46.64        Core25: 44.61        
Core26: 39.85        Core27: 29.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.88
Socket1: 41.26
DDR read Latency(ns)
Socket0: 191.98
Socket1: 191.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.01        Core1: 37.85        
Core2: 45.78        Core3: 50.84        
Core4: 40.30        Core5: 37.62        
Core6: 46.48        Core7: 44.89        
Core8: 38.98        Core9: 45.92        
Core10: 62.37        Core11: 45.94        
Core12: 35.02        Core13: 53.49        
Core14: 42.93        Core15: 37.76        
Core16: 48.25        Core17: 61.93        
Core18: 41.52        Core19: 38.76        
Core20: 76.22        Core21: 43.53        
Core22: 41.26        Core23: 33.76        
Core24: 49.48        Core25: 43.76        
Core26: 40.38        Core27: 31.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.94
Socket1: 41.15
DDR read Latency(ns)
Socket0: 192.52
Socket1: 191.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.69        Core1: 38.14        
Core2: 44.40        Core3: 49.67        
Core4: 40.77        Core5: 38.33        
Core6: 46.88        Core7: 43.47        
Core8: 38.52        Core9: 45.72        
Core10: 64.32        Core11: 46.88        
Core12: 35.15        Core13: 71.99        
Core14: 43.84        Core15: 38.80        
Core16: 49.06        Core17: 71.63        
Core18: 42.24        Core19: 38.19        
Core20: 71.27        Core21: 43.74        
Core22: 42.82        Core23: 31.72        
Core24: 54.95        Core25: 43.67        
Core26: 40.40        Core27: 33.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.26
Socket1: 41.25
DDR read Latency(ns)
Socket0: 192.59
Socket1: 189.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.87        Core1: 37.45        
Core2: 44.10        Core3: 50.12        
Core4: 40.16        Core5: 37.66        
Core6: 48.18        Core7: 42.09        
Core8: 38.37        Core9: 46.34        
Core10: 71.60        Core11: 46.56        
Core12: 34.26        Core13: 64.49        
Core14: 43.27        Core15: 38.49        
Core16: 47.19        Core17: 76.18        
Core18: 41.50        Core19: 38.57        
Core20: 67.27        Core21: 44.38        
Core22: 42.17        Core23: 29.87        
Core24: 50.11        Core25: 43.92        
Core26: 39.21        Core27: 29.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.58
Socket1: 40.93
DDR read Latency(ns)
Socket0: 190.63
Socket1: 189.65
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 38.20        
Core2: 41.28        Core3: 53.94        
Core4: 40.96        Core5: 35.32        
Core6: 67.35        Core7: 46.91        
Core8: 36.60        Core9: 52.06        
Core10: 75.90        Core11: 45.53        
Core12: 36.63        Core13: 39.50        
Core14: 42.26        Core15: 38.80        
Core16: 46.61        Core17: 54.63        
Core18: 44.10        Core19: 36.15        
Core20: 81.64        Core21: 44.70        
Core22: 40.69        Core23: 33.86        
Core24: 55.66        Core25: 43.81        
Core26: 41.29        Core27: 36.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 41.01
DDR read Latency(ns)
Socket0: 190.91
Socket1: 189.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.01        Core1: 37.94        
Core2: 40.41        Core3: 49.95        
Core4: 38.00        Core5: 34.95        
Core6: 54.07        Core7: 45.22        
Core8: 35.62        Core9: 51.67        
Core10: 76.12        Core11: 43.32        
Core12: 35.76        Core13: 40.10        
Core14: 42.65        Core15: 39.06        
Core16: 44.35        Core17: 59.14        
Core18: 42.99        Core19: 37.19        
Core20: 47.48        Core21: 43.49        
Core22: 40.43        Core23: 28.32        
Core24: 52.29        Core25: 43.54        
Core26: 39.95        Core27: 33.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.89
Socket1: 40.37
DDR read Latency(ns)
Socket0: 190.82
Socket1: 189.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.84        Core1: 38.01        
Core2: 40.74        Core3: 47.25        
Core4: 40.11        Core5: 35.70        
Core6: 57.59        Core7: 46.96        
Core8: 36.46        Core9: 51.95        
Core10: 59.13        Core11: 46.00        
Core12: 36.41        Core13: 39.62        
Core14: 41.22        Core15: 40.36        
Core16: 47.20        Core17: 49.93        
Core18: 43.77        Core19: 36.89        
Core20: 64.09        Core21: 44.81        
Core22: 42.23        Core23: 28.00        
Core24: 50.35        Core25: 43.67        
Core26: 40.68        Core27: 33.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.72
Socket1: 41.24
DDR read Latency(ns)
Socket0: 192.45
Socket1: 192.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 37.28        
Core2: 40.14        Core3: 45.56        
Core4: 39.88        Core5: 34.82        
Core6: 66.22        Core7: 47.82        
Core8: 35.27        Core9: 51.01        
Core10: 82.55        Core11: 44.04        
Core12: 35.29        Core13: 39.03        
Core14: 42.63        Core15: 37.66        
Core16: 46.81        Core17: 52.65        
Core18: 43.62        Core19: 36.56        
Core20: 69.54        Core21: 44.51        
Core22: 40.90        Core23: 32.30        
Core24: 49.18        Core25: 44.68        
Core26: 39.14        Core27: 32.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.04
Socket1: 40.61
DDR read Latency(ns)
Socket0: 190.00
Socket1: 191.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.21        Core1: 38.27        
Core2: 40.45        Core3: 49.71        
Core4: 39.11        Core5: 36.17        
Core6: 80.77        Core7: 47.46        
Core8: 36.09        Core9: 50.93        
Core10: 53.66        Core11: 44.26        
Core12: 35.58        Core13: 39.43        
Core14: 42.79        Core15: 39.03        
Core16: 46.19        Core17: 64.52        
Core18: 42.35        Core19: 37.34        
Core20: 63.13        Core21: 44.35        
Core22: 41.07        Core23: 28.91        
Core24: 48.40        Core25: 43.00        
Core26: 40.56        Core27: 33.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.19
Socket1: 40.98
DDR read Latency(ns)
Socket0: 190.26
Socket1: 190.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.26        Core1: 37.96        
Core2: 40.93        Core3: 51.52        
Core4: 40.53        Core5: 35.16        
Core6: 61.67        Core7: 47.51        
Core8: 36.18        Core9: 51.60        
Core10: 83.21        Core11: 44.44        
Core12: 35.54        Core13: 40.04        
Core14: 42.40        Core15: 40.20        
Core16: 46.98        Core17: 60.25        
Core18: 43.22        Core19: 36.94        
Core20: 77.96        Core21: 44.85        
Core22: 40.75        Core23: 31.10        
Core24: 48.47        Core25: 42.95        
Core26: 40.15        Core27: 33.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 41.02
DDR read Latency(ns)
Socket0: 191.19
Socket1: 191.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 31.02        
Core2: 41.64        Core3: 49.94        
Core4: 49.83        Core5: 51.87        
Core6: 48.74        Core7: 45.51        
Core8: 35.54        Core9: 38.09        
Core10: 56.26        Core11: 44.77        
Core12: 36.36        Core13: 50.79        
Core14: 42.39        Core15: 43.02        
Core16: 54.00        Core17: 63.62        
Core18: 41.52        Core19: 34.88        
Core20: 43.84        Core21: 43.73        
Core22: 39.36        Core23: 32.64        
Core24: 47.22        Core25: 42.64        
Core26: 41.15        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.88
Socket1: 41.80
DDR read Latency(ns)
Socket0: 192.16
Socket1: 190.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.31        Core1: 28.53        
Core2: 41.95        Core3: 48.59        
Core4: 51.62        Core5: 52.82        
Core6: 46.69        Core7: 44.55        
Core8: 34.59        Core9: 36.76        
Core10: 63.45        Core11: 43.11        
Core12: 36.69        Core13: 51.27        
Core14: 41.14        Core15: 42.28        
Core16: 60.74        Core17: 56.83        
Core18: 42.23        Core19: 33.92        
Core20: 37.95        Core21: 42.34        
Core22: 38.03        Core23: 30.05        
Core24: 45.63        Core25: 41.57        
Core26: 40.58        Core27: 37.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.13
Socket1: 40.57
DDR read Latency(ns)
Socket0: 190.14
Socket1: 188.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.39        Core1: 43.15        
Core2: 42.56        Core3: 48.60        
Core4: 39.83        Core5: 43.18        
Core6: 51.83        Core7: 49.27        
Core8: 35.70        Core9: 38.45        
Core10: 59.77        Core11: 45.90        
Core12: 35.57        Core13: 50.66        
Core14: 43.46        Core15: 43.50        
Core16: 64.14        Core17: 62.23        
Core18: 42.20        Core19: 35.15        
Core20: 53.97        Core21: 44.82        
Core22: 39.95        Core23: 29.34        
Core24: 46.65        Core25: 43.59        
Core26: 40.89        Core27: 35.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.41
Socket1: 43.21
DDR read Latency(ns)
Socket0: 194.12
Socket1: 194.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.18        Core1: 44.30        
Core2: 43.17        Core3: 49.07        
Core4: 38.91        Core5: 41.49        
Core6: 49.47        Core7: 46.94        
Core8: 35.81        Core9: 39.20        
Core10: 74.30        Core11: 45.51        
Core12: 36.09        Core13: 50.43        
Core14: 42.86        Core15: 43.84        
Core16: 42.19        Core17: 63.81        
Core18: 42.15        Core19: 33.93        
Core20: 53.88        Core21: 43.44        
Core22: 40.47        Core23: 29.07        
Core24: 46.77        Core25: 42.78        
Core26: 40.62        Core27: 36.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.47
Socket1: 42.51
DDR read Latency(ns)
Socket0: 193.84
Socket1: 193.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.76        Core1: 41.30        
Core2: 41.36        Core3: 49.46        
Core4: 39.71        Core5: 44.14        
Core6: 50.55        Core7: 47.03        
Core8: 35.91        Core9: 38.25        
Core10: 80.82        Core11: 45.29        
Core12: 35.40        Core13: 50.03        
Core14: 42.45        Core15: 40.67        
Core16: 67.22        Core17: 65.84        
Core18: 41.58        Core19: 35.13        
Core20: 61.44        Core21: 44.01        
Core22: 39.06        Core23: 33.08        
Core24: 49.44        Core25: 43.71        
Core26: 39.91        Core27: 37.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.92
Socket1: 42.50
DDR read Latency(ns)
Socket0: 190.32
Socket1: 192.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 45.09        
Core2: 42.00        Core3: 49.79        
Core4: 39.49        Core5: 43.62        
Core6: 52.00        Core7: 47.97        
Core8: 35.88        Core9: 39.66        
Core10: 55.04        Core11: 44.68        
Core12: 35.52        Core13: 50.68        
Core14: 42.91        Core15: 43.67        
Core16: 62.81        Core17: 66.35        
Core18: 41.50        Core19: 35.27        
Core20: 55.01        Core21: 43.02        
Core22: 39.30        Core23: 29.85        
Core24: 47.11        Core25: 42.97        
Core26: 40.53        Core27: 37.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.02
Socket1: 43.07
DDR read Latency(ns)
Socket0: 191.37
Socket1: 193.00
