Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 18 10:51:46 2025
| Host         : poppy-36gm0.device.utk.edu running 64-bit Bazzite
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.854        0.000                      0                   40        0.320        0.000                      0                   40        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.854        0.000                      0                   40        0.320        0.000                      0                   40        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.766ns (21.490%)  route 2.798ns (78.510%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     8.641    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439    14.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.524    14.495    count/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.766ns (21.490%)  route 2.798ns (78.510%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     8.641    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439    14.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.524    14.495    count/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.766ns (21.490%)  route 2.798ns (78.510%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     8.641    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439    14.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.524    14.495    count/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.766ns (21.490%)  route 2.798ns (78.510%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     8.641    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439    14.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.524    14.495    count/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.766ns (22.421%)  route 2.650ns (77.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     8.493    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[16]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_R)       -0.524    14.491    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.766ns (22.421%)  route 2.650ns (77.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     8.493    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[17]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_R)       -0.524    14.491    count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.766ns (22.421%)  route 2.650ns (77.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     8.493    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[18]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_R)       -0.524    14.491    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.766ns (22.421%)  route 2.650ns (77.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     8.493    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_R)       -0.524    14.491    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.319%)  route 2.519ns (76.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.531     8.361    count/count[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439    14.780    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[4]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524    14.495    count/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.319%)  route 2.519ns (76.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.555     5.076    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  count/count_reg[8]/Q
                         net (fo=4, routed)           1.397     6.991    count/out[8]
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  count/count[0]_i_3/O
                         net (fo=1, routed)           0.591     7.707    count/count[0]_i_3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.531     8.361    count/count[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439    14.780    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[5]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524    14.495    count/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 f  count/count_reg[0]/Q
                         net (fo=4, routed)           0.175     1.780    count/out[0]
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  count/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.825    count/count[0]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  count/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.895    count/count_reg[0]_i_2_n_7
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.826     1.953    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     1.575    count/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count/count_reg[11]/Q
                         net (fo=4, routed)           0.185     1.788    count/out[11]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    count/count_reg[8]_i_1_n_4
    SLICE_X8Y21          FDRE                                         r  count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.134     1.573    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X8Y22          FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count/count_reg[15]/Q
                         net (fo=4, routed)           0.185     1.788    count/out[15]
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  count/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    count/count_reg[12]_i_1_n_4
    SLICE_X8Y22          FDRE                                         r  count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X8Y22          FDRE                                         r  count/count_reg[15]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.134     1.573    count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.557     1.440    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  count/count_reg[7]/Q
                         net (fo=4, routed)           0.185     1.789    count/out[7]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.898 r  count/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    count/count_reg[4]_i_1_n_4
    SLICE_X8Y20          FDRE                                         r  count/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.134     1.574    count/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.273ns (59.346%)  route 0.187ns (40.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  count/count_reg[3]/Q
                         net (fo=4, routed)           0.187     1.792    count/out[3]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.901 r  count/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.901    count/count_reg[0]_i_2_n_4
    SLICE_X8Y19          FDRE                                         r  count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.826     1.953    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     1.575    count/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.279ns (57.195%)  route 0.209ns (42.805%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count/count_reg[16]/Q
                         net (fo=4, routed)           0.209     1.810    count/out[16]
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  count/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    count/count_reg[16]_i_1_n_7
    SLICE_X8Y23          FDRE                                         r  count/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[16]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.134     1.571    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 f  count/count_reg[0]/Q
                         net (fo=4, routed)           0.175     1.780    count/out[0]
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  count/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.825    count/count[0]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.930 r  count/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.930    count/count_reg[0]_i_2_n_6
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.826     1.953    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     1.575    count/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.273ns (55.019%)  route 0.223ns (44.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  count/count_reg[19]/Q
                         net (fo=4, routed)           0.223     1.824    count/out[19]
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.933 r  count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    count/count_reg[16]_i_1_n_4
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.134     1.571    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.279ns (55.800%)  route 0.221ns (44.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count/count_reg[8]/Q
                         net (fo=4, routed)           0.221     1.824    count/out[8]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.939 r  count/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    count/count_reg[8]_i_1_n_7
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.134     1.573    count/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 count/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.279ns (55.794%)  route 0.221ns (44.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.557     1.440    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  count/count_reg[4]/Q
                         net (fo=4, routed)           0.221     1.825    count/out[4]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.940 r  count/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    count/count_reg[4]_i_1_n_7
    SLICE_X8Y20          FDRE                                         r  count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[4]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.134     1.574    count/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y19    count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21    count/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21    count/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    count/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    count/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    count/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    count/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    count/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    count/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    count/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    count/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    count/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.632ns  (logic 10.312ns (45.564%)  route 12.320ns (54.436%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           3.858     5.313    converter/sw_IBUF[14]
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.437 r  converter/value0_i_25/O
                         net (fo=1, routed)           0.833     6.270    converter/value0_i_25_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.394 r  converter/value0_i_14/O
                         net (fo=1, routed)           0.813     7.207    converter/value0_i_14_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  converter/value0_i_5/O
                         net (fo=1, routed)           0.516     7.848    decode/A[1]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841    11.689 r  decode/value0/P[3]
                         net (fo=2, routed)           1.082    12.771    count/P[3]
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.895 r  count/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.895    compare0/S[1]
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.428 r  compare0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.428    compare0/PWM0_carry_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  compare0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.545    compare0/PWM0_carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           5.218    18.919    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.713    22.632 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.632    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.440ns  (logic 10.323ns (46.004%)  route 12.117ns (53.996%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=8, routed)           3.858     5.313    converter/sw_IBUF[14]
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.437 r  converter/value0_i_25/O
                         net (fo=1, routed)           0.833     6.270    converter/value0_i_25_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.394 r  converter/value0_i_14/O
                         net (fo=1, routed)           0.813     7.207    converter/value0_i_14_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  converter/value0_i_5/O
                         net (fo=1, routed)           0.516     7.848    decode/A[1]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841    11.689 r  decode/value0/P[3]
                         net (fo=2, routed)           1.082    12.771    count/P[3]
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.895 r  count/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.895    compare0/S[1]
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.428 r  compare0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.428    compare0/PWM0_carry_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.545 r  compare0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.545    compare0/PWM0_carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.702 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           5.014    18.716    JA_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.724    22.440 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.440    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.443ns  (logic 2.356ns (43.292%)  route 3.087ns (56.708%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           0.650     0.879    converter/sw_IBUF[1]
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.924 r  converter/value0_i_3/O
                         net (fo=1, routed)           0.240     1.164    decode/A[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      0.609     1.773 r  decode/value0/P[14]
                         net (fo=2, routed)           0.215     1.989    decode/P[14]
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.049     2.038 r  decode/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.038    compare0/PWM0_carry__1_0[3]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.129 r  compare0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.129    compare0/PWM0_carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.174 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           1.981     4.155    JA_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.288     5.443 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.443    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.522ns  (logic 2.345ns (42.471%)  route 3.177ns (57.529%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           0.650     0.879    converter/sw_IBUF[1]
    SLICE_X11Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.924 r  converter/value0_i_3/O
                         net (fo=1, routed)           0.240     1.164    decode/A[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      0.609     1.773 r  decode/value0/P[14]
                         net (fo=2, routed)           0.215     1.989    decode/P[14]
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.049     2.038 r  decode/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.038    compare0/PWM0_carry__1_0[3]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.129 r  compare0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.129    compare0/PWM0_carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.174 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           2.072     4.245    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.277     5.522 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.522    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.088ns  (logic 5.142ns (42.538%)  route 6.946ns (57.462%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[1]/Q
                         net (fo=4, routed)           1.728     7.325    count/out[1]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.449 r  count/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.449    compare0/S[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.962 r  compare0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.962    compare0/PWM0_carry_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  compare0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.079    compare0/PWM0_carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.236 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           5.218    13.453    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.713    17.166 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.166    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.896ns  (logic 5.153ns (43.318%)  route 6.743ns (56.682%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[1]/Q
                         net (fo=4, routed)           1.728     7.325    count/out[1]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.449 r  count/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.449    compare0/S[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.962 r  compare0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.962    compare0/PWM0_carry_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  compare0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.079    compare0/PWM0_carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.236 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           5.014    13.250    JA_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.724    16.974 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.974    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.895ns  (logic 1.589ns (40.801%)  route 2.306ns (59.199%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 f  count/count_reg[19]/Q
                         net (fo=4, routed)           0.324     1.925    decode/out[19]
    SLICE_X12Y24         LUT4 (Prop_lut4_I1_O)        0.043     1.968 r  decode/PWM0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.968    compare0/JA[0][1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.062 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           1.981     4.044    JA_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.288     5.332 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.332    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 1.578ns (39.711%)  route 2.396ns (60.289%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 f  count/count_reg[19]/Q
                         net (fo=4, routed)           0.324     1.925    decode/out[19]
    SLICE_X12Y24         LUT4 (Prop_lut4_I1_O)        0.043     1.968 r  decode/PWM0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.968    compare0/JA[0][1]
    SLICE_X12Y24         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.062 r  compare0/PWM0_carry__1/CO[1]
                         net (fo=2, routed)           2.072     4.134    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.277     5.411 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.411    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.565ns (35.419%)  route 2.854ns (64.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     4.419    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439     4.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.565ns (35.419%)  route 2.854ns (64.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     4.419    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439     4.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.565ns (35.419%)  route 2.854ns (64.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     4.419    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439     4.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.565ns (35.419%)  route 2.854ns (64.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.810     4.419    count/count[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.439     4.780    count/clk
    SLICE_X8Y19          FDRE                                         r  count/count_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 1.565ns (36.646%)  route 2.706ns (63.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     4.271    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435     4.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[16]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 1.565ns (36.646%)  route 2.706ns (63.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     4.271    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435     4.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 1.565ns (36.646%)  route 2.706ns (63.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     4.271    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435     4.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[18]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 1.565ns (36.646%)  route 2.706ns (63.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.662     4.271    count/count[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435     4.776    count/clk
    SLICE_X8Y23          FDRE                                         r  count/count_reg[19]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.565ns (37.740%)  route 2.582ns (62.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.538     4.148    count/count[0]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.438     4.779    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.565ns (37.740%)  route 2.582ns (62.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.485    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.609 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.538     4.148    count/count[0]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.438     4.779    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.255ns (19.673%)  route 1.039ns (80.327%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.201     1.294    count/count[0]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.255ns (19.673%)  route 1.039ns (80.327%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.201     1.294    count/count[0]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.255ns (19.673%)  route 1.039ns (80.327%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.201     1.294    count/count[0]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.255ns (19.673%)  route 1.039ns (80.327%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.201     1.294    count/count[0]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  count/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X8Y21          FDRE                                         r  count/count_reg[9]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.255ns (19.583%)  route 1.045ns (80.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.207     1.300    count/count[0]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X8Y22          FDRE                                         r  count/count_reg[12]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.255ns (19.583%)  route 1.045ns (80.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.207     1.300    count/count[0]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X8Y22          FDRE                                         r  count/count_reg[13]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.255ns (19.583%)  route 1.045ns (80.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.207     1.300    count/count[0]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  count/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X8Y22          FDRE                                         r  count/count_reg[14]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.255ns (19.583%)  route 1.045ns (80.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.207     1.300    count/count[0]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  count/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X8Y22          FDRE                                         r  count/count_reg[15]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.255ns (19.548%)  route 1.048ns (80.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.210     1.302    count/count[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.255ns (19.548%)  route 1.048ns (80.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.047    count/clr_IBUF
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.210     1.302    count/count[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.825     1.952    count/clk
    SLICE_X8Y20          FDRE                                         r  count/count_reg[5]/C





