// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=287,HLS_SYN_TPT=none,HLS_SYN_MEM=37,HLS_SYN_DSP=40,HLS_SYN_FF=25510,HLS_SYN_LUT=17973,HLS_VERSION=2019_2_1}" *)

module resonator_dds (
        ap_clk,
        ap_rst_n,
        res_in_TDATA,
        res_in_TVALID,
        res_in_TREADY,
        res_in_TLAST,
        res_out_TDATA,
        res_out_TVALID,
        res_out_TREADY,
        res_out_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        res_out_ap_lwr
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 14;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [255:0] res_in_TDATA;
input   res_in_TVALID;
output   res_in_TREADY;
input  [0:0] res_in_TLAST;
output  [255:0] res_out_TDATA;
output   res_out_TVALID;
input   res_out_TREADY;
output  [0:0] res_out_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   res_out_ap_lwr;

reg res_in_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [0:0] icmp_ln119_fu_214_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    grp_fetch_tones_fu_194_res_in_TDATA_blk_n;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
wire    ap_block_state30_pp0_stage0_iter27;
wire    ap_block_state31_pp0_stage0_iter28;
wire    ap_block_state32_pp0_stage0_iter29;
wire    ap_block_state33_pp0_stage0_iter30;
wire    grp_downconvert_fu_127_res_out_TDATA_blk_n;
reg    ap_block_state34_pp0_stage0_iter31;
reg    ap_enable_reg_pp0_iter31;
wire    regslice_both_res_out_data_iq_U_apdone_blk;
reg    ap_block_state6_pp0_stage0_iter32;
reg    ap_enable_reg_pp0_iter32;
reg    ap_block_pp0_stage0_11001;
wire   [127:0] toneinc_V_q0;
wire   [127:0] phase0_V_q0;
reg    res_in_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    res_out_TDATA_blk_n;
reg   [7:0] val_assign1_reg_80;
reg   [7:0] val_assign1_reg_80_pp0_iter1_reg;
reg   [7:0] val_assign1_reg_80_pp0_iter2_reg;
wire   [7:0] group_fu_208_p2;
reg   [7:0] group_reg_450;
reg   [0:0] icmp_ln119_reg_455;
reg   [0:0] icmp_ln119_reg_455_pp0_iter1_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter2_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter3_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter4_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter5_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter6_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter7_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter8_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter9_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter10_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter11_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter12_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter13_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter14_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter15_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter16_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter17_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter18_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter19_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter20_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter21_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter22_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter23_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter24_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter25_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter26_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter27_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter28_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter29_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter30_reg;
reg   [0:0] icmp_ln119_reg_455_pp0_iter31_reg;
reg   [0:0] resdat_last_V_reg_459;
reg   [0:0] resdat_last_V_reg_459_pp0_iter3_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter4_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter5_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter6_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter7_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter8_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter9_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter10_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter11_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter12_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter13_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter14_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter15_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter16_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter17_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter18_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter19_reg;
reg   [0:0] resdat_last_V_reg_459_pp0_iter20_reg;
reg   [15:0] tones_0_inc_V_reg_464;
reg   [15:0] tones_1_inc_V_reg_469;
reg   [15:0] tones_2_inc_V_reg_474;
reg   [15:0] tones_3_inc_V_reg_479;
reg   [15:0] tones_4_inc_V_reg_484;
reg   [15:0] tones_5_inc_V_reg_489;
reg   [15:0] tones_6_inc_V_reg_494;
reg   [15:0] tones_7_inc_V_reg_499;
reg   [15:0] tones_0_phase_V_reg_504;
reg   [15:0] tones_1_phase_V_reg_509;
reg   [15:0] tones_2_phase_V_reg_514;
reg   [15:0] tones_3_phase_V_reg_519;
reg   [15:0] tones_4_phase_V_reg_524;
reg   [15:0] tones_5_phase_V_reg_529;
reg   [15:0] tones_6_phase_V_reg_534;
reg   [15:0] tones_7_phase_V_reg_539;
reg   [15:0] resdat_data_iq_0_i_s_reg_544;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_0_i_s_reg_544_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_1_i_s_reg_549_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_2_i_s_reg_554_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_3_i_s_reg_559_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_4_i_s_reg_564_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_5_i_s_reg_569_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_6_i_s_reg_574_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_7_i_s_reg_579_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_0_q_s_reg_584_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_1_q_s_reg_589_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_2_q_s_reg_594_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_3_q_s_reg_599_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_4_q_s_reg_604_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_5_q_s_reg_609_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_6_q_s_reg_614_pp0_iter20_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter3_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter4_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter5_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter6_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter7_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter8_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter9_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter10_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter11_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter12_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter13_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter14_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter15_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter16_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter17_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter18_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter19_reg;
reg   [15:0] resdat_data_iq_7_q_s_reg_619_pp0_iter20_reg;
reg   [21:0] phases_0_V_reg_624;
reg   [21:0] phases_1_V_reg_629;
reg   [21:0] phases_2_V_reg_634;
reg   [21:0] phases_3_V_reg_639;
reg   [21:0] phases_4_V_reg_644;
reg   [21:0] phases_5_V_reg_649;
reg   [21:0] phases_6_V_reg_654;
reg   [21:0] phases_7_V_reg_659;
reg   [15:0] sincosines_0_i_V_reg_664;
reg   [15:0] sincosines_1_i_V_reg_669;
reg   [15:0] sincosines_2_i_V_reg_674;
reg   [15:0] sincosines_3_i_V_reg_679;
reg   [15:0] sincosines_4_i_V_reg_684;
reg   [15:0] sincosines_5_i_V_reg_689;
reg   [15:0] sincosines_6_i_V_reg_694;
reg   [15:0] sincosines_7_i_V_reg_699;
reg   [15:0] sincosines_0_q_V_reg_704;
reg   [15:0] sincosines_1_q_V_reg_709;
reg   [15:0] sincosines_2_q_V_reg_714;
reg   [15:0] sincosines_3_q_V_reg_719;
reg   [15:0] sincosines_4_q_V_reg_724;
reg   [15:0] sincosines_5_q_V_reg_729;
reg   [15:0] sincosines_6_q_V_reg_734;
reg   [15:0] sincosines_7_q_V_reg_739;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
wire    grp_aphase_to_sincos_fu_111_ap_start;
wire    grp_aphase_to_sincos_fu_111_ap_done;
wire    grp_aphase_to_sincos_fu_111_ap_idle;
wire    grp_aphase_to_sincos_fu_111_ap_ready;
reg    grp_aphase_to_sincos_fu_111_ap_ce;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_0;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_1;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_2;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_3;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_4;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_5;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_6;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_7;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_8;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_9;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_10;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_11;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_12;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_13;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_14;
wire   [15:0] grp_aphase_to_sincos_fu_111_ap_return_15;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call45;
reg    ap_block_state3_pp0_stage0_iter1_ignore_call45;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call45;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call45;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call45;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call45;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call45;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call45;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call45;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call45;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call45;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call45;
wire    ap_block_state15_pp0_stage0_iter12_ignore_call45;
wire    ap_block_state16_pp0_stage0_iter13_ignore_call45;
wire    ap_block_state17_pp0_stage0_iter14_ignore_call45;
wire    ap_block_state18_pp0_stage0_iter15_ignore_call45;
wire    ap_block_state19_pp0_stage0_iter16_ignore_call45;
wire    ap_block_state20_pp0_stage0_iter17_ignore_call45;
wire    ap_block_state21_pp0_stage0_iter18_ignore_call45;
wire    ap_block_state22_pp0_stage0_iter19_ignore_call45;
wire    ap_block_state23_pp0_stage0_iter20_ignore_call45;
wire    ap_block_state24_pp0_stage0_iter21_ignore_call45;
wire    ap_block_state25_pp0_stage0_iter22_ignore_call45;
wire    ap_block_state26_pp0_stage0_iter23_ignore_call45;
wire    ap_block_state27_pp0_stage0_iter24_ignore_call45;
wire    ap_block_state28_pp0_stage0_iter25_ignore_call45;
wire    ap_block_state29_pp0_stage0_iter26_ignore_call45;
wire    ap_block_state30_pp0_stage0_iter27_ignore_call45;
wire    ap_block_state31_pp0_stage0_iter28_ignore_call45;
wire    ap_block_state32_pp0_stage0_iter29_ignore_call45;
wire    ap_block_state33_pp0_stage0_iter30_ignore_call45;
reg    ap_block_state34_pp0_stage0_iter31_ignore_call45;
reg    ap_block_state6_pp0_stage0_iter32_ignore_call45;
reg    ap_block_pp0_stage0_11001_ignoreCallOp110;
wire    grp_downconvert_fu_127_ap_start;
wire    grp_downconvert_fu_127_ap_done;
wire    grp_downconvert_fu_127_ap_idle;
wire    grp_downconvert_fu_127_ap_ready;
wire    grp_downconvert_fu_127_res_out_TREADY;
reg    grp_downconvert_fu_127_ap_ce;
wire   [255:0] grp_downconvert_fu_127_res_out_TDATA;
wire    grp_downconvert_fu_127_res_out_TVALID;
wire   [0:0] grp_downconvert_fu_127_res_out_TLAST;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call62;
reg    ap_block_state3_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call62;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call62;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call62;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call62;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call62;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call62;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call62;
wire    ap_block_state15_pp0_stage0_iter12_ignore_call62;
wire    ap_block_state16_pp0_stage0_iter13_ignore_call62;
wire    ap_block_state17_pp0_stage0_iter14_ignore_call62;
wire    ap_block_state18_pp0_stage0_iter15_ignore_call62;
wire    ap_block_state19_pp0_stage0_iter16_ignore_call62;
wire    ap_block_state20_pp0_stage0_iter17_ignore_call62;
wire    ap_block_state21_pp0_stage0_iter18_ignore_call62;
wire    ap_block_state22_pp0_stage0_iter19_ignore_call62;
wire    ap_block_state23_pp0_stage0_iter20_ignore_call62;
wire    ap_block_state24_pp0_stage0_iter21_ignore_call62;
wire    ap_block_state25_pp0_stage0_iter22_ignore_call62;
wire    ap_block_state26_pp0_stage0_iter23_ignore_call62;
wire    ap_block_state27_pp0_stage0_iter24_ignore_call62;
wire    ap_block_state28_pp0_stage0_iter25_ignore_call62;
wire    ap_block_state29_pp0_stage0_iter26_ignore_call62;
wire    ap_block_state30_pp0_stage0_iter27_ignore_call62;
wire    ap_block_state31_pp0_stage0_iter28_ignore_call62;
wire    ap_block_state32_pp0_stage0_iter29_ignore_call62;
wire    ap_block_state33_pp0_stage0_iter30_ignore_call62;
wire    ap_block_state34_pp0_stage0_iter31_ignore_call62;
reg    ap_block_state6_pp0_stage0_iter32_ignore_call62;
reg    ap_block_pp0_stage0_11001_ignoreCallOp140;
wire    grp_increment_phases_fu_168_ap_start;
wire    grp_increment_phases_fu_168_ap_done;
wire    grp_increment_phases_fu_168_ap_idle;
wire    grp_increment_phases_fu_168_ap_ready;
reg    grp_increment_phases_fu_168_ap_ce;
wire   [21:0] grp_increment_phases_fu_168_ap_return_0;
wire   [21:0] grp_increment_phases_fu_168_ap_return_1;
wire   [21:0] grp_increment_phases_fu_168_ap_return_2;
wire   [21:0] grp_increment_phases_fu_168_ap_return_3;
wire   [21:0] grp_increment_phases_fu_168_ap_return_4;
wire   [21:0] grp_increment_phases_fu_168_ap_return_5;
wire   [21:0] grp_increment_phases_fu_168_ap_return_6;
wire   [21:0] grp_increment_phases_fu_168_ap_return_7;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call36;
reg    ap_block_state3_pp0_stage0_iter1_ignore_call36;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call36;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call36;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call36;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call36;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call36;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call36;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call36;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call36;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call36;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call36;
wire    ap_block_state15_pp0_stage0_iter12_ignore_call36;
wire    ap_block_state16_pp0_stage0_iter13_ignore_call36;
wire    ap_block_state17_pp0_stage0_iter14_ignore_call36;
wire    ap_block_state18_pp0_stage0_iter15_ignore_call36;
wire    ap_block_state19_pp0_stage0_iter16_ignore_call36;
wire    ap_block_state20_pp0_stage0_iter17_ignore_call36;
wire    ap_block_state21_pp0_stage0_iter18_ignore_call36;
wire    ap_block_state22_pp0_stage0_iter19_ignore_call36;
wire    ap_block_state23_pp0_stage0_iter20_ignore_call36;
wire    ap_block_state24_pp0_stage0_iter21_ignore_call36;
wire    ap_block_state25_pp0_stage0_iter22_ignore_call36;
wire    ap_block_state26_pp0_stage0_iter23_ignore_call36;
wire    ap_block_state27_pp0_stage0_iter24_ignore_call36;
wire    ap_block_state28_pp0_stage0_iter25_ignore_call36;
wire    ap_block_state29_pp0_stage0_iter26_ignore_call36;
wire    ap_block_state30_pp0_stage0_iter27_ignore_call36;
wire    ap_block_state31_pp0_stage0_iter28_ignore_call36;
wire    ap_block_state32_pp0_stage0_iter29_ignore_call36;
wire    ap_block_state33_pp0_stage0_iter30_ignore_call36;
reg    ap_block_state34_pp0_stage0_iter31_ignore_call36;
reg    ap_block_state6_pp0_stage0_iter32_ignore_call36;
reg    ap_block_pp0_stage0_11001_ignoreCallOp82;
wire    grp_fetch_tones_fu_194_ap_start;
wire    grp_fetch_tones_fu_194_ap_done;
wire    grp_fetch_tones_fu_194_ap_idle;
wire    grp_fetch_tones_fu_194_ap_ready;
reg    grp_fetch_tones_fu_194_ap_ce;
wire    grp_fetch_tones_fu_194_res_in_TREADY;
wire   [7:0] grp_fetch_tones_fu_194_toneinc_V_address0;
wire    grp_fetch_tones_fu_194_toneinc_V_ce0;
wire   [7:0] grp_fetch_tones_fu_194_phase0_V_address0;
wire    grp_fetch_tones_fu_194_phase0_V_ce0;
wire   [0:0] grp_fetch_tones_fu_194_ap_return_0;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_1;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_2;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_3;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_4;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_5;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_6;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_7;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_8;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_9;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_10;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_11;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_12;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_13;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_14;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_15;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_16;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_17;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_18;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_19;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_20;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_21;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_22;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_23;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_24;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_25;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_26;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_27;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_28;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_29;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_30;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_31;
wire   [15:0] grp_fetch_tones_fu_194_ap_return_32;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call2;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call2;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call2;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call2;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call2;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call2;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call2;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call2;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call2;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call2;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call2;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call2;
wire    ap_block_state15_pp0_stage0_iter12_ignore_call2;
wire    ap_block_state16_pp0_stage0_iter13_ignore_call2;
wire    ap_block_state17_pp0_stage0_iter14_ignore_call2;
wire    ap_block_state18_pp0_stage0_iter15_ignore_call2;
wire    ap_block_state19_pp0_stage0_iter16_ignore_call2;
wire    ap_block_state20_pp0_stage0_iter17_ignore_call2;
wire    ap_block_state21_pp0_stage0_iter18_ignore_call2;
wire    ap_block_state22_pp0_stage0_iter19_ignore_call2;
wire    ap_block_state23_pp0_stage0_iter20_ignore_call2;
wire    ap_block_state24_pp0_stage0_iter21_ignore_call2;
wire    ap_block_state25_pp0_stage0_iter22_ignore_call2;
wire    ap_block_state26_pp0_stage0_iter23_ignore_call2;
wire    ap_block_state27_pp0_stage0_iter24_ignore_call2;
wire    ap_block_state28_pp0_stage0_iter25_ignore_call2;
wire    ap_block_state29_pp0_stage0_iter26_ignore_call2;
wire    ap_block_state30_pp0_stage0_iter27_ignore_call2;
wire    ap_block_state31_pp0_stage0_iter28_ignore_call2;
wire    ap_block_state32_pp0_stage0_iter29_ignore_call2;
wire    ap_block_state33_pp0_stage0_iter30_ignore_call2;
reg    ap_block_state34_pp0_stage0_iter31_ignore_call2;
reg    ap_block_state6_pp0_stage0_iter32_ignore_call2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
reg   [7:0] ap_phi_mux_val_assign1_phi_fu_84_p6;
reg    grp_aphase_to_sincos_fu_111_ap_start_reg;
reg    grp_downconvert_fu_127_ap_start_reg;
reg    grp_increment_phases_fu_168_ap_start_reg;
reg    grp_fetch_tones_fu_194_ap_start_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to31;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_res_in_data_iq_U_apdone_blk;
wire   [255:0] res_in_TDATA_int;
wire    res_in_TVALID_int;
reg    res_in_TREADY_int;
wire    regslice_both_res_in_data_iq_U_ack_in;
wire    regslice_both_res_in_last_V_U_apdone_blk;
wire   [0:0] res_in_TLAST_int;
wire    regslice_both_res_in_last_V_U_vld_out;
wire    regslice_both_res_in_last_V_U_ack_in;
wire    res_out_TREADY_int;
wire    regslice_both_res_out_data_iq_U_vld_out;
wire    regslice_both_res_out_last_V_U_apdone_blk;
wire    regslice_both_res_out_last_V_U_ack_in_dummy;
wire    regslice_both_res_out_last_V_U_vld_out;
reg    ap_condition_114;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 grp_aphase_to_sincos_fu_111_ap_start_reg = 1'b0;
#0 grp_downconvert_fu_127_ap_start_reg = 1'b0;
#0 grp_increment_phases_fu_168_ap_start_reg = 1'b0;
#0 grp_fetch_tones_fu_194_ap_start_reg = 1'b0;
end

resonator_dds_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
resonator_dds_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .toneinc_V_address0(grp_fetch_tones_fu_194_toneinc_V_address0),
    .toneinc_V_ce0(grp_fetch_tones_fu_194_toneinc_V_ce0),
    .toneinc_V_q0(toneinc_V_q0),
    .phase0_V_address0(grp_fetch_tones_fu_194_phase0_V_address0),
    .phase0_V_ce0(grp_fetch_tones_fu_194_phase0_V_ce0),
    .phase0_V_q0(phase0_V_q0)
);

aphase_to_sincos grp_aphase_to_sincos_fu_111(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_aphase_to_sincos_fu_111_ap_start),
    .ap_done(grp_aphase_to_sincos_fu_111_ap_done),
    .ap_idle(grp_aphase_to_sincos_fu_111_ap_idle),
    .ap_ready(grp_aphase_to_sincos_fu_111_ap_ready),
    .ap_ce(grp_aphase_to_sincos_fu_111_ap_ce),
    .phases_0_V_read(phases_0_V_reg_624),
    .phases_1_V_read(phases_1_V_reg_629),
    .phases_2_V_read(phases_2_V_reg_634),
    .phases_3_V_read(phases_3_V_reg_639),
    .phases_4_V_read(phases_4_V_reg_644),
    .phases_5_V_read(phases_5_V_reg_649),
    .phases_6_V_read(phases_6_V_reg_654),
    .phases_7_V_read(phases_7_V_reg_659),
    .ap_return_0(grp_aphase_to_sincos_fu_111_ap_return_0),
    .ap_return_1(grp_aphase_to_sincos_fu_111_ap_return_1),
    .ap_return_2(grp_aphase_to_sincos_fu_111_ap_return_2),
    .ap_return_3(grp_aphase_to_sincos_fu_111_ap_return_3),
    .ap_return_4(grp_aphase_to_sincos_fu_111_ap_return_4),
    .ap_return_5(grp_aphase_to_sincos_fu_111_ap_return_5),
    .ap_return_6(grp_aphase_to_sincos_fu_111_ap_return_6),
    .ap_return_7(grp_aphase_to_sincos_fu_111_ap_return_7),
    .ap_return_8(grp_aphase_to_sincos_fu_111_ap_return_8),
    .ap_return_9(grp_aphase_to_sincos_fu_111_ap_return_9),
    .ap_return_10(grp_aphase_to_sincos_fu_111_ap_return_10),
    .ap_return_11(grp_aphase_to_sincos_fu_111_ap_return_11),
    .ap_return_12(grp_aphase_to_sincos_fu_111_ap_return_12),
    .ap_return_13(grp_aphase_to_sincos_fu_111_ap_return_13),
    .ap_return_14(grp_aphase_to_sincos_fu_111_ap_return_14),
    .ap_return_15(grp_aphase_to_sincos_fu_111_ap_return_15)
);

downconvert grp_downconvert_fu_127(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_downconvert_fu_127_ap_start),
    .ap_done(grp_downconvert_fu_127_ap_done),
    .ap_idle(grp_downconvert_fu_127_ap_idle),
    .ap_ready(grp_downconvert_fu_127_ap_ready),
    .res_out_TREADY(grp_downconvert_fu_127_res_out_TREADY),
    .ap_ce(grp_downconvert_fu_127_ap_ce),
    .p_read(resdat_data_iq_0_i_s_reg_544_pp0_iter20_reg),
    .p_read1(resdat_data_iq_1_i_s_reg_549_pp0_iter20_reg),
    .p_read2(resdat_data_iq_2_i_s_reg_554_pp0_iter20_reg),
    .p_read3(resdat_data_iq_3_i_s_reg_559_pp0_iter20_reg),
    .p_read4(resdat_data_iq_4_i_s_reg_564_pp0_iter20_reg),
    .p_read5(resdat_data_iq_5_i_s_reg_569_pp0_iter20_reg),
    .p_read6(resdat_data_iq_6_i_s_reg_574_pp0_iter20_reg),
    .p_read7(resdat_data_iq_7_i_s_reg_579_pp0_iter20_reg),
    .p_read8(resdat_data_iq_0_q_s_reg_584_pp0_iter20_reg),
    .p_read9(resdat_data_iq_1_q_s_reg_589_pp0_iter20_reg),
    .p_read10(resdat_data_iq_2_q_s_reg_594_pp0_iter20_reg),
    .p_read11(resdat_data_iq_3_q_s_reg_599_pp0_iter20_reg),
    .p_read12(resdat_data_iq_4_q_s_reg_604_pp0_iter20_reg),
    .p_read13(resdat_data_iq_5_q_s_reg_609_pp0_iter20_reg),
    .p_read14(resdat_data_iq_6_q_s_reg_614_pp0_iter20_reg),
    .p_read15(resdat_data_iq_7_q_s_reg_619_pp0_iter20_reg),
    .resdat_last_V(resdat_last_V_reg_459_pp0_iter20_reg),
    .sincosines_0_i_V_re(sincosines_0_i_V_reg_664),
    .sincosines_1_i_V_re(sincosines_1_i_V_reg_669),
    .sincosines_2_i_V_re(sincosines_2_i_V_reg_674),
    .sincosines_3_i_V_re(sincosines_3_i_V_reg_679),
    .sincosines_4_i_V_re(sincosines_4_i_V_reg_684),
    .sincosines_5_i_V_re(sincosines_5_i_V_reg_689),
    .sincosines_6_i_V_re(sincosines_6_i_V_reg_694),
    .sincosines_7_i_V_re(sincosines_7_i_V_reg_699),
    .sincosines_0_q_V_re(sincosines_0_q_V_reg_704),
    .sincosines_1_q_V_re(sincosines_1_q_V_reg_709),
    .sincosines_2_q_V_re(sincosines_2_q_V_reg_714),
    .sincosines_3_q_V_re(sincosines_3_q_V_reg_719),
    .sincosines_4_q_V_re(sincosines_4_q_V_reg_724),
    .sincosines_5_q_V_re(sincosines_5_q_V_reg_729),
    .sincosines_6_q_V_re(sincosines_6_q_V_reg_734),
    .sincosines_7_q_V_re(sincosines_7_q_V_reg_739),
    .res_out_TDATA(grp_downconvert_fu_127_res_out_TDATA),
    .res_out_TVALID(grp_downconvert_fu_127_res_out_TVALID),
    .res_out_TLAST(grp_downconvert_fu_127_res_out_TLAST),
    .res_out_TDATA_blk_n(grp_downconvert_fu_127_res_out_TDATA_blk_n)
);

increment_phases grp_increment_phases_fu_168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_increment_phases_fu_168_ap_start),
    .ap_done(grp_increment_phases_fu_168_ap_done),
    .ap_idle(grp_increment_phases_fu_168_ap_idle),
    .ap_ready(grp_increment_phases_fu_168_ap_ready),
    .ap_ce(grp_increment_phases_fu_168_ap_ce),
    .group_V(val_assign1_reg_80_pp0_iter2_reg),
    .tones_0_inc_V_read(tones_0_inc_V_reg_464),
    .tones_1_inc_V_read(tones_1_inc_V_reg_469),
    .tones_2_inc_V_read(tones_2_inc_V_reg_474),
    .tones_3_inc_V_read(tones_3_inc_V_reg_479),
    .tones_4_inc_V_read(tones_4_inc_V_reg_484),
    .tones_5_inc_V_read(tones_5_inc_V_reg_489),
    .tones_6_inc_V_read(tones_6_inc_V_reg_494),
    .tones_7_inc_V_read(tones_7_inc_V_reg_499),
    .tones_0_phase_V_rea(tones_0_phase_V_reg_504),
    .tones_1_phase_V_rea(tones_1_phase_V_reg_509),
    .tones_2_phase_V_rea(tones_2_phase_V_reg_514),
    .tones_3_phase_V_rea(tones_3_phase_V_reg_519),
    .tones_4_phase_V_rea(tones_4_phase_V_reg_524),
    .tones_5_phase_V_rea(tones_5_phase_V_reg_529),
    .tones_6_phase_V_rea(tones_6_phase_V_reg_534),
    .tones_7_phase_V_rea(tones_7_phase_V_reg_539),
    .ap_return_0(grp_increment_phases_fu_168_ap_return_0),
    .ap_return_1(grp_increment_phases_fu_168_ap_return_1),
    .ap_return_2(grp_increment_phases_fu_168_ap_return_2),
    .ap_return_3(grp_increment_phases_fu_168_ap_return_3),
    .ap_return_4(grp_increment_phases_fu_168_ap_return_4),
    .ap_return_5(grp_increment_phases_fu_168_ap_return_5),
    .ap_return_6(grp_increment_phases_fu_168_ap_return_6),
    .ap_return_7(grp_increment_phases_fu_168_ap_return_7)
);

fetch_tones grp_fetch_tones_fu_194(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fetch_tones_fu_194_ap_start),
    .ap_done(grp_fetch_tones_fu_194_ap_done),
    .ap_idle(grp_fetch_tones_fu_194_ap_idle),
    .ap_ready(grp_fetch_tones_fu_194_ap_ready),
    .res_in_TVALID(res_in_TVALID_int),
    .ap_ce(grp_fetch_tones_fu_194_ap_ce),
    .res_in_TDATA(res_in_TDATA_int),
    .res_in_TREADY(grp_fetch_tones_fu_194_res_in_TREADY),
    .res_in_TLAST(res_in_TLAST_int),
    .toneinc_V_address0(grp_fetch_tones_fu_194_toneinc_V_address0),
    .toneinc_V_ce0(grp_fetch_tones_fu_194_toneinc_V_ce0),
    .toneinc_V_q0(toneinc_V_q0),
    .phase0_V_address0(grp_fetch_tones_fu_194_phase0_V_address0),
    .phase0_V_ce0(grp_fetch_tones_fu_194_phase0_V_ce0),
    .phase0_V_q0(phase0_V_q0),
    .group_V(val_assign1_reg_80),
    .ap_return_0(grp_fetch_tones_fu_194_ap_return_0),
    .ap_return_1(grp_fetch_tones_fu_194_ap_return_1),
    .ap_return_2(grp_fetch_tones_fu_194_ap_return_2),
    .ap_return_3(grp_fetch_tones_fu_194_ap_return_3),
    .ap_return_4(grp_fetch_tones_fu_194_ap_return_4),
    .ap_return_5(grp_fetch_tones_fu_194_ap_return_5),
    .ap_return_6(grp_fetch_tones_fu_194_ap_return_6),
    .ap_return_7(grp_fetch_tones_fu_194_ap_return_7),
    .ap_return_8(grp_fetch_tones_fu_194_ap_return_8),
    .ap_return_9(grp_fetch_tones_fu_194_ap_return_9),
    .ap_return_10(grp_fetch_tones_fu_194_ap_return_10),
    .ap_return_11(grp_fetch_tones_fu_194_ap_return_11),
    .ap_return_12(grp_fetch_tones_fu_194_ap_return_12),
    .ap_return_13(grp_fetch_tones_fu_194_ap_return_13),
    .ap_return_14(grp_fetch_tones_fu_194_ap_return_14),
    .ap_return_15(grp_fetch_tones_fu_194_ap_return_15),
    .ap_return_16(grp_fetch_tones_fu_194_ap_return_16),
    .ap_return_17(grp_fetch_tones_fu_194_ap_return_17),
    .ap_return_18(grp_fetch_tones_fu_194_ap_return_18),
    .ap_return_19(grp_fetch_tones_fu_194_ap_return_19),
    .ap_return_20(grp_fetch_tones_fu_194_ap_return_20),
    .ap_return_21(grp_fetch_tones_fu_194_ap_return_21),
    .ap_return_22(grp_fetch_tones_fu_194_ap_return_22),
    .ap_return_23(grp_fetch_tones_fu_194_ap_return_23),
    .ap_return_24(grp_fetch_tones_fu_194_ap_return_24),
    .ap_return_25(grp_fetch_tones_fu_194_ap_return_25),
    .ap_return_26(grp_fetch_tones_fu_194_ap_return_26),
    .ap_return_27(grp_fetch_tones_fu_194_ap_return_27),
    .ap_return_28(grp_fetch_tones_fu_194_ap_return_28),
    .ap_return_29(grp_fetch_tones_fu_194_ap_return_29),
    .ap_return_30(grp_fetch_tones_fu_194_ap_return_30),
    .ap_return_31(grp_fetch_tones_fu_194_ap_return_31),
    .ap_return_32(grp_fetch_tones_fu_194_ap_return_32),
    .res_in_TDATA_blk_n(grp_fetch_tones_fu_194_res_in_TDATA_blk_n)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_res_in_data_iq_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TDATA),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_both_res_in_data_iq_U_ack_in),
    .data_out(res_in_TDATA_int),
    .vld_out(res_in_TVALID_int),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_both_res_in_data_iq_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_res_in_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TLAST),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_both_res_in_last_V_U_ack_in),
    .data_out(res_in_TLAST_int),
    .vld_out(regslice_both_res_in_last_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_both_res_in_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_res_out_data_iq_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_downconvert_fu_127_res_out_TDATA),
    .vld_in(grp_downconvert_fu_127_res_out_TVALID),
    .ack_in(res_out_TREADY_int),
    .data_out(res_out_TDATA),
    .vld_out(regslice_both_res_out_data_iq_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_data_iq_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_res_out_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_downconvert_fu_127_res_out_TLAST),
    .vld_in(grp_downconvert_fu_127_res_out_TVALID),
    .ack_in(regslice_both_res_out_last_V_U_ack_in_dummy),
    .data_out(res_out_TLAST),
    .vld_out(regslice_both_res_out_last_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter32 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_aphase_to_sincos_fu_111_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            grp_aphase_to_sincos_fu_111_ap_start_reg <= 1'b1;
        end else if ((grp_aphase_to_sincos_fu_111_ap_ready == 1'b1)) begin
            grp_aphase_to_sincos_fu_111_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_downconvert_fu_127_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            grp_downconvert_fu_127_ap_start_reg <= 1'b1;
        end else if ((grp_downconvert_fu_127_ap_ready == 1'b1)) begin
            grp_downconvert_fu_127_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fetch_tones_fu_194_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fetch_tones_fu_194_ap_start_reg <= 1'b1;
        end else if ((grp_fetch_tones_fu_194_ap_ready == 1'b1)) begin
            grp_fetch_tones_fu_194_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_increment_phases_fu_168_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_increment_phases_fu_168_ap_start_reg <= 1'b1;
        end else if ((grp_increment_phases_fu_168_ap_ready == 1'b1)) begin
            grp_increment_phases_fu_168_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln119_reg_455 == 1'd0))) begin
        val_assign1_reg_80 <= group_reg_450;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln119_reg_455 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        val_assign1_reg_80 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        group_reg_450 <= group_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln119_reg_455 <= icmp_ln119_fu_214_p2;
        icmp_ln119_reg_455_pp0_iter1_reg <= icmp_ln119_reg_455;
        val_assign1_reg_80_pp0_iter1_reg <= val_assign1_reg_80;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln119_reg_455_pp0_iter10_reg <= icmp_ln119_reg_455_pp0_iter9_reg;
        icmp_ln119_reg_455_pp0_iter11_reg <= icmp_ln119_reg_455_pp0_iter10_reg;
        icmp_ln119_reg_455_pp0_iter12_reg <= icmp_ln119_reg_455_pp0_iter11_reg;
        icmp_ln119_reg_455_pp0_iter13_reg <= icmp_ln119_reg_455_pp0_iter12_reg;
        icmp_ln119_reg_455_pp0_iter14_reg <= icmp_ln119_reg_455_pp0_iter13_reg;
        icmp_ln119_reg_455_pp0_iter15_reg <= icmp_ln119_reg_455_pp0_iter14_reg;
        icmp_ln119_reg_455_pp0_iter16_reg <= icmp_ln119_reg_455_pp0_iter15_reg;
        icmp_ln119_reg_455_pp0_iter17_reg <= icmp_ln119_reg_455_pp0_iter16_reg;
        icmp_ln119_reg_455_pp0_iter18_reg <= icmp_ln119_reg_455_pp0_iter17_reg;
        icmp_ln119_reg_455_pp0_iter19_reg <= icmp_ln119_reg_455_pp0_iter18_reg;
        icmp_ln119_reg_455_pp0_iter20_reg <= icmp_ln119_reg_455_pp0_iter19_reg;
        icmp_ln119_reg_455_pp0_iter21_reg <= icmp_ln119_reg_455_pp0_iter20_reg;
        icmp_ln119_reg_455_pp0_iter22_reg <= icmp_ln119_reg_455_pp0_iter21_reg;
        icmp_ln119_reg_455_pp0_iter23_reg <= icmp_ln119_reg_455_pp0_iter22_reg;
        icmp_ln119_reg_455_pp0_iter24_reg <= icmp_ln119_reg_455_pp0_iter23_reg;
        icmp_ln119_reg_455_pp0_iter25_reg <= icmp_ln119_reg_455_pp0_iter24_reg;
        icmp_ln119_reg_455_pp0_iter26_reg <= icmp_ln119_reg_455_pp0_iter25_reg;
        icmp_ln119_reg_455_pp0_iter27_reg <= icmp_ln119_reg_455_pp0_iter26_reg;
        icmp_ln119_reg_455_pp0_iter28_reg <= icmp_ln119_reg_455_pp0_iter27_reg;
        icmp_ln119_reg_455_pp0_iter29_reg <= icmp_ln119_reg_455_pp0_iter28_reg;
        icmp_ln119_reg_455_pp0_iter2_reg <= icmp_ln119_reg_455_pp0_iter1_reg;
        icmp_ln119_reg_455_pp0_iter30_reg <= icmp_ln119_reg_455_pp0_iter29_reg;
        icmp_ln119_reg_455_pp0_iter31_reg <= icmp_ln119_reg_455_pp0_iter30_reg;
        icmp_ln119_reg_455_pp0_iter3_reg <= icmp_ln119_reg_455_pp0_iter2_reg;
        icmp_ln119_reg_455_pp0_iter4_reg <= icmp_ln119_reg_455_pp0_iter3_reg;
        icmp_ln119_reg_455_pp0_iter5_reg <= icmp_ln119_reg_455_pp0_iter4_reg;
        icmp_ln119_reg_455_pp0_iter6_reg <= icmp_ln119_reg_455_pp0_iter5_reg;
        icmp_ln119_reg_455_pp0_iter7_reg <= icmp_ln119_reg_455_pp0_iter6_reg;
        icmp_ln119_reg_455_pp0_iter8_reg <= icmp_ln119_reg_455_pp0_iter7_reg;
        icmp_ln119_reg_455_pp0_iter9_reg <= icmp_ln119_reg_455_pp0_iter8_reg;
        phases_0_V_reg_624 <= grp_increment_phases_fu_168_ap_return_0;
        phases_1_V_reg_629 <= grp_increment_phases_fu_168_ap_return_1;
        phases_2_V_reg_634 <= grp_increment_phases_fu_168_ap_return_2;
        phases_3_V_reg_639 <= grp_increment_phases_fu_168_ap_return_3;
        phases_4_V_reg_644 <= grp_increment_phases_fu_168_ap_return_4;
        phases_5_V_reg_649 <= grp_increment_phases_fu_168_ap_return_5;
        phases_6_V_reg_654 <= grp_increment_phases_fu_168_ap_return_6;
        phases_7_V_reg_659 <= grp_increment_phases_fu_168_ap_return_7;
        resdat_data_iq_0_i_s_reg_544 <= grp_fetch_tones_fu_194_ap_return_17;
        resdat_data_iq_0_i_s_reg_544_pp0_iter10_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter9_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter11_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter10_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter12_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter11_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter13_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter12_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter14_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter13_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter15_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter14_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter16_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter15_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter17_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter16_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter18_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter17_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter19_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter18_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter20_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter19_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter3_reg <= resdat_data_iq_0_i_s_reg_544;
        resdat_data_iq_0_i_s_reg_544_pp0_iter4_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter3_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter5_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter4_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter6_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter5_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter7_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter6_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter8_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter7_reg;
        resdat_data_iq_0_i_s_reg_544_pp0_iter9_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter8_reg;
        resdat_data_iq_0_q_s_reg_584 <= grp_fetch_tones_fu_194_ap_return_25;
        resdat_data_iq_0_q_s_reg_584_pp0_iter10_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter9_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter11_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter10_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter12_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter11_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter13_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter12_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter14_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter13_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter15_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter14_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter16_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter15_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter17_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter16_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter18_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter17_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter19_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter18_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter20_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter19_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter3_reg <= resdat_data_iq_0_q_s_reg_584;
        resdat_data_iq_0_q_s_reg_584_pp0_iter4_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter3_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter5_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter4_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter6_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter5_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter7_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter6_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter8_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter7_reg;
        resdat_data_iq_0_q_s_reg_584_pp0_iter9_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter8_reg;
        resdat_data_iq_1_i_s_reg_549 <= grp_fetch_tones_fu_194_ap_return_18;
        resdat_data_iq_1_i_s_reg_549_pp0_iter10_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter9_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter11_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter10_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter12_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter11_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter13_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter12_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter14_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter13_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter15_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter14_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter16_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter15_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter17_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter16_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter18_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter17_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter19_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter18_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter20_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter19_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter3_reg <= resdat_data_iq_1_i_s_reg_549;
        resdat_data_iq_1_i_s_reg_549_pp0_iter4_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter3_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter5_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter4_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter6_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter5_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter7_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter6_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter8_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter7_reg;
        resdat_data_iq_1_i_s_reg_549_pp0_iter9_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter8_reg;
        resdat_data_iq_1_q_s_reg_589 <= grp_fetch_tones_fu_194_ap_return_26;
        resdat_data_iq_1_q_s_reg_589_pp0_iter10_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter9_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter11_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter10_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter12_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter11_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter13_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter12_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter14_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter13_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter15_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter14_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter16_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter15_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter17_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter16_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter18_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter17_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter19_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter18_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter20_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter19_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter3_reg <= resdat_data_iq_1_q_s_reg_589;
        resdat_data_iq_1_q_s_reg_589_pp0_iter4_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter3_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter5_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter4_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter6_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter5_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter7_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter6_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter8_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter7_reg;
        resdat_data_iq_1_q_s_reg_589_pp0_iter9_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter8_reg;
        resdat_data_iq_2_i_s_reg_554 <= grp_fetch_tones_fu_194_ap_return_19;
        resdat_data_iq_2_i_s_reg_554_pp0_iter10_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter9_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter11_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter10_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter12_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter11_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter13_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter12_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter14_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter13_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter15_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter14_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter16_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter15_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter17_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter16_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter18_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter17_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter19_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter18_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter20_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter19_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter3_reg <= resdat_data_iq_2_i_s_reg_554;
        resdat_data_iq_2_i_s_reg_554_pp0_iter4_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter3_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter5_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter4_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter6_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter5_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter7_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter6_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter8_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter7_reg;
        resdat_data_iq_2_i_s_reg_554_pp0_iter9_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter8_reg;
        resdat_data_iq_2_q_s_reg_594 <= grp_fetch_tones_fu_194_ap_return_27;
        resdat_data_iq_2_q_s_reg_594_pp0_iter10_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter9_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter11_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter10_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter12_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter11_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter13_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter12_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter14_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter13_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter15_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter14_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter16_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter15_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter17_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter16_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter18_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter17_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter19_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter18_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter20_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter19_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter3_reg <= resdat_data_iq_2_q_s_reg_594;
        resdat_data_iq_2_q_s_reg_594_pp0_iter4_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter3_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter5_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter4_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter6_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter5_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter7_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter6_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter8_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter7_reg;
        resdat_data_iq_2_q_s_reg_594_pp0_iter9_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter8_reg;
        resdat_data_iq_3_i_s_reg_559 <= grp_fetch_tones_fu_194_ap_return_20;
        resdat_data_iq_3_i_s_reg_559_pp0_iter10_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter9_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter11_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter10_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter12_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter11_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter13_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter12_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter14_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter13_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter15_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter14_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter16_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter15_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter17_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter16_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter18_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter17_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter19_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter18_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter20_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter19_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter3_reg <= resdat_data_iq_3_i_s_reg_559;
        resdat_data_iq_3_i_s_reg_559_pp0_iter4_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter3_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter5_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter4_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter6_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter5_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter7_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter6_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter8_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter7_reg;
        resdat_data_iq_3_i_s_reg_559_pp0_iter9_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter8_reg;
        resdat_data_iq_3_q_s_reg_599 <= grp_fetch_tones_fu_194_ap_return_28;
        resdat_data_iq_3_q_s_reg_599_pp0_iter10_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter9_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter11_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter10_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter12_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter11_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter13_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter12_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter14_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter13_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter15_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter14_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter16_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter15_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter17_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter16_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter18_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter17_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter19_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter18_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter20_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter19_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter3_reg <= resdat_data_iq_3_q_s_reg_599;
        resdat_data_iq_3_q_s_reg_599_pp0_iter4_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter3_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter5_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter4_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter6_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter5_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter7_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter6_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter8_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter7_reg;
        resdat_data_iq_3_q_s_reg_599_pp0_iter9_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter8_reg;
        resdat_data_iq_4_i_s_reg_564 <= grp_fetch_tones_fu_194_ap_return_21;
        resdat_data_iq_4_i_s_reg_564_pp0_iter10_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter9_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter11_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter10_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter12_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter11_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter13_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter12_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter14_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter13_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter15_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter14_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter16_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter15_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter17_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter16_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter18_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter17_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter19_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter18_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter20_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter19_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter3_reg <= resdat_data_iq_4_i_s_reg_564;
        resdat_data_iq_4_i_s_reg_564_pp0_iter4_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter3_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter5_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter4_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter6_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter5_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter7_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter6_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter8_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter7_reg;
        resdat_data_iq_4_i_s_reg_564_pp0_iter9_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter8_reg;
        resdat_data_iq_4_q_s_reg_604 <= grp_fetch_tones_fu_194_ap_return_29;
        resdat_data_iq_4_q_s_reg_604_pp0_iter10_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter9_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter11_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter10_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter12_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter11_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter13_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter12_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter14_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter13_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter15_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter14_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter16_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter15_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter17_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter16_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter18_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter17_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter19_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter18_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter20_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter19_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter3_reg <= resdat_data_iq_4_q_s_reg_604;
        resdat_data_iq_4_q_s_reg_604_pp0_iter4_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter3_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter5_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter4_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter6_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter5_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter7_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter6_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter8_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter7_reg;
        resdat_data_iq_4_q_s_reg_604_pp0_iter9_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter8_reg;
        resdat_data_iq_5_i_s_reg_569 <= grp_fetch_tones_fu_194_ap_return_22;
        resdat_data_iq_5_i_s_reg_569_pp0_iter10_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter9_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter11_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter10_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter12_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter11_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter13_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter12_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter14_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter13_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter15_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter14_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter16_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter15_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter17_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter16_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter18_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter17_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter19_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter18_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter20_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter19_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter3_reg <= resdat_data_iq_5_i_s_reg_569;
        resdat_data_iq_5_i_s_reg_569_pp0_iter4_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter3_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter5_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter4_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter6_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter5_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter7_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter6_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter8_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter7_reg;
        resdat_data_iq_5_i_s_reg_569_pp0_iter9_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter8_reg;
        resdat_data_iq_5_q_s_reg_609 <= grp_fetch_tones_fu_194_ap_return_30;
        resdat_data_iq_5_q_s_reg_609_pp0_iter10_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter9_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter11_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter10_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter12_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter11_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter13_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter12_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter14_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter13_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter15_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter14_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter16_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter15_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter17_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter16_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter18_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter17_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter19_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter18_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter20_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter19_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter3_reg <= resdat_data_iq_5_q_s_reg_609;
        resdat_data_iq_5_q_s_reg_609_pp0_iter4_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter3_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter5_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter4_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter6_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter5_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter7_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter6_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter8_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter7_reg;
        resdat_data_iq_5_q_s_reg_609_pp0_iter9_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter8_reg;
        resdat_data_iq_6_i_s_reg_574 <= grp_fetch_tones_fu_194_ap_return_23;
        resdat_data_iq_6_i_s_reg_574_pp0_iter10_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter9_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter11_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter10_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter12_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter11_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter13_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter12_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter14_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter13_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter15_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter14_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter16_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter15_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter17_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter16_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter18_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter17_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter19_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter18_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter20_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter19_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter3_reg <= resdat_data_iq_6_i_s_reg_574;
        resdat_data_iq_6_i_s_reg_574_pp0_iter4_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter3_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter5_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter4_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter6_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter5_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter7_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter6_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter8_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter7_reg;
        resdat_data_iq_6_i_s_reg_574_pp0_iter9_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter8_reg;
        resdat_data_iq_6_q_s_reg_614 <= grp_fetch_tones_fu_194_ap_return_31;
        resdat_data_iq_6_q_s_reg_614_pp0_iter10_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter9_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter11_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter10_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter12_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter11_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter13_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter12_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter14_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter13_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter15_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter14_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter16_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter15_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter17_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter16_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter18_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter17_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter19_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter18_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter20_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter19_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter3_reg <= resdat_data_iq_6_q_s_reg_614;
        resdat_data_iq_6_q_s_reg_614_pp0_iter4_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter3_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter5_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter4_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter6_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter5_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter7_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter6_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter8_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter7_reg;
        resdat_data_iq_6_q_s_reg_614_pp0_iter9_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter8_reg;
        resdat_data_iq_7_i_s_reg_579 <= grp_fetch_tones_fu_194_ap_return_24;
        resdat_data_iq_7_i_s_reg_579_pp0_iter10_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter9_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter11_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter10_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter12_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter11_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter13_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter12_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter14_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter13_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter15_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter14_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter16_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter15_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter17_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter16_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter18_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter17_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter19_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter18_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter20_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter19_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter3_reg <= resdat_data_iq_7_i_s_reg_579;
        resdat_data_iq_7_i_s_reg_579_pp0_iter4_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter3_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter5_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter4_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter6_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter5_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter7_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter6_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter8_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter7_reg;
        resdat_data_iq_7_i_s_reg_579_pp0_iter9_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter8_reg;
        resdat_data_iq_7_q_s_reg_619 <= grp_fetch_tones_fu_194_ap_return_32;
        resdat_data_iq_7_q_s_reg_619_pp0_iter10_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter9_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter11_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter10_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter12_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter11_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter13_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter12_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter14_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter13_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter15_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter14_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter16_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter15_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter17_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter16_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter18_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter17_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter19_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter18_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter20_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter19_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter3_reg <= resdat_data_iq_7_q_s_reg_619;
        resdat_data_iq_7_q_s_reg_619_pp0_iter4_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter3_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter5_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter4_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter6_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter5_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter7_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter6_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter8_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter7_reg;
        resdat_data_iq_7_q_s_reg_619_pp0_iter9_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter8_reg;
        resdat_last_V_reg_459 <= grp_fetch_tones_fu_194_ap_return_0;
        resdat_last_V_reg_459_pp0_iter10_reg <= resdat_last_V_reg_459_pp0_iter9_reg;
        resdat_last_V_reg_459_pp0_iter11_reg <= resdat_last_V_reg_459_pp0_iter10_reg;
        resdat_last_V_reg_459_pp0_iter12_reg <= resdat_last_V_reg_459_pp0_iter11_reg;
        resdat_last_V_reg_459_pp0_iter13_reg <= resdat_last_V_reg_459_pp0_iter12_reg;
        resdat_last_V_reg_459_pp0_iter14_reg <= resdat_last_V_reg_459_pp0_iter13_reg;
        resdat_last_V_reg_459_pp0_iter15_reg <= resdat_last_V_reg_459_pp0_iter14_reg;
        resdat_last_V_reg_459_pp0_iter16_reg <= resdat_last_V_reg_459_pp0_iter15_reg;
        resdat_last_V_reg_459_pp0_iter17_reg <= resdat_last_V_reg_459_pp0_iter16_reg;
        resdat_last_V_reg_459_pp0_iter18_reg <= resdat_last_V_reg_459_pp0_iter17_reg;
        resdat_last_V_reg_459_pp0_iter19_reg <= resdat_last_V_reg_459_pp0_iter18_reg;
        resdat_last_V_reg_459_pp0_iter20_reg <= resdat_last_V_reg_459_pp0_iter19_reg;
        resdat_last_V_reg_459_pp0_iter3_reg <= resdat_last_V_reg_459;
        resdat_last_V_reg_459_pp0_iter4_reg <= resdat_last_V_reg_459_pp0_iter3_reg;
        resdat_last_V_reg_459_pp0_iter5_reg <= resdat_last_V_reg_459_pp0_iter4_reg;
        resdat_last_V_reg_459_pp0_iter6_reg <= resdat_last_V_reg_459_pp0_iter5_reg;
        resdat_last_V_reg_459_pp0_iter7_reg <= resdat_last_V_reg_459_pp0_iter6_reg;
        resdat_last_V_reg_459_pp0_iter8_reg <= resdat_last_V_reg_459_pp0_iter7_reg;
        resdat_last_V_reg_459_pp0_iter9_reg <= resdat_last_V_reg_459_pp0_iter8_reg;
        sincosines_0_i_V_reg_664 <= grp_aphase_to_sincos_fu_111_ap_return_0;
        sincosines_0_q_V_reg_704 <= grp_aphase_to_sincos_fu_111_ap_return_8;
        sincosines_1_i_V_reg_669 <= grp_aphase_to_sincos_fu_111_ap_return_1;
        sincosines_1_q_V_reg_709 <= grp_aphase_to_sincos_fu_111_ap_return_9;
        sincosines_2_i_V_reg_674 <= grp_aphase_to_sincos_fu_111_ap_return_2;
        sincosines_2_q_V_reg_714 <= grp_aphase_to_sincos_fu_111_ap_return_10;
        sincosines_3_i_V_reg_679 <= grp_aphase_to_sincos_fu_111_ap_return_3;
        sincosines_3_q_V_reg_719 <= grp_aphase_to_sincos_fu_111_ap_return_11;
        sincosines_4_i_V_reg_684 <= grp_aphase_to_sincos_fu_111_ap_return_4;
        sincosines_4_q_V_reg_724 <= grp_aphase_to_sincos_fu_111_ap_return_12;
        sincosines_5_i_V_reg_689 <= grp_aphase_to_sincos_fu_111_ap_return_5;
        sincosines_5_q_V_reg_729 <= grp_aphase_to_sincos_fu_111_ap_return_13;
        sincosines_6_i_V_reg_694 <= grp_aphase_to_sincos_fu_111_ap_return_6;
        sincosines_6_q_V_reg_734 <= grp_aphase_to_sincos_fu_111_ap_return_14;
        sincosines_7_i_V_reg_699 <= grp_aphase_to_sincos_fu_111_ap_return_7;
        sincosines_7_q_V_reg_739 <= grp_aphase_to_sincos_fu_111_ap_return_15;
        tones_0_inc_V_reg_464 <= grp_fetch_tones_fu_194_ap_return_1;
        tones_0_phase_V_reg_504 <= grp_fetch_tones_fu_194_ap_return_9;
        tones_1_inc_V_reg_469 <= grp_fetch_tones_fu_194_ap_return_2;
        tones_1_phase_V_reg_509 <= grp_fetch_tones_fu_194_ap_return_10;
        tones_2_inc_V_reg_474 <= grp_fetch_tones_fu_194_ap_return_3;
        tones_2_phase_V_reg_514 <= grp_fetch_tones_fu_194_ap_return_11;
        tones_3_inc_V_reg_479 <= grp_fetch_tones_fu_194_ap_return_4;
        tones_3_phase_V_reg_519 <= grp_fetch_tones_fu_194_ap_return_12;
        tones_4_inc_V_reg_484 <= grp_fetch_tones_fu_194_ap_return_5;
        tones_4_phase_V_reg_524 <= grp_fetch_tones_fu_194_ap_return_13;
        tones_5_inc_V_reg_489 <= grp_fetch_tones_fu_194_ap_return_6;
        tones_5_phase_V_reg_529 <= grp_fetch_tones_fu_194_ap_return_14;
        tones_6_inc_V_reg_494 <= grp_fetch_tones_fu_194_ap_return_7;
        tones_6_phase_V_reg_534 <= grp_fetch_tones_fu_194_ap_return_15;
        tones_7_inc_V_reg_499 <= grp_fetch_tones_fu_194_ap_return_8;
        tones_7_phase_V_reg_539 <= grp_fetch_tones_fu_194_ap_return_16;
        val_assign1_reg_80_pp0_iter2_reg <= val_assign1_reg_80_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln119_reg_455_pp0_iter31_reg == 1'd1) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to31 = 1'b1;
    end else begin
        ap_idle_pp0_0to31 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_114)) begin
        if ((icmp_ln119_reg_455 == 1'd1)) begin
            ap_phi_mux_val_assign1_phi_fu_84_p6 = 8'd0;
        end else if ((icmp_ln119_reg_455 == 1'd0)) begin
            ap_phi_mux_val_assign1_phi_fu_84_p6 = group_reg_450;
        end else begin
            ap_phi_mux_val_assign1_phi_fu_84_p6 = val_assign1_reg_80;
        end
    end else begin
        ap_phi_mux_val_assign1_phi_fu_84_p6 = val_assign1_reg_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln119_fu_214_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to31 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp110) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_aphase_to_sincos_fu_111_ap_ce = 1'b1;
    end else begin
        grp_aphase_to_sincos_fu_111_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp140) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_downconvert_fu_127_ap_ce = 1'b1;
    end else begin
        grp_downconvert_fu_127_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45))) begin
        grp_fetch_tones_fu_194_ap_ce = 1'b1;
    end else begin
        grp_fetch_tones_fu_194_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_increment_phases_fu_168_ap_ce = 1'b1;
    end else begin
        grp_increment_phases_fu_168_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_in_TDATA_blk_n = grp_fetch_tones_fu_194_res_in_TDATA_blk_n;
    end else begin
        res_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_in_TVALID == 1'b1) & (regslice_both_res_in_data_iq_U_ack_in == 1'b1))) begin
        res_in_TREADY = 1'b1;
    end else begin
        res_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        res_in_TREADY_int = grp_fetch_tones_fu_194_res_in_TREADY;
    end else begin
        res_in_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_out_TDATA_blk_n = grp_downconvert_fu_127_res_out_TDATA_blk_n;
    end else begin
        res_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter32 == 1'b1) & (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1)) | ((grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp110 = (((ap_enable_reg_pp0_iter32 == 1'b1) & (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1)) | ((grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp140 = (((ap_enable_reg_pp0_iter32 == 1'b1) & (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1)) | ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = (((ap_enable_reg_pp0_iter32 == 1'b1) & (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1)) | ((grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp82 = (((ap_enable_reg_pp0_iter32 == 1'b1) & (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1)) | ((grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter32 == 1'b1) & (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1)) | ((grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b1)) | ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30_ignore_call62 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp0_stage0_iter31 = (grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0);
end

always @ (*) begin
    ap_block_state34_pp0_stage0_iter31_ignore_call2 = (grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0);
end

always @ (*) begin
    ap_block_state34_pp0_stage0_iter31_ignore_call36 = (grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0);
end

always @ (*) begin
    ap_block_state34_pp0_stage0_iter31_ignore_call45 = (grp_downconvert_fu_127_res_out_TDATA_blk_n == 1'b0);
end

assign ap_block_state34_pp0_stage0_iter31_ignore_call62 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1_ignore_call2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_ignore_call36 = (grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_ignore_call45 = (grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_ignore_call62 = (grp_fetch_tones_fu_194_res_in_TDATA_blk_n == 1'b0);
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter32 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter32_ignore_call2 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter32_ignore_call36 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter32_ignore_call45 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter32_ignore_call62 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call62 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_114 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign group_fu_208_p2 = (ap_phi_mux_val_assign1_phi_fu_84_p6 + 8'd1);

assign grp_aphase_to_sincos_fu_111_ap_start = grp_aphase_to_sincos_fu_111_ap_start_reg;

assign grp_downconvert_fu_127_ap_start = grp_downconvert_fu_127_ap_start_reg;

assign grp_downconvert_fu_127_res_out_TREADY = (res_out_TREADY_int & ap_CS_fsm_pp0_stage0);

assign grp_fetch_tones_fu_194_ap_start = grp_fetch_tones_fu_194_ap_start_reg;

assign grp_increment_phases_fu_168_ap_start = grp_increment_phases_fu_168_ap_start_reg;

assign icmp_ln119_fu_214_p2 = ((ap_phi_mux_val_assign1_phi_fu_84_p6 == 8'd255) ? 1'b1 : 1'b0);

assign res_out_TVALID = regslice_both_res_out_data_iq_U_vld_out;

assign res_out_ap_lwr = 1'b0;

endmodule //resonator_dds
