

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_46_3'
================================================================
* Date:           Thu Feb 13 18:45:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encrymodify
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min   |    max    | min |    max    |   Type  |
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |       72|  536870980|  0.720 us|  5.369 sec|   72|  536870980|       no|
    +---------+-----------+----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |      Trip     |          |
        |     Loop Name     |   min   |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |- VITIS_LOOP_46_3  |       70|  536870978|        71|          2|          1|  1 ~ 268435455|       yes|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     685|    708|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    412|    -|
|Register         |        -|    -|     536|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1221|   1248|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U6  |dadddsub_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  708|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U7       |ddiv_64ns_64ns_64_59_no_dsp_1       |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   3|  685|  708|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_170_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln48_fu_187_p2   |         +|   0|  0|  13|           4|           4|
    |icmp_ln46_fu_136_p2  |      icmp|   0|  0|  32|          25|          25|
    |or_ln47_fu_159_p2    |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  64|          39|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  13|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter35           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                 |   9|          2|    5|         10|
    |grp_fu_110_opcode                  |  13|          3|    2|          6|
    |grp_fu_114_p0                      |  13|          3|   64|        192|
    |i_2_fu_48                          |   9|          2|    5|         10|
    |temp_address0                      |  13|          3|    4|         12|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 412|         92|  119|        309|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add17_i_reg_239                    |  64|   0|   64|          0|
    |add_ln48_reg_249                   |   4|   0|    4|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_2_fu_48                          |   5|   0|    5|          0|
    |i_reg_208                          |   5|   0|    5|          0|
    |icmp_ln46_reg_215                  |   1|   0|    1|          0|
    |reg_119                            |  64|   0|   64|          0|
    |sub_i_reg_244                      |  64|   0|   64|          0|
    |transformedSignal_load_1_reg_234   |  64|   0|   64|          0|
    |transformedSignal_load_reg_229     |  64|   0|   64|          0|
    |i_reg_208                          |  64|  32|    5|          0|
    |icmp_ln46_reg_215                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 536|  64|  414|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_46_3|  return value|
|step_2                      |   in|   25|     ap_none|                               step_2|        scalar|
|transformedSignal_address0  |  out|    4|   ap_memory|                    transformedSignal|         array|
|transformedSignal_ce0       |  out|    1|   ap_memory|                    transformedSignal|         array|
|transformedSignal_q0        |   in|   64|   ap_memory|                    transformedSignal|         array|
|transformedSignal_address1  |  out|    4|   ap_memory|                    transformedSignal|         array|
|transformedSignal_ce1       |  out|    1|   ap_memory|                    transformedSignal|         array|
|transformedSignal_q1        |   in|   64|   ap_memory|                    transformedSignal|         array|
|temp_address0               |  out|    4|   ap_memory|                                 temp|         array|
|temp_ce0                    |  out|    1|   ap_memory|                                 temp|         array|
|temp_we0                    |  out|    1|   ap_memory|                                 temp|         array|
|temp_d0                     |  out|   64|   ap_memory|                                 temp|         array|
|trunc_ln                    |   in|    4|     ap_none|                             trunc_ln|        scalar|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 71


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 1
  Pipeline-0 : II = 2, D = 71, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 74 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln"   --->   Operation 75 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%step_2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %step_2"   --->   Operation 76 'read' 'step_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.61ns)   --->   "%store_ln46 = store i5 0, i5 %i_2" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 77 'store' 'store_ln46' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33.i"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i = load i5 %i_2" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 79 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %i" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 80 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.45ns)   --->   "%icmp_ln46 = icmp_eq  i25 %zext_ln46_1, i25 %step_2_read" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 81 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc33.i.split, void %for.inc45.i.preheader.exitStub" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 82 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i5 %i" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 83 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln47, i1 0" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %shl_ln" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 85 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%transformedSignal_addr = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln47" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 86 'getelementptr' 'transformedSignal_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%transformedSignal_load = load i4 %transformedSignal_addr" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 87 'load' 'transformedSignal_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln47 = or i4 %shl_ln, i4 1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 88 'or' 'or_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i4 %or_ln47" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 89 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%transformedSignal_addr_1 = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln47_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 90 'getelementptr' 'transformedSignal_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%transformedSignal_load_1 = load i4 %transformedSignal_addr_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 91 'load' 'transformedSignal_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 268435455, i64 134217727"   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.86ns)   --->   "%add_ln46 = add i5 %i, i5 1" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 93 'add' 'add_ln46' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%transformedSignal_load = load i4 %transformedSignal_addr" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 94 'load' 'transformedSignal_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%transformedSignal_load_1 = load i4 %transformedSignal_addr_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 95 'load' 'transformedSignal_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 96 [1/1] (1.61ns)   --->   "%store_ln46 = store i5 %add_ln46, i5 %i_2" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 96 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 5.65>
ST_3 : Operation 97 [8/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 97 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.65>
ST_4 : Operation 98 [7/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 98 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [8/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 99 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.65>
ST_5 : Operation 100 [6/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 100 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [7/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 101 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 102 [5/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 102 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [6/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 103 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 104 [4/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 104 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [5/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 105 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 106 [3/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 106 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [4/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 107 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.65>
ST_9 : Operation 108 [2/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 108 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [3/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 109 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.65>
ST_10 : Operation 110 [1/8] (5.65ns)   --->   "%add17_i = dadd i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 110 'dadd' 'add17_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [2/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 111 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.65>
ST_11 : Operation 112 [59/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 112 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/8] (5.65ns)   --->   "%sub_i = dsub i64 %transformedSignal_load, i64 %transformedSignal_load_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 113 'dsub' 'sub_i' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.87>
ST_12 : Operation 114 [58/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 114 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [59/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 115 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.87>
ST_13 : Operation 116 [57/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 116 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [58/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 117 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.87>
ST_14 : Operation 118 [56/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 118 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [57/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 119 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.87>
ST_15 : Operation 120 [55/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 120 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [56/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 121 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.87>
ST_16 : Operation 122 [54/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 122 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [55/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 123 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.87>
ST_17 : Operation 124 [53/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 124 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [54/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 125 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.87>
ST_18 : Operation 126 [52/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 126 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [53/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 127 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.87>
ST_19 : Operation 128 [51/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 128 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [52/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 129 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.87>
ST_20 : Operation 130 [50/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 130 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [51/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 131 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.87>
ST_21 : Operation 132 [49/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 132 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [50/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 133 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.87>
ST_22 : Operation 134 [48/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 134 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [49/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 135 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.87>
ST_23 : Operation 136 [47/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 136 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [48/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 137 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.87>
ST_24 : Operation 138 [46/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 138 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [47/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 139 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.87>
ST_25 : Operation 140 [45/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 140 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 141 [46/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 141 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.87>
ST_26 : Operation 142 [44/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 142 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [45/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 143 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.87>
ST_27 : Operation 144 [43/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 144 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [44/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 145 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.87>
ST_28 : Operation 146 [42/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 146 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [43/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 147 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.87>
ST_29 : Operation 148 [41/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 148 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 149 [42/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 149 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.87>
ST_30 : Operation 150 [40/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 150 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [41/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 151 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.87>
ST_31 : Operation 152 [39/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 152 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 153 [40/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 153 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.87>
ST_32 : Operation 154 [38/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 154 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 155 [39/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 155 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.87>
ST_33 : Operation 156 [37/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 156 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [38/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 157 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.87>
ST_34 : Operation 158 [36/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 158 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 159 [37/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 159 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.87>
ST_35 : Operation 160 [35/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 160 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 161 [36/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 161 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.87>
ST_36 : Operation 162 [34/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 162 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 163 [35/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 163 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.87>
ST_37 : Operation 164 [33/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 164 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 165 [34/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 165 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.87>
ST_38 : Operation 166 [32/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 166 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 167 [33/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 167 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.87>
ST_39 : Operation 168 [31/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 168 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 169 [32/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 169 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.87>
ST_40 : Operation 170 [30/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 170 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 171 [31/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 171 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.87>
ST_41 : Operation 172 [29/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 172 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 173 [30/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 173 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.87>
ST_42 : Operation 174 [28/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 174 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 175 [29/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 175 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.87>
ST_43 : Operation 176 [27/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 176 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 177 [28/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 177 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.87>
ST_44 : Operation 178 [26/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 178 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 179 [27/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 179 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.87>
ST_45 : Operation 180 [25/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 180 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 181 [26/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 181 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.87>
ST_46 : Operation 182 [24/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 182 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 183 [25/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 183 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.87>
ST_47 : Operation 184 [23/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 184 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 185 [24/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 185 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.87>
ST_48 : Operation 186 [22/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 186 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 187 [23/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 187 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.87>
ST_49 : Operation 188 [21/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 188 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 189 [22/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 189 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.87>
ST_50 : Operation 190 [20/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 190 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 191 [21/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 191 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.87>
ST_51 : Operation 192 [19/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 192 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 193 [20/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 193 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.87>
ST_52 : Operation 194 [18/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 194 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 195 [19/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 195 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.87>
ST_53 : Operation 196 [17/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 196 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 197 [18/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 197 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.87>
ST_54 : Operation 198 [16/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 198 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 199 [17/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 199 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.87>
ST_55 : Operation 200 [15/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 200 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 201 [16/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 201 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.87>
ST_56 : Operation 202 [14/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 202 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 203 [15/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 203 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.87>
ST_57 : Operation 204 [13/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 204 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 205 [14/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 205 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.87>
ST_58 : Operation 206 [12/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 206 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 207 [13/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 207 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.87>
ST_59 : Operation 208 [11/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 208 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 209 [12/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 209 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.87>
ST_60 : Operation 210 [10/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 210 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 211 [11/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 211 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.87>
ST_61 : Operation 212 [9/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 212 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 213 [10/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 213 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.87>
ST_62 : Operation 214 [8/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 214 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 215 [9/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 215 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.87>
ST_63 : Operation 216 [7/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 216 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 217 [8/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 217 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.87>
ST_64 : Operation 218 [6/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 218 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 219 [7/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 219 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.87>
ST_65 : Operation 220 [5/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 220 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 221 [6/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 221 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.87>
ST_66 : Operation 222 [4/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 222 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 223 [5/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 223 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.87>
ST_67 : Operation 224 [3/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 224 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 225 [4/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 225 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.87>
ST_68 : Operation 226 [2/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 226 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 227 [3/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 227 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.87>
ST_69 : Operation 228 [1/59] (4.87ns)   --->   "%div18_i = ddiv i64 %add17_i, i64 1.41421" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 228 'ddiv' 'div18_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 229 [2/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 229 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 4.87>
ST_70 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %i" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 230 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i5 %i" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 231 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 232 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i64 %temp, i64 0, i64 %zext_ln46" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 232 'getelementptr' 'temp_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln47 = store i64 %div18_i, i4 %temp_addr" [encrymodify/encryfinal.cpp:47->encrymodify/encryfinal.cpp:107]   --->   Operation 233 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_70 : Operation 234 [1/59] (4.87ns)   --->   "%div28_i = ddiv i64 %sub_i, i64 1.41421" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 234 'ddiv' 'div28_i' <Predicate = true> <Delay = 4.87> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.87> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 235 [1/1] (1.77ns)   --->   "%add_ln48 = add i4 %trunc_ln46, i4 %trunc_ln_read" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 235 'add' 'add_ln48' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.25>
ST_71 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 236 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 237 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 237 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %add_ln48" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 238 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 239 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i64 %temp, i64 0, i64 %zext_ln48" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 239 'getelementptr' 'temp_addr_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln48 = store i64 %div28_i, i4 %temp_addr_1" [encrymodify/encryfinal.cpp:48->encrymodify/encryfinal.cpp:107]   --->   Operation 240 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_71 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc33.i" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 241 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ step_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ transformedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                      (alloca           ) [ 011000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln_read            (read             ) [ 011111111111111111111111111111111111111111111111111111111111111111111110]
step_2_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln46               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
i                        (load             ) [ 011111111111111111111111111111111111111111111111111111111111111111111110]
zext_ln46_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46                (icmp             ) [ 011111111111111111111111111111111111111111111111111111111111111111111100]
br_ln46                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln47               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
transformedSignal_addr   (getelementptr    ) [ 001000000000000000000000000000000000000000000000000000000000000000000000]
or_ln47                  (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
transformedSignal_addr_1 (getelementptr    ) [ 001000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
transformedSignal_load   (load             ) [ 011111111111000000000000000000000000000000000000000000000000000000000000]
transformedSignal_load_1 (load             ) [ 011111111111000000000000000000000000000000000000000000000000000000000000]
store_ln46               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
add17_i                  (dadd             ) [ 011000000001111111111111111111111111111111111111111111111111111111111100]
sub_i                    (dsub             ) [ 011000000000111111111111111111111111111111111111111111111111111111111110]
div18_i                  (ddiv             ) [ 001000000000000000000000000000000000000000000000000000000000000000000010]
zext_ln46                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln46               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
temp_addr                (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln47               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
div28_i                  (ddiv             ) [ 010000000000000000000000000000000000000000000000000000000000000000000001]
add_ln48                 (add              ) [ 010000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln46        (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln46        (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln48                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
temp_addr_1              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln48               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln46                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="step_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="step_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="transformedSignal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transformedSignal"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="trunc_ln_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="69"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="step_2_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="25" slack="0"/>
<pin id="60" dir="0" index="1" bw="25" slack="0"/>
<pin id="61" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="step_2_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="transformedSignal_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transformedSignal_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="64" slack="1"/>
<pin id="79" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transformedSignal_load/1 transformedSignal_load_1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="transformedSignal_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transformedSignal_addr_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="temp_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/70 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="1"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/70 store_ln48/71 "/>
</bind>
</comp>

<comp id="102" class="1004" name="temp_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/71 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="0" index="1" bw="64" slack="1"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add17_i/3 sub_i/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div18_i/11 div28_i/12 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div18_i div28_i "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln46_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln46_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln46_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="25" slack="0"/>
<pin id="138" dir="0" index="1" bw="25" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln47_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="shl_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln47_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="or_ln47_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln47_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln46_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln46_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="1"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln46_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="69"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/70 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln46_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="69"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/70 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln48_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="69"/>
<pin id="190" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/70 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln48_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/71 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="trunc_ln_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="69"/>
<pin id="205" dir="1" index="1" bw="4" slack="69"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln46_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="219" class="1005" name="transformedSignal_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="transformedSignal_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="transformedSignal_addr_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="transformedSignal_addr_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="transformedSignal_load_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="transformedSignal_load "/>
</bind>
</comp>

<comp id="234" class="1005" name="transformedSignal_load_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="transformedSignal_load_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="add17_i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add17_i "/>
</bind>
</comp>

<comp id="244" class="1005" name="sub_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="249" class="1005" name="add_ln48_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="64" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="114" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="58" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="163"><net_src comp="146" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="199"><net_src comp="48" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="206"><net_src comp="52" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="211"><net_src comp="129" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="218"><net_src comp="136" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="64" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="227"><net_src comp="81" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="232"><net_src comp="71" pin="7"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="237"><net_src comp="71" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="242"><net_src comp="110" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="247"><net_src comp="110" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="252"><net_src comp="187" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp | {70 71 }
 - Input state : 
	Port: encryfinal_Pipeline_VITIS_LOOP_46_3 : step_2 | {1 }
	Port: encryfinal_Pipeline_VITIS_LOOP_46_3 : transformedSignal | {1 2 }
	Port: encryfinal_Pipeline_VITIS_LOOP_46_3 : trunc_ln | {1 }
  - Chain level:
	State 1
		store_ln46 : 1
		i : 1
		zext_ln46_1 : 2
		icmp_ln46 : 3
		br_ln46 : 4
		trunc_ln47 : 2
		shl_ln : 3
		zext_ln47 : 4
		transformedSignal_addr : 5
		transformedSignal_load : 6
		or_ln47 : 4
		zext_ln47_1 : 4
		transformedSignal_addr_1 : 5
		transformedSignal_load_1 : 6
	State 2
		store_ln46 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		temp_addr : 1
		store_ln47 : 2
		add_ln48 : 1
	State 71
		temp_addr_1 : 1
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_110        |    3    |   685   |   708   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln46_fu_136     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    add   |      add_ln46_fu_170     |    0    |    0    |    13   |
|          |      add_ln48_fu_187     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|   read   | trunc_ln_read_read_fu_52 |    0    |    0    |    0    |
|          |  step_2_read_read_fu_58  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   ddiv   |        grp_fu_114        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    zext_ln46_1_fu_132    |    0    |    0    |    0    |
|          |     zext_ln47_fu_154     |    0    |    0    |    0    |
|   zext   |    zext_ln47_1_fu_165    |    0    |    0    |    0    |
|          |     zext_ln46_fu_180     |    0    |    0    |    0    |
|          |     zext_ln48_fu_192     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln47_fu_142    |    0    |    0    |    0    |
|          |     trunc_ln46_fu_184    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_146      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln47_fu_159      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |   685   |   766   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|         add17_i_reg_239        |   64   |
|        add_ln48_reg_249        |    4   |
|           i_2_reg_196          |    5   |
|            i_reg_208           |    5   |
|        icmp_ln46_reg_215       |    1   |
|             reg_119            |   64   |
|          sub_i_reg_244         |   64   |
|transformedSignal_addr_1_reg_224|    4   |
| transformedSignal_addr_reg_219 |    4   |
|transformedSignal_load_1_reg_234|   64   |
| transformedSignal_load_reg_229 |   64   |
|      trunc_ln_read_reg_203     |    4   |
+--------------------------------+--------+
|              Total             |   347  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_71 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_114    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||   6.44  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   685  |   766  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   347  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |  1032  |   802  |
+-----------+--------+--------+--------+--------+
