!SESSION 2024-08-19 11:16:03.475 -----------------------------------------------
eclipse.buildId=2017.4
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk

!ENTRY org.eclipse.ui 2 0 2024-08-19 11:16:04.973
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-19 11:16:04.973
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2024-08-19 11:16:05.586
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-19 11:16:05.586
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:11.217
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:11.217
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:11.658
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:11.658
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:11.659
!MESSAGE XSCT Command: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:11.660
!MESSAGE XSCT command with result: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:11.719
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.853
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.864
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.867
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7k325t",
"family": "kintex7",
"timestamp": "Mon Aug 19 01:59:16 2024",
"vivado_version": "2017.4",
"part": "xc7k325tffg900-2",
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.869
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.882
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"FIFO": {"hier_name": "FIFO",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"RXD_F1_F2_FILTER": {"hier_name": "RXD_F1_F2_FILTER",
"type": "F1_F2_FILTER",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_selectio_wiz_0": {"hier_name": "RXD_IDELAY_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_slave": {"hier_name": "RXD_IDELAY_block_slave",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_0": {"hier_name": "RXD_IDELAY_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_1": {"hier_name": "RXD_IDELAY_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_axi_clock_converter_1": {"hier_name": "RXD_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"RXD_axis_clock_converter_0": {"hier_name": "RXD_axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"RXD_bitslip_Generator_Master": {"hier_name": "RXD_bitslip_Generator_Master",
"type": "bitslip_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_diff_to_diff": {"hier_name": "RXD_diff_to_diff",
"type": "diff_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_inverse_reverse_master": {"hier_name": "RXD_inverse_reverse_master",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_rx_controller_SCURVE": {"hier_name": "RXD_rx_controller_SCURVE",
"type": "rx_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_xlconstant_2": {"hier_name": "RXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"S_to_diff_1": {"hier_name": "S_to_diff_1",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_AP_Generator_0": {"hier_name": "TXD_AP_Generator_0",
"type": "AP_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_SC_try_v1_0_0": {"hier_name": "TXD_SC_try_v1_0_0",
"type": "SC_try_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_S_to_diff_0": {"hier_name": "TXD_S_to_diff_0",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_TX_SERIALIZER": {"hier_name": "TXD_TX_SERIALIZER",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"TXD_axis_clock_converter_1": {"hier_name": "TXD_axis_clock_converter_1",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"TXD_clock_converter_SC_TRY": {"hier_name": "TXD_clock_converter_SC_TRY",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_inverse_reverse_TX": {"hier_name": "TXD_inverse_reverse_TX",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"hier_name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"type": "TX_CONTROLLER_SCURVE",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_axi_clock_converter_1": {"hier_name": "TXD_tx_controller_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_xlconstant_0": {"hier_name": "TXD_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_1": {"hier_name": "TXD_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_2": {"hier_name": "TXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlslice_0": {"hier_name": "TXD_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_clock_converter_0": {"hier_name": "axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"bit_slip": {"hier_name": "bit_slip",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"blk_mem_gen_0": {"hier_name": "blk_mem_gen_0",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"dpa_hier_axi_clock_converter_1": {"hier_name": "dpa_hier_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"dpa_hier_dpa_controller_v1_0_0": {"hier_name": "dpa_hier_dpa_controller_v1_0_0",
"type": "dpa_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"idelayctrl_inst": {"hier_name": "idelayctrl_inst",
"type": "util_idelay_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_1": {"hier_name": "proc_sys_reset_1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"success_master": {"hier_name": "success_master",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_TU_TXD_BUS": {"hier_name": "trigger_logic_block_TU_TXD_BUS",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"hier_name": "trigger_logic_block_Trigger_Bits_Controller_0",
"type": "Trigger_Bits_Controller",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_axi_clock_converter_0": {"hier_name": "trigger_logic_block_axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"trigger_logic_block_selectio_wiz_0": {"hier_name": "trigger_logic_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_util_vector_logic_0": {"hier_name": "trigger_logic_block_util_vector_logic_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_0": {"hier_name": "trigger_logic_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_1": {"hier_name": "trigger_logic_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_2": {"hier_name": "trigger_logic_block_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_3": {"hier_name": "xlconstant_3",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.970
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.978
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"success_master_S_AXI": {"name": "success_master",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"bit_slip_S_AXI": {"name": "bit_slip",
"base": "0x40040000",
"high": "0x4004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C3FFFF",
"size": "262144",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI": {"name": "FIFO",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI_FULL": {"name": "FIFO",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_SC_try_v1_0_0_s00_axi": {"name": "TXD_SC_try_v1_0_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"RXD_rx_controller_SCURVE_s00_axi": {"name": "RXD_rx_controller_SCURVE",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0_s00_axi": {"name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"base": "0x44A50000",
"high": "0x44A5FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"dpa_hier_dpa_controller_v1_0_0_s00_axi": {"name": "dpa_hier_dpa_controller_v1_0_0",
"base": "0x44A60000",
"high": "0x44A6FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trigger_logic_block_Trigger_Bits_Controller_0_S00_AXI": {"name": "trigger_logic_block_Trigger_Bits_Controller_0",
"base": "0x44A70000",
"high": "0x44A7FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:12.998
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:13.000
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:13.032
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:13.105
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"FIFO": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"RXD_rx_controller_SCURVE": {},
"TXD_SC_try_v1_0_0": {},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {},
"axi_bram_ctrl_0": {},
"axi_ethernet_0": {},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"bit_slip": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"dpa_hier_dpa_controller_v1_0_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "6",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "6",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
"success_master": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trigger_logic_block_Trigger_Bits_Controller_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.885
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.889
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos901_xilinx_v1_1": {"name": "freertos901_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/bsp/freertos901_xilinx_v1_1",
},
"standalone_v6_5": {"name": "standalone",
"version": "6.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/bsp/standalone_v6_5",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.903
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.904
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.909
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.911
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.911
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.913
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.914
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.921
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.922
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.923
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.930
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.932
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:39.932
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:40.232
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:40.236
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:40.255
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:40.257
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:40.269
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:42.199
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:42.202
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:42.537
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:42.539
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:43.288
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:43.290
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:44.419
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:44.421
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:44.771
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:44.772
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.268
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.270
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.272
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.274
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.274
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.293
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [{Format=This application is not supported for freertos901_xilinx., Time=1724059007293, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.297
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.298
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.299
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.313
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [{Format=This application is not supported for freertos901_xilinx., Time=1724059007312, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.314
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.314
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.316
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.317
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.317
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.613
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.615
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.628
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.629
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:47.642
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app freertos_hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:51.452
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app freertos_lwip_echo_server -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:51.476
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os freertos901_xilinx -processor microblaze_0 -app freertos_lwip_echo_server -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:53.417
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -sw ME0_bsp -dir D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp -processor microblaze_0 -os freertos901_xilinx -app freertos_lwip_echo_server], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:53.450
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -sw ME0_bsp -dir D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp -processor microblaze_0 -os freertos901_xilinx -app freertos_lwip_echo_server], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:53.567
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:53.568
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:53.569
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:53.571
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:53.572
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.288
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.792
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.793
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.794
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.795
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.796
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.797
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.798
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.799
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.800
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.801
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.802
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.804
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.805
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.806
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.807
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.808
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.811
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.813
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, lwip141]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.813
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.815
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"lwip141": "2.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.815
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.820
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v1_3": {"name": "libmetal",
"version": "1.3",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/sw_services/libmetal_v1_3",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psu_cortexa53",
},
"lwip141_v2_0": {"name": "lwip141",
"version": "2.0",
"desc": "lwIP TCP/IP Stack library: lwIP v1.4.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/sw_services/lwip141_v2_0",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"openamp_v1_4": {"name": "openamp",
"version": "1.4",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/sw_services/openamp_v1_4",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5",
},
"xilffs_v3_7": {"name": "xilffs",
"version": "3.7",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilffs_v3_7",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilflash_v4_4": {"name": "xilflash",
"version": "4.4",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilflash_v4_4",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilfpga_v3_0": {"name": "xilfpga",
"version": "3.0",
"desc": "Xilinx fpga Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilfpga_v3_0",
"os": "standalone freertos901_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_9": {"name": "xilisf",
"version": "5.9",
"desc": "Xilinx In-system and Serial Flash Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilisf_v5_9",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilmfs_v2_3": {"name": "xilmfs",
"version": "2.3",
"desc": "Xilinx Memory File System",
"compilerflags": "",
"linkerflags": "",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilmfs_v2_3",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilpm_v2_2": {"name": "xilpm",
"version": "2.2",
"desc": "Power Management API Library for ZynqMP",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilpm_v2_2",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilrsa_v1_4": {"name": "xilrsa",
"version": "1.4",
"desc": "Xilinx RSA Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilrsa_v1_4",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v2_2": {"name": "xilsecure",
"version": "2.2",
"desc": "Xilinx Secure Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilsecure_v2_2",
"os": "standalone freertos901_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilskey_v6_3": {"name": "xilskey",
"version": "6.3",
"desc": "Xilinx Secure Key Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_services/xilskey_v6_3",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.821
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.823
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, FIFO RXD_rx_controller_SCURVE TXD_SC_try_v1_0_0 TXD_tx_controller_TX_CONTROLLER_SCURVE_0 axi_bram_ctrl_0 axi_ethernet_0 axi_ethernet_0_dma axi_iic_0 axi_quad_spi_0 axi_timer_0 axi_uartlite_0 bit_slip dpa_hier_dpa_controller_v1_0_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0 success_master trigger_logic_block_Trigger_Bits_Controller_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.823
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.827
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"FIFO": {"name": "llfifo",
"ver": "5.2",
},
"RXD_rx_controller_SCURVE": {"name": "generic",
"ver": "2.0",
},
"TXD_SC_try_v1_0_0": {"name": "generic",
"ver": "2.0",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"name": "generic",
"ver": "2.0",
},
"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.2",
},
"axi_ethernet_0": {"name": "axiethernet",
"ver": "5.6",
},
"axi_ethernet_0_dma": {"name": "axidma",
"ver": "9.5",
},
"axi_iic_0": {"name": "iic",
"ver": "3.4",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.3",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"bit_slip": {"name": "gpio",
"ver": "4.3",
},
"dpa_hier_dpa_controller_v1_0_0": {"name": "generic",
"ver": "2.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.7",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"success_master": {"name": "gpio",
"ver": "4.3",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"name": "generic",
"ver": "2.0",
},
"microblaze_0": {"name": "cpu",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.828
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.915
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"FIFO": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"llfifo_v5_2": {"name": "llfifo",
"version": "5.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/llfifo_v5_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"RXD_F1_F2_FILTER": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_selectio_wiz_0": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_slave": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_xlconstant_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_axi_clock_converter_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_axis_clock_converter_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_bitslip_Generator_Master": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_diff_to_diff": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_inverse_reverse_master": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_rx_controller_SCURVE": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_xlconstant_2": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"S_to_diff_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_AP_Generator_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_SC_try_v1_0_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_S_to_diff_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_TX_SERIALIZER": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_axis_clock_converter_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_clock_converter_SC_TRY": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_inverse_reverse_TX": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_tx_controller_axi_clock_converter_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlconstant_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlconstant_2": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlslice_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_bram_ctrl_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_clock_converter_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_ethernet_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axiethernet_v5_6": {"name": "axiethernet",
"version": "5.6",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/axiethernet_v5_6",
"compilerflags": "",
"linkerflags": "",
},
"emaclite_v4_3": {"name": "emaclite",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_ethernet_0_dma": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_5": {"name": "axidma",
"version": "9.5",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_iic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_4": {"name": "iic",
"version": "3.4",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_3": {"name": "spi",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"bit_slip": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"blk_mem_gen_0": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"clk_wiz_0": {"version": "5.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "5.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"dpa_hier_axi_clock_converter_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"dpa_hier_dpa_controller_v1_0_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"idelayctrl_inst": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_6": {"name": "cpu",
"version": "2.6",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_7": {"name": "intc",
"version": "3.7",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mig_7series_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_7series_v2_1": {"name": "mig_7series",
"version": "2.1",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"proc_sys_reset_1": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"success_master": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"trigger_logic_block_TU_TXD_BUS": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_axi_clock_converter_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_selectio_wiz_0": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_util_vector_logic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_xlconstant_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_xlconstant_2": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconstant_3": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.916
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.918
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, lwip141]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.919
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.920
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.943
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.947
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.947
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.950
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.950
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.951
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.952
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.953
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:55.953
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss -app freertos_lwip_echo_server -processor microblaze_0 -os freertos901_xilinx -dir D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.013
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss -app freertos_lwip_echo_server -processor microblaze_0 -os freertos901_xilinx -dir D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/src], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.219
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.221
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.222
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.224
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.234
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.238
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"FIFO": {"name": "llfifo",
"ver": "5.2",
},
"RXD_rx_controller_SCURVE": {"name": "generic",
"ver": "2.0",
},
"TXD_SC_try_v1_0_0": {"name": "generic",
"ver": "2.0",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"name": "generic",
"ver": "2.0",
},
"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.2",
},
"axi_ethernet_0": {"name": "axiethernet",
"ver": "5.6",
},
"axi_ethernet_0_dma": {"name": "axidma",
"ver": "9.5",
},
"axi_iic_0": {"name": "iic",
"ver": "3.4",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.3",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"bit_slip": {"name": "gpio",
"ver": "4.3",
},
"dpa_hier_dpa_controller_v1_0_0": {"name": "generic",
"ver": "2.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.7",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"success_master": {"name": "gpio",
"ver": "4.3",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"name": "generic",
"ver": "2.0",
},
"microblaze_0": {"name": "cpu",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.278
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.280
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.280
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.283
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.287
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.290
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, lwip141]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.291
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.293
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"lwip141": "2.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.334
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.335
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.662
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.666
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.667
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.669
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.674
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.676
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, lwip141]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.677
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.679
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"lwip141": "2.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.713
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:16:56.714
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:56.800
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:56.881
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:56.885
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.038
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.043
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.161
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.165
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.274
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.279
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.372
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.377
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:57.448
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.147
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.152
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.259
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.264
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.373
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.378
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.494
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.499
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.628
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:58.633
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.201
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.205
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.317
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.321
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.448
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.455
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.586
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.591
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:16:59.655
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:00.127
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:00.194
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:00.199
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:00.274
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:00.726
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:00.731
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:00.804
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:01.197
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:01.202
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:01.263
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:01.410
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:01.416
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:01.615
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:03.525
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:04.625
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:04.731
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:04.736
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:04.799
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:05.248
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:05.253
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:05.324
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:06.266
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:06.271
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:06.350
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:06.842
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:06.846
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:06.917
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:07.278
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:07.283
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:07.447
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.225
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.226
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.226
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.240
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.241
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.241
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.244
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.244
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:09.246
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.258
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.259
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.259
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.260
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.261
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.262
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.263
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.265
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.265
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:10.266
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.907
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.909
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.910
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.911
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.911
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.912
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.912
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:11.912
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:12.318
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:12.324
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:12.394
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:12.888
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:12.895
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:12.971
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:13.543
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:13.550
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:13.628
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:14.132
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2024-08-19 11:17:14.174
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 1 0 2024-08-19 11:17:15.206
!MESSAGE Indexed 'ME0' (3 sources, 84 headers) in 0,891 sec: 3.108 declarations; 5.006 references; 0 unresolved inclusions; 1 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2024-08-19 11:17:18.205
!MESSAGE Indexed 'ME0_bsp' (161 sources, 286 headers) in 2,99 sec: 13.636 declarations; 66.188 references; 119 unresolved inclusions; 136 syntax errors; 1.288 unresolved names (1,6%)

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:48.031
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf bit], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:48.039
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf bit], Result: [null, HDLC_DPA_wrapper.bit]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:48.042
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:48.044
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "HDLC_DPA_i/microblaze_0:HDLC_DPA_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:50.217
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:50.220
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:50.222
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:29:50.224
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:06.166
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:08.415
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:08.419
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.164
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.166
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.170
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.171
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.183
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.185
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.349
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:09.349
!MESSAGE XSCT Command: [fpga -file D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:12.187
!MESSAGE XSCT command with result: [fpga -file D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:13.000
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:13.002
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY org.eclipse.debug.ui 4 0 2024-08-19 11:30:20.945
!MESSAGE Launch shortcut 'com.xilinx.sdk.launch.remote.shortcut' enablement expression caused exception. Shortcut was removed.
!STACK 1
org.eclipse.core.runtime.CoreException: No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.core.internal.resources.File
	at org.eclipse.core.internal.expressions.TypeExtensionManager.getProperty(TypeExtensionManager.java:127)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:97)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchConfigurationManager.getApplicableConfigurationTypes(LaunchConfigurationManager.java:736)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchConfigurationManager.getApplicableLaunchConfigurations(LaunchConfigurationManager.java:773)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getParticipatingLaunchConfigurations(LaunchingResourceManager.java:507)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getLabel(LaunchingResourceManager.java:324)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.computeLabels(LaunchingResourceManager.java:244)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager$1$1.run(LaunchingResourceManager.java:142)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
!SUBENTRY 1 org.eclipse.core.expressions 4 201 2024-08-19 11:30:20.945
!MESSAGE No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.core.internal.resources.File

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:24.466
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:24.468
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:24.468
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:24.470
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:24.470
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:24.472
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 150150150]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-19 11:30:25.065
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.073
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.078
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.079
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.084
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.087
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.091
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.092
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.095
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.096
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.099
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.100
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.103
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.104
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.106
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.107
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.116
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.117
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.124
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.124
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.142
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.143
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.165
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.165
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.187
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.188
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.189
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.189
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.194
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.195
!MESSAGE XSCT Command: [version -server], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.196
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.197
!MESSAGE XSCT Command: [version], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.197
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.207
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.212
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.212
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.225
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.226
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.230
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.230
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.244
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.244
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.249
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.250
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.262
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.262
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.267
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.267
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.280
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.281
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.295
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.295
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.296
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.297
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.299
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "150150150",
"Dbg_Clk": "",
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.300
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.331
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.332
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.361
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.361
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.383
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:25.384
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:27.815
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:27.892
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:27.919
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:27.919
!MESSAGE XSCT Command: [con], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:30:27.928
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:33.491
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-363

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:33.503
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-363

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-19 11:34:34.516
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.516
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.521
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.521
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.531
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.531
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.535
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.535
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.547
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.547
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.565
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.566
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.596
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.596
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.597
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.597
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.602
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.602
!MESSAGE XSCT Command: [version -server], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.609
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.610
!MESSAGE XSCT Command: [version], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.610
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.610
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.615
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.627
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.628
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.631
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.631
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.643
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.643
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.648
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.648
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.660
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.660
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.665
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.665
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.677
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.678
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.691
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.691
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.692
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.693
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.714
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.714
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.751
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.752
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.774
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:34.774
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:37.189
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:37.237
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:37.266
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:37.266
!MESSAGE XSCT Command: [con], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:34:37.270
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-19 11:42:41.608
!MESSAGE Executed Webtalk command

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:42:41.629
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-404

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:42:41.632
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-404
!SESSION 2024-08-19 11:43:12.935 -----------------------------------------------
eclipse.buildId=2017.4
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk

!ENTRY org.eclipse.ui 2 0 2024-08-19 11:43:24.065
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-19 11:43:24.065
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2024-08-19 11:43:24.649
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-19 11:43:24.650
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:30.829
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:30.829
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:32.856
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:32.857
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:32.857
!MESSAGE XSCT Command: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:32.859
!MESSAGE XSCT command with result: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:32.868
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:43:34.662
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.716
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.718
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7k325t",
"family": "kintex7",
"timestamp": "Mon Aug 19 01:59:16 2024",
"vivado_version": "2017.4",
"part": "xc7k325tffg900-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.724
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.736
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"FIFO": {"hier_name": "FIFO",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"RXD_F1_F2_FILTER": {"hier_name": "RXD_F1_F2_FILTER",
"type": "F1_F2_FILTER",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_selectio_wiz_0": {"hier_name": "RXD_IDELAY_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_slave": {"hier_name": "RXD_IDELAY_block_slave",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_0": {"hier_name": "RXD_IDELAY_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_1": {"hier_name": "RXD_IDELAY_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_axi_clock_converter_1": {"hier_name": "RXD_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"RXD_axis_clock_converter_0": {"hier_name": "RXD_axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"RXD_bitslip_Generator_Master": {"hier_name": "RXD_bitslip_Generator_Master",
"type": "bitslip_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_diff_to_diff": {"hier_name": "RXD_diff_to_diff",
"type": "diff_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_inverse_reverse_master": {"hier_name": "RXD_inverse_reverse_master",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_rx_controller_SCURVE": {"hier_name": "RXD_rx_controller_SCURVE",
"type": "rx_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_xlconstant_2": {"hier_name": "RXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"S_to_diff_1": {"hier_name": "S_to_diff_1",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_AP_Generator_0": {"hier_name": "TXD_AP_Generator_0",
"type": "AP_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_SC_try_v1_0_0": {"hier_name": "TXD_SC_try_v1_0_0",
"type": "SC_try_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_S_to_diff_0": {"hier_name": "TXD_S_to_diff_0",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_TX_SERIALIZER": {"hier_name": "TXD_TX_SERIALIZER",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"TXD_axis_clock_converter_1": {"hier_name": "TXD_axis_clock_converter_1",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"TXD_clock_converter_SC_TRY": {"hier_name": "TXD_clock_converter_SC_TRY",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_inverse_reverse_TX": {"hier_name": "TXD_inverse_reverse_TX",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"hier_name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"type": "TX_CONTROLLER_SCURVE",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_axi_clock_converter_1": {"hier_name": "TXD_tx_controller_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_xlconstant_0": {"hier_name": "TXD_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_1": {"hier_name": "TXD_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_2": {"hier_name": "TXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlslice_0": {"hier_name": "TXD_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_clock_converter_0": {"hier_name": "axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"bit_slip": {"hier_name": "bit_slip",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"blk_mem_gen_0": {"hier_name": "blk_mem_gen_0",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"dpa_hier_axi_clock_converter_1": {"hier_name": "dpa_hier_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"dpa_hier_dpa_controller_v1_0_0": {"hier_name": "dpa_hier_dpa_controller_v1_0_0",
"type": "dpa_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"idelayctrl_inst": {"hier_name": "idelayctrl_inst",
"type": "util_idelay_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_1": {"hier_name": "proc_sys_reset_1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"success_master": {"hier_name": "success_master",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_TU_TXD_BUS": {"hier_name": "trigger_logic_block_TU_TXD_BUS",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"hier_name": "trigger_logic_block_Trigger_Bits_Controller_0",
"type": "Trigger_Bits_Controller",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_axi_clock_converter_0": {"hier_name": "trigger_logic_block_axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"trigger_logic_block_selectio_wiz_0": {"hier_name": "trigger_logic_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_util_vector_logic_0": {"hier_name": "trigger_logic_block_util_vector_logic_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_0": {"hier_name": "trigger_logic_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_1": {"hier_name": "trigger_logic_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_2": {"hier_name": "trigger_logic_block_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_3": {"hier_name": "xlconstant_3",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.740
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.748
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"success_master_S_AXI": {"name": "success_master",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"bit_slip_S_AXI": {"name": "bit_slip",
"base": "0x40040000",
"high": "0x4004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C3FFFF",
"size": "262144",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI": {"name": "FIFO",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI_FULL": {"name": "FIFO",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_SC_try_v1_0_0_s00_axi": {"name": "TXD_SC_try_v1_0_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"RXD_rx_controller_SCURVE_s00_axi": {"name": "RXD_rx_controller_SCURVE",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0_s00_axi": {"name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"base": "0x44A50000",
"high": "0x44A5FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"dpa_hier_dpa_controller_v1_0_0_s00_axi": {"name": "dpa_hier_dpa_controller_v1_0_0",
"base": "0x44A60000",
"high": "0x44A6FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trigger_logic_block_Trigger_Bits_Controller_0_S00_AXI": {"name": "trigger_logic_block_Trigger_Bits_Controller_0",
"base": "0x44A70000",
"high": "0x44A7FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.770
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.772
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.792
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:44:52.864
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"FIFO": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"RXD_rx_controller_SCURVE": {},
"TXD_SC_try_v1_0_0": {},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {},
"axi_bram_ctrl_0": {},
"axi_ethernet_0": {},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"bit_slip": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"dpa_hier_dpa_controller_v1_0_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "6",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "6",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
"success_master": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trigger_logic_block_Trigger_Bits_Controller_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.571
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.590
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.592
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.595
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.595
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.599
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos901_xilinx_v1_1": {"name": "freertos901_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/bsp/freertos901_xilinx_v1_1",
},
"standalone_v6_5": {"name": "standalone",
"version": "6.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/bsp/standalone_v6_5",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.601
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.602
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, lwip141]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.602
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.604
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"lwip141": "2.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.605
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip141" && VERSION == "2.0"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.607
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip141" && VERSION == "2.0"  && TYPE == "LIBRARY"}]], Result: [null, C:/Xilinx/SDK/2017.4/data\embeddedsw\ThirdParty\sw_services\lwip141_v2_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.607
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.609
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, FIFO RXD_rx_controller_SCURVE TXD_SC_try_v1_0_0 TXD_tx_controller_TX_CONTROLLER_SCURVE_0 axi_bram_ctrl_0 axi_ethernet_0 axi_ethernet_0_dma axi_iic_0 axi_quad_spi_0 axi_timer_0 axi_uartlite_0 bit_slip dpa_hier_dpa_controller_v1_0_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0 success_master trigger_logic_block_Trigger_Bits_Controller_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.609
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.613
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"FIFO": {"name": "llfifo",
"ver": "5.2",
},
"RXD_rx_controller_SCURVE": {"name": "generic",
"ver": "2.0",
},
"TXD_SC_try_v1_0_0": {"name": "generic",
"ver": "2.0",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"name": "generic",
"ver": "2.0",
},
"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.2",
},
"axi_ethernet_0": {"name": "axiethernet",
"ver": "5.6",
},
"axi_ethernet_0_dma": {"name": "axidma",
"ver": "9.5",
},
"axi_iic_0": {"name": "iic",
"ver": "3.4",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.3",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"bit_slip": {"name": "gpio",
"ver": "4.3",
},
"dpa_hier_dpa_controller_v1_0_0": {"name": "generic",
"ver": "2.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.7",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"success_master": {"name": "gpio",
"ver": "4.3",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"name": "generic",
"ver": "2.0",
},
"microblaze_0": {"name": "cpu",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.614
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.695
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"FIFO": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"llfifo_v5_2": {"name": "llfifo",
"version": "5.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/llfifo_v5_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"RXD_F1_F2_FILTER": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_selectio_wiz_0": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_slave": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_IDELAY_block_xlconstant_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_axi_clock_converter_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_axis_clock_converter_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_bitslip_Generator_Master": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_diff_to_diff": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_inverse_reverse_master": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_rx_controller_SCURVE": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"RXD_xlconstant_2": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"S_to_diff_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_AP_Generator_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_SC_try_v1_0_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_S_to_diff_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_TX_SERIALIZER": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_axis_clock_converter_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_clock_converter_SC_TRY": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_inverse_reverse_TX": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_tx_controller_axi_clock_converter_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlconstant_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlconstant_2": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"TXD_xlslice_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_bram_ctrl_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_clock_converter_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_ethernet_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axiethernet_v5_6": {"name": "axiethernet",
"version": "5.6",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/axiethernet_v5_6",
"compilerflags": "",
"linkerflags": "",
},
"emaclite_v4_3": {"name": "emaclite",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_ethernet_0_dma": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_5": {"name": "axidma",
"version": "9.5",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_iic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_4": {"name": "iic",
"version": "3.4",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_3": {"name": "spi",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"bit_slip": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"blk_mem_gen_0": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"clk_wiz_0": {"version": "5.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "5.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"dpa_hier_axi_clock_converter_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"dpa_hier_dpa_controller_v1_0_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"idelayctrl_inst": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_6": {"name": "cpu",
"version": "2.6",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_7": {"name": "intc",
"version": "3.7",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mig_7series_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_7series_v2_1": {"name": "mig_7series",
"version": "2.1",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"proc_sys_reset_1": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"success_master": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"trigger_logic_block_TU_TXD_BUS": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_axi_clock_converter_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_selectio_wiz_0": {"version": "5.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_util_vector_logic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_xlconstant_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trigger_logic_block_xlconstant_2": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconstant_3": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.698
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:45:23.700
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.debug.ui 4 0 2024-08-19 11:48:30.139
!MESSAGE Launch shortcut 'com.xilinx.sdk.launch.remote.shortcut' enablement expression caused exception. Shortcut was removed.
!STACK 1
org.eclipse.core.runtime.CoreException: No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.ui.part.FileEditorInput
	at org.eclipse.core.internal.expressions.TypeExtensionManager.getProperty(TypeExtensionManager.java:127)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:97)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.isApplicable(LaunchShortcutsAction.java:261)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.fillMenu(LaunchShortcutsAction.java:170)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction.access$0(LaunchShortcutsAction.java:161)
	at org.eclipse.debug.ui.actions.LaunchShortcutsAction$2.menuShown(LaunchShortcutsAction.java:278)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1103)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1088)
	at org.eclipse.swt.widgets.Widget.notifyListeners(Widget.java:802)
	at org.eclipse.jface.action.ActionContributionItem.copyMenu(ActionContributionItem.java:1243)
	at org.eclipse.jface.action.ActionContributionItem.handleShowProxy(ActionContributionItem.java:1223)
	at org.eclipse.jface.action.ActionContributionItem.lambda$7(ActionContributionItem.java:1186)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1103)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1084)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:5152)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4820)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:359)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1656)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2199)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:5102)
	at org.eclipse.swt.internal.win32.OS.TrackPopupMenu(Native Method)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:262)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4269)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3810)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
!SUBENTRY 1 org.eclipse.core.expressions 4 201 2024-08-19 11:48:30.141
!MESSAGE No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.ui.part.FileEditorInput

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-19 11:48:33.049
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.052
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.057
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.057
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.059
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.060
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.061
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.062
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.063
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.063
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.065
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.065
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.067
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 150150150]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.067
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.069
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.070
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.074
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.076
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.079
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.079
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.081
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:33.083
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.253
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.254
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.528
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.529
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.533
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.534
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.546
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.547
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.564
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.565
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.597
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.598
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.600
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.600
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.605
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.606
!MESSAGE XSCT Command: [version -server], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.612
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.612
!MESSAGE XSCT Command: [version], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.613
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.614
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.618
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.619
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.631
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.632
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.637
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.637
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.649
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.650
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.654
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.654
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.666
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.667
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.670
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.671
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.683
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.683
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.695
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.696
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.697
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.698
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.701
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "150150150",
"Dbg_Clk": "",
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.702
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.723
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.724
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.771
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.772
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.796
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:35.797
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:38.223
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:38.302
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:38.487
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:38.487
!MESSAGE XSCT Command: [con], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:38.490
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:46.026
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-109

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 11:48:46.028
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-109
!SESSION 2024-08-19 15:08:23.086 -----------------------------------------------
eclipse.buildId=2017.4
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk

!ENTRY org.eclipse.ui 2 0 2024-08-19 15:08:34.454
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-19 15:08:34.454
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2024-08-19 15:08:34.983
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-19 15:08:34.983
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:41.410
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:41.410
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:43.532
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:43.532
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:43.533
!MESSAGE XSCT Command: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:43.534
!MESSAGE XSCT command with result: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:43.547
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-19 15:08:45.361
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-1
!SESSION 2024-08-20 13:08:54.156 -----------------------------------------------
eclipse.buildId=2017.4
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk

!ENTRY org.eclipse.ui 2 0 2024-08-20 13:09:08.764
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-20 13:09:08.764
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2024-08-20 13:09:09.390
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-20 13:09:09.390
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:17.414
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:17.415
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:17.423
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:17.423
!MESSAGE XSCT Command: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:20.616
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:20.617
!MESSAGE XSCT command with result: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:20.637
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:23.118
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:30.655
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:30.659
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "HDLC_DPA_i/microblaze_0:HDLC_DPA_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:30.661
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:30.677
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"FIFO": {"hier_name": "FIFO",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"RXD_F1_F2_FILTER": {"hier_name": "RXD_F1_F2_FILTER",
"type": "F1_F2_FILTER",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_selectio_wiz_0": {"hier_name": "RXD_IDELAY_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_slave": {"hier_name": "RXD_IDELAY_block_slave",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_0": {"hier_name": "RXD_IDELAY_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_1": {"hier_name": "RXD_IDELAY_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_axi_clock_converter_1": {"hier_name": "RXD_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"RXD_axis_clock_converter_0": {"hier_name": "RXD_axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"RXD_bitslip_Generator_Master": {"hier_name": "RXD_bitslip_Generator_Master",
"type": "bitslip_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_diff_to_diff": {"hier_name": "RXD_diff_to_diff",
"type": "diff_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_inverse_reverse_master": {"hier_name": "RXD_inverse_reverse_master",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_rx_controller_SCURVE": {"hier_name": "RXD_rx_controller_SCURVE",
"type": "rx_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_xlconstant_2": {"hier_name": "RXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"S_to_diff_1": {"hier_name": "S_to_diff_1",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_AP_Generator_0": {"hier_name": "TXD_AP_Generator_0",
"type": "AP_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_SC_try_v1_0_0": {"hier_name": "TXD_SC_try_v1_0_0",
"type": "SC_try_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_S_to_diff_0": {"hier_name": "TXD_S_to_diff_0",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_TX_SERIALIZER": {"hier_name": "TXD_TX_SERIALIZER",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"TXD_axis_clock_converter_1": {"hier_name": "TXD_axis_clock_converter_1",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"TXD_clock_converter_SC_TRY": {"hier_name": "TXD_clock_converter_SC_TRY",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_inverse_reverse_TX": {"hier_name": "TXD_inverse_reverse_TX",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"hier_name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"type": "TX_CONTROLLER_SCURVE",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_axi_clock_converter_1": {"hier_name": "TXD_tx_controller_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_xlconstant_0": {"hier_name": "TXD_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_1": {"hier_name": "TXD_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_2": {"hier_name": "TXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlslice_0": {"hier_name": "TXD_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_clock_converter_0": {"hier_name": "axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"bit_slip": {"hier_name": "bit_slip",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"blk_mem_gen_0": {"hier_name": "blk_mem_gen_0",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"dpa_hier_axi_clock_converter_1": {"hier_name": "dpa_hier_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"dpa_hier_dpa_controller_v1_0_0": {"hier_name": "dpa_hier_dpa_controller_v1_0_0",
"type": "dpa_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"idelayctrl_inst": {"hier_name": "idelayctrl_inst",
"type": "util_idelay_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_1": {"hier_name": "proc_sys_reset_1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"success_master": {"hier_name": "success_master",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_TU_TXD_BUS": {"hier_name": "trigger_logic_block_TU_TXD_BUS",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"hier_name": "trigger_logic_block_Trigger_Bits_Controller_0",
"type": "Trigger_Bits_Controller",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_axi_clock_converter_0": {"hier_name": "trigger_logic_block_axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"trigger_logic_block_selectio_wiz_0": {"hier_name": "trigger_logic_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_util_vector_logic_0": {"hier_name": "trigger_logic_block_util_vector_logic_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_0": {"hier_name": "trigger_logic_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_1": {"hier_name": "trigger_logic_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_2": {"hier_name": "trigger_logic_block_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_3": {"hier_name": "xlconstant_3",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:30.781
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:30.783
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7k325t",
"family": "kintex7",
"timestamp": "Mon Aug 19 01:59:16 2024",
"vivado_version": "2017.4",
"part": "xc7k325tffg900-2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:32.470
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:32.473
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:32.514
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:32.517
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:32.519
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:32.521
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:49.999
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.297
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.301
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.683
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.686
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.692
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.707
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.709
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.730
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:52.731
!MESSAGE XSCT Command: [fpga -file D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:55.555
!MESSAGE XSCT command with result: [fpga -file D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:56.362
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:09:56.364
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY org.eclipse.debug.ui 4 0 2024-08-20 13:10:16.110
!MESSAGE Launch shortcut 'com.xilinx.sdk.launch.remote.shortcut' enablement expression caused exception. Shortcut was removed.
!STACK 1
org.eclipse.core.runtime.CoreException: No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.core.internal.resources.File
	at org.eclipse.core.internal.expressions.TypeExtensionManager.getProperty(TypeExtensionManager.java:127)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:97)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.IterateExpression.evaluate(IterateExpression.java:160)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:75)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.EnablementExpression.evaluate(EnablementExpression.java:55)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchShortcutExtension.evalEnablementExpression(LaunchShortcutExtension.java:281)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchConfigurationManager.getApplicableConfigurationTypes(LaunchConfigurationManager.java:736)
	at org.eclipse.debug.internal.ui.launchConfigurations.LaunchConfigurationManager.getApplicableLaunchConfigurations(LaunchConfigurationManager.java:773)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getParticipatingLaunchConfigurations(LaunchingResourceManager.java:507)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.getLabel(LaunchingResourceManager.java:324)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager.computeLabels(LaunchingResourceManager.java:244)
	at org.eclipse.debug.internal.ui.contextlaunching.LaunchingResourceManager$1$1.run(LaunchingResourceManager.java:142)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
!SUBENTRY 1 org.eclipse.core.expressions 4 201 2024-08-20 13:10:16.113
!MESSAGE No property tester contributes a property org.eclipse.jdt.launching.isContainer to type class org.eclipse.core.internal.resources.File

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:10:50.313
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.317
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.323
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.324
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.421
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"FIFO": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"RXD_rx_controller_SCURVE": {},
"TXD_SC_try_v1_0_0": {},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {},
"axi_bram_ctrl_0": {},
"axi_ethernet_0": {},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"bit_slip": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"dpa_hier_dpa_controller_v1_0_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "6",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "6",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
"success_master": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trigger_logic_block_Trigger_Bits_Controller_0": {},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.433
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.443
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"success_master_S_AXI": {"name": "success_master",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"bit_slip_S_AXI": {"name": "bit_slip",
"base": "0x40040000",
"high": "0x4004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C3FFFF",
"size": "262144",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI": {"name": "FIFO",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI_FULL": {"name": "FIFO",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_SC_try_v1_0_0_s00_axi": {"name": "TXD_SC_try_v1_0_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"RXD_rx_controller_SCURVE_s00_axi": {"name": "RXD_rx_controller_SCURVE",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0_s00_axi": {"name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"base": "0x44A50000",
"high": "0x44A5FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"dpa_hier_dpa_controller_v1_0_0_s00_axi": {"name": "dpa_hier_dpa_controller_v1_0_0",
"base": "0x44A60000",
"high": "0x44A6FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trigger_logic_block_Trigger_Bits_Controller_0_S00_AXI": {"name": "trigger_logic_block_Trigger_Bits_Controller_0",
"base": "0x44A70000",
"high": "0x44A7FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.446
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.450
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.453
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.456
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.456
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.458
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.459
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.461
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.462
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.464
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.464
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.466
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.467
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.469
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.469
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.471
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 150150150]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.472
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.473
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.474
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.479
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.480
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.485
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.486
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.501
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.502
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.522
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.524
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.539
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.541
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.542
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.543
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.549
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.550
!MESSAGE XSCT Command: [version -server], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.551
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.551
!MESSAGE XSCT Command: [version], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.553
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.556
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.561
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.562
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.577
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.578
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.584
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.585
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.601
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.602
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.608
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.608
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.624
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.625
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.631
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.631
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.647
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.647
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.664
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.665
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.666
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.667
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.670
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "150150150",
"Dbg_Clk": "",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.672
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.699
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.700
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.733
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.734
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.761
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:50.762
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:53.472
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:53.566
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:53.601
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:53.602
!MESSAGE XSCT Command: [con], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:10:53.607
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:42.832
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-88

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:42.848
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-88

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:17:43.856
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.857
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.861
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.861
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.872
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.873
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.878
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.878
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.895
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.895
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.922
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.923
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.948
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.949
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.950
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.951
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.956
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.956
!MESSAGE XSCT Command: [version -server], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.963
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.963
!MESSAGE XSCT Command: [version], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.964
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.964
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.970
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.971
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.988
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.989
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.997
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:43.998
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.020
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.020
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.028
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.028
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.049
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.050
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.056
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.056
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.072
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.072
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.091
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.092
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.093
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.093
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.121
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.121
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.154
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.155
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.183
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:44.183
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:46.837
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:46.868
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:46.916
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:46.917
!MESSAGE XSCT Command: [con], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:17:46.920
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:21.673
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-128

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:21.676
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-128

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:19:22.676
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.677
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.681
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.682
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.691
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.697
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.697
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.714
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.715
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.753
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.753
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.799
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.800
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.801
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.801
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.807
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.807
!MESSAGE XSCT Command: [version -server], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.808
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.809
!MESSAGE XSCT Command: [version], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.809
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.810
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.816
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.816
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.832
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.833
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.839
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.840
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.855
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.857
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.862
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.863
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.880
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.880
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.885
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.886
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.902
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.902
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.919
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.920
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.930
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.931
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.960
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:22.960
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:23.002
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:23.002
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:23.031
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:23.031
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:25.707
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:25.744
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:25.784
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:25.784
!MESSAGE XSCT Command: [con], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:19:25.793
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:21:58.230
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:21:58.234
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.831
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.832
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.832
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.839
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.839
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.844
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.845
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.857
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.859
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.876
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:14.876
!MESSAGE XSCT Command: [fpga -file D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:17.719
!MESSAGE XSCT command with result: [fpga -file D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:18.529
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:22:18.533
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf ], Result: [null, axi_bram_ctrl_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:29.301
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-174

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:29.323
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-174

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:24:30.343
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.344
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.348
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.348
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.358
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.358
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.363
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.365
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.379
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.381
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.406
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.406
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.419
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.420
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.421
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.422
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.429
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.429
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.431
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.431
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.432
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.433
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.438
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.439
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.454
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.455
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.461
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.461
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.476
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.476
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.483
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.483
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.500
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.500
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.505
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.505
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.520
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.520
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.537
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.538
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.540
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.541
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.568
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.569
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.607
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.607
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.636
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:30.637
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:33.333
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:33.373
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:33.410
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:33.412
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:24:33.416
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:44.727
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-220

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:44.730
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-220

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:49:45.734
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.735
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.738
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.739
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.748
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.750
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.755
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.756
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.771
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.771
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.794
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.796
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.813
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.813
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.814
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.815
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.820
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.821
!MESSAGE XSCT Command: [version -server], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.827
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.827
!MESSAGE XSCT Command: [version], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.827
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.828
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.833
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.834
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.851
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.851
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.857
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.858
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.874
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.874
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.879
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.880
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.895
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.896
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.901
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.901
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.917
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.917
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.934
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.936
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.936
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.937
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.964
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:45.965
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:46.000
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:46.001
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:46.029
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:46.029
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:48.731
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:48.773
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:48.820
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:48.820
!MESSAGE XSCT Command: [con], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:49:48.825
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:32.407
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-262

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:32.410
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-262

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:52:33.414
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.415
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.420
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.420
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.431
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.432
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.437
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.437
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.453
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.453
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.476
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.476
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.492
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.492
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.493
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.494
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.499
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.499
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.501
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.501
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.502
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.502
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.507
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.508
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.524
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.524
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.530
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.530
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.546
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.547
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.553
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.553
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.570
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.570
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.576
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.576
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.593
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.593
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.610
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.610
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.612
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.612
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.640
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.640
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.680
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.681
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.709
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:33.709
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:36.413
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:36.477
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:36.514
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:36.515
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:52:36.521
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:38.936
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-303

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:38.938
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-303

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:55:39.939
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.940
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.944
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.944
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.954
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.955
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.960
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.961
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.976
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:39.977
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.001
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.002
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.049
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.050
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.051
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.052
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.058
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.058
!MESSAGE XSCT Command: [version -server], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.063
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.063
!MESSAGE XSCT Command: [version], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.064
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.064
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.070
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.071
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.087
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.087
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.093
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.093
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.109
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.109
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.114
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.115
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.130
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.131
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.137
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.137
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.152
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.153
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.169
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.169
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.171
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.171
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.198
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.199
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.226
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.226
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.254
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:40.254
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:42.953
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:43.015
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:43.052
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:43.053
!MESSAGE XSCT Command: [con], Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:55:43.058
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-22

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:44.917
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-347

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:44.919
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-347

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 13:57:45.921
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.923
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.927
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.927
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.937
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.938
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.944
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.944
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.959
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.959
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.982
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.983
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.999
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:45.999
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.000
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.001
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.007
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.007
!MESSAGE XSCT Command: [version -server], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.009
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.009
!MESSAGE XSCT Command: [version], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.009
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.010
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.015
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.015
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.031
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.031
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.037
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.037
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.054
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.055
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.061
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.061
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.076
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.077
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.082
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.083
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.097
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.098
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.115
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.116
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.117
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.117
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.144
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.145
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.174
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.174
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.223
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:46.223
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:48.913
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:48.974
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:49.013
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:49.013
!MESSAGE XSCT Command: [con], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 13:57:49.017
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:16.771
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-387

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:16.774
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-387

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 14:00:17.779
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.780
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.784
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.784
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.803
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.803
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.809
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.810
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.827
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.827
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.851
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.851
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.871
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.872
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.873
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.873
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.879
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.879
!MESSAGE XSCT Command: [version -server], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.881
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.881
!MESSAGE XSCT Command: [version], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.882
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.882
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.888
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.888
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.903
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.905
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.909
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.909
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.926
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.927
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.934
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.934
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.949
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.950
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.954
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.955
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.970
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.971
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.988
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.989
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.990
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:17.990
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:18.018
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:18.019
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:18.060
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:18.061
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:18.089
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:18.089
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:20.799
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:20.860
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:20.901
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:20.901
!MESSAGE XSCT Command: [con], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:00:20.905
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:31.570
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-428

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:31.573
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-428

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 14:02:32.574
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.574
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.580
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.580
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.598
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.599
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.606
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.606
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.622
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.622
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.648
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.649
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.669
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.669
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.672
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.672
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.677
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.678
!MESSAGE XSCT Command: [version -server], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.679
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.680
!MESSAGE XSCT Command: [version], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.680
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.681
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.687
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.687
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.701
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.703
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.708
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.708
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.724
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.725
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.731
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.731
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.748
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.749
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.754
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.754
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.769
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.770
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.787
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.787
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.788
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.788
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.817
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.817
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.844
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.844
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.872
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:32.872
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:35.555
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:35.608
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:35.647
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:35.648
!MESSAGE XSCT Command: [con], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:02:35.651
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:31.215
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-469

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:31.219
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-469

!ENTRY com.xilinx.sdk.utils 1 0 2024-08-20 14:19:32.225
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.225
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.229
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.229
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.240
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.240
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.246
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.246
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.262
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.262
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.287
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==0} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.287
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.318
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.319
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.320
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.320
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.325
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.326
!MESSAGE XSCT Command: [version -server], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.327
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.4]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.327
!MESSAGE XSCT Command: [version], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.328
!MESSAGE XSCT command with result: [version], Result: [null, 2017.4]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.329
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.334
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.335
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.352
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.352
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.357
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.358
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.373
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.374
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.381
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.381
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.396
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.396
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.402
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT1 210203A250A9A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.402
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.418
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A" && level==1}], Result: [null,      2  xc7k325t (idcode 43651093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.419
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.435
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT1 210203A250A9A" && level == 0}], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.435
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.436
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.437
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.466
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.467
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.515
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.515
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.542
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:32.543
!MESSAGE XSCT Command: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:35.253
!MESSAGE XSCT command with result: [dow D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/ME0/Debug/ME0.elf], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:35.324
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:35.372
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A250A9A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:35.373
!MESSAGE XSCT Command: [con], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:19:35.378
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:31:36.715
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-506

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-20 14:31:36.718
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-506
!SESSION 2024-08-28 09:54:51.549 -----------------------------------------------
eclipse.buildId=2017.4
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk

!ENTRY org.eclipse.ui 2 0 2024-08-28 09:55:06.007
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-28 09:55:06.007
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2024-08-28 09:55:06.685
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-28 09:55:06.686
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:14.775
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:14.776
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:14.782
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:14.783
!MESSAGE XSCT Command: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:17.872
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:17.873
!MESSAGE XSCT command with result: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:17.901
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 09:55:20.329
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0_V2/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-4
!SESSION 2024-08-28 16:10:07.748 -----------------------------------------------
eclipse.buildId=2017.4
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_GB
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk

!ENTRY org.eclipse.ui 2 0 2024-08-28 16:10:21.176
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-28 16:10:21.176
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2024-08-28 16:10:21.883
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2024-08-28 16:10:21.883
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:31.322
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:31.323
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:31.329
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:31.330
!MESSAGE XSCT Command: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:34.155
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:34.156
!MESSAGE XSCT command with result: [setws D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:34.170
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:36.561
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:36.636
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.031
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.044
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.047
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, {"device": "7k325t",
"family": "kintex7",
"timestamp": "Mon Aug 19 01:59:16 2024",
"vivado_version": "2017.4",
"part": "xc7k325tffg900-2",
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.049
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.062
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, {"FIFO": {"hier_name": "FIFO",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"RXD_F1_F2_FILTER": {"hier_name": "RXD_F1_F2_FILTER",
"type": "F1_F2_FILTER",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_selectio_wiz_0": {"hier_name": "RXD_IDELAY_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_slave": {"hier_name": "RXD_IDELAY_block_slave",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_0": {"hier_name": "RXD_IDELAY_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_1": {"hier_name": "RXD_IDELAY_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_axi_clock_converter_1": {"hier_name": "RXD_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"RXD_axis_clock_converter_0": {"hier_name": "RXD_axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"RXD_bitslip_Generator_Master": {"hier_name": "RXD_bitslip_Generator_Master",
"type": "bitslip_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_diff_to_diff": {"hier_name": "RXD_diff_to_diff",
"type": "diff_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_inverse_reverse_master": {"hier_name": "RXD_inverse_reverse_master",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_rx_controller_SCURVE": {"hier_name": "RXD_rx_controller_SCURVE",
"type": "rx_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_xlconstant_2": {"hier_name": "RXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"S_to_diff_1": {"hier_name": "S_to_diff_1",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_AP_Generator_0": {"hier_name": "TXD_AP_Generator_0",
"type": "AP_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_SC_try_v1_0_0": {"hier_name": "TXD_SC_try_v1_0_0",
"type": "SC_try_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_S_to_diff_0": {"hier_name": "TXD_S_to_diff_0",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_TX_SERIALIZER": {"hier_name": "TXD_TX_SERIALIZER",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"TXD_axis_clock_converter_1": {"hier_name": "TXD_axis_clock_converter_1",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"TXD_clock_converter_SC_TRY": {"hier_name": "TXD_clock_converter_SC_TRY",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_inverse_reverse_TX": {"hier_name": "TXD_inverse_reverse_TX",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"hier_name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"type": "TX_CONTROLLER_SCURVE",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_axi_clock_converter_1": {"hier_name": "TXD_tx_controller_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_xlconstant_0": {"hier_name": "TXD_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_1": {"hier_name": "TXD_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_2": {"hier_name": "TXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlslice_0": {"hier_name": "TXD_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_clock_converter_0": {"hier_name": "axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"bit_slip": {"hier_name": "bit_slip",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"blk_mem_gen_0": {"hier_name": "blk_mem_gen_0",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"dpa_hier_axi_clock_converter_1": {"hier_name": "dpa_hier_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"dpa_hier_dpa_controller_v1_0_0": {"hier_name": "dpa_hier_dpa_controller_v1_0_0",
"type": "dpa_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"idelayctrl_inst": {"hier_name": "idelayctrl_inst",
"type": "util_idelay_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_1": {"hier_name": "proc_sys_reset_1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"success_master": {"hier_name": "success_master",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_TU_TXD_BUS": {"hier_name": "trigger_logic_block_TU_TXD_BUS",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"hier_name": "trigger_logic_block_Trigger_Bits_Controller_0",
"type": "Trigger_Bits_Controller",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_axi_clock_converter_0": {"hier_name": "trigger_logic_block_axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"trigger_logic_block_selectio_wiz_0": {"hier_name": "trigger_logic_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_util_vector_logic_0": {"hier_name": "trigger_logic_block_util_vector_logic_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_0": {"hier_name": "trigger_logic_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_1": {"hier_name": "trigger_logic_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_2": {"hier_name": "trigger_logic_block_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_3": {"hier_name": "xlconstant_3",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.156
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.165
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"success_master_S_AXI": {"name": "success_master",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"bit_slip_S_AXI": {"name": "bit_slip",
"base": "0x40040000",
"high": "0x4004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C3FFFF",
"size": "262144",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI": {"name": "FIFO",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FIFO_S_AXI_FULL": {"name": "FIFO",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_SC_try_v1_0_0_s00_axi": {"name": "TXD_SC_try_v1_0_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"RXD_rx_controller_SCURVE_s00_axi": {"name": "RXD_rx_controller_SCURVE",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0_s00_axi": {"name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"base": "0x44A50000",
"high": "0x44A5FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"dpa_hier_dpa_controller_v1_0_0_s00_axi": {"name": "dpa_hier_dpa_controller_v1_0_0",
"base": "0x44A60000",
"high": "0x44A6FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trigger_logic_block_Trigger_Bits_Controller_0_S00_AXI": {"name": "trigger_logic_block_Trigger_Bits_Controller_0",
"base": "0x44A70000",
"high": "0x44A7FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.190
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.191
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.222
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:37.303
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"FIFO": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"RXD_rx_controller_SCURVE": {},
"TXD_SC_try_v1_0_0": {},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {},
"axi_bram_ctrl_0": {},
"axi_ethernet_0": {},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"bit_slip": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"dpa_hier_dpa_controller_v1_0_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "6",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "6",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "6",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
"success_master": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trigger_logic_block_Trigger_Bits_Controller_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.814
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.833
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"FIFO": {"hier_name": "FIFO",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"RXD_F1_F2_FILTER": {"hier_name": "RXD_F1_F2_FILTER",
"type": "F1_F2_FILTER",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_selectio_wiz_0": {"hier_name": "RXD_IDELAY_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_slave": {"hier_name": "RXD_IDELAY_block_slave",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_0": {"hier_name": "RXD_IDELAY_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_IDELAY_block_xlconstant_1": {"hier_name": "RXD_IDELAY_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"RXD_axi_clock_converter_1": {"hier_name": "RXD_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"RXD_axis_clock_converter_0": {"hier_name": "RXD_axis_clock_converter_0",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"RXD_bitslip_Generator_Master": {"hier_name": "RXD_bitslip_Generator_Master",
"type": "bitslip_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_diff_to_diff": {"hier_name": "RXD_diff_to_diff",
"type": "diff_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_inverse_reverse_master": {"hier_name": "RXD_inverse_reverse_master",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_rx_controller_SCURVE": {"hier_name": "RXD_rx_controller_SCURVE",
"type": "rx_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"RXD_xlconstant_2": {"hier_name": "RXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"S_to_diff_1": {"hier_name": "S_to_diff_1",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_AP_Generator_0": {"hier_name": "TXD_AP_Generator_0",
"type": "AP_Generator",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_SC_try_v1_0_0": {"hier_name": "TXD_SC_try_v1_0_0",
"type": "SC_try_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_S_to_diff_0": {"hier_name": "TXD_S_to_diff_0",
"type": "S_to_diff",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_TX_SERIALIZER": {"hier_name": "TXD_TX_SERIALIZER",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"TXD_axis_clock_converter_1": {"hier_name": "TXD_axis_clock_converter_1",
"type": "axis_clock_converter",
"version": "1.1",
"ip_type": "BUS",
},
"TXD_clock_converter_SC_TRY": {"hier_name": "TXD_clock_converter_SC_TRY",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_inverse_reverse_TX": {"hier_name": "TXD_inverse_reverse_TX",
"type": "inverse_reverse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_TX_CONTROLLER_SCURVE_0": {"hier_name": "TXD_tx_controller_TX_CONTROLLER_SCURVE_0",
"type": "TX_CONTROLLER_SCURVE",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"TXD_tx_controller_axi_clock_converter_1": {"hier_name": "TXD_tx_controller_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"TXD_xlconstant_0": {"hier_name": "TXD_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_1": {"hier_name": "TXD_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlconstant_2": {"hier_name": "TXD_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"TXD_xlslice_0": {"hier_name": "TXD_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"axi_clock_converter_0": {"hier_name": "axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"bit_slip": {"hier_name": "bit_slip",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"blk_mem_gen_0": {"hier_name": "blk_mem_gen_0",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"dpa_hier_axi_clock_converter_1": {"hier_name": "dpa_hier_axi_clock_converter_1",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"dpa_hier_dpa_controller_v1_0_0": {"hier_name": "dpa_hier_dpa_controller_v1_0_0",
"type": "dpa_controller_v1_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"idelayctrl_inst": {"hier_name": "idelayctrl_inst",
"type": "util_idelay_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_1": {"hier_name": "proc_sys_reset_1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"success_master": {"hier_name": "success_master",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_TU_TXD_BUS": {"hier_name": "trigger_logic_block_TU_TXD_BUS",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_Trigger_Bits_Controller_0": {"hier_name": "trigger_logic_block_Trigger_Bits_Controller_0",
"type": "Trigger_Bits_Controller",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_axi_clock_converter_0": {"hier_name": "trigger_logic_block_axi_clock_converter_0",
"type": "axi_clock_converter",
"version": "2.1",
"ip_type": "BUS",
},
"trigger_logic_block_selectio_wiz_0": {"hier_name": "trigger_logic_block_selectio_wiz_0",
"type": "selectio_wiz",
"version": "5.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_util_vector_logic_0": {"hier_name": "trigger_logic_block_util_vector_logic_0",
"type": "util_vector_logic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_0": {"hier_name": "trigger_logic_block_xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_1": {"hier_name": "trigger_logic_block_xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trigger_logic_block_xlconstant_2": {"hier_name": "trigger_logic_block_xlconstant_2",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_3": {"hier_name": "xlconstant_3",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.838
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.847
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos901_xilinx_v1_1": {"name": "freertos901_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/bsp/freertos901_xilinx_v1_1",
},
"standalone_v6_5": {"name": "standalone",
"version": "6.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/bsp/standalone_v6_5",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.866
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.883
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.883
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.887
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.888
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.932
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos901_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
"lwip141": {"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "true",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.939
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.941
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.943
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.945
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.946
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.948
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.949
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:45.995
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos901_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
"lwip141": {"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "true",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.003
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.004
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.005
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.007
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.008
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.010
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.011
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.013
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.013
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.015
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "freertos901_xilinx",
"osver": "1.1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.016
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.058
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/ME0_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"freertos901_xilinx": {"PSU_TTC0_Select": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC0 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC0_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC0 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC1 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC1_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC1 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC2 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC2_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC2 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select": {"category": "tick_setup",
"value": "false",
"default": "false",
"type": "bool",
"desc": "psu_cortexr5 only: Set it to true to use TTC3 for tick interrupt generation",
"permit": "",
"options": {},
"range": "",
},
"PSU_TTC3_Select_Cntr": {"category": "tick_setup",
"value": "0",
"default": "0",
"type": "int",
"desc": "psu_cortexr5 only: Selects the TTC3 counter to be used for tick generation. Allowed range is 0-2",
"permit": "",
"options": {},
"range": "",
},
"check_for_stack_overflow": {"category": "kernel_features",
"value": "2",
"default": "2",
"type": "int",
"desc": "Set to 0 for no overflow checking.  Set to 1 to include basic run time task stack checking.  Set to 2 to include more comprehensive run time task stack checking.",
"permit": "",
"options": {},
"range": "",
},
"enable_stm_event_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable event tracing through System Trace Macrocell avaialable on Zynq MPSoC. This is supported only for Cortex A53 and R5 processors",
"permit": "user",
"options": {},
"range": "",
},
"enable_timer_tick_trace": {"category": "enable_stm_event_trace",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable tracing of timer tick events",
"permit": "user",
"options": {},
"range": "",
},
"hook_functions": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude application defined hook (callback) functions.  Callback functions must be defined by the application that is using FreeRTOS",
"permit": "none",
"options": {},
"range": "",
},
"idle_yield": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true if the Idle task should yield if another idle priority task is able to run, or false if the idle task should always use its entire time slice unless it is preempted.",
"permit": "",
"options": {},
"range": "",
},
"kernel_behavior": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Parameters relating to the kernel behavior",
"permit": "none",
"options": {},
"range": "",
},
"kernel_features": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Include or exclude kernel features",
"permit": "none",
"options": {},
"range": "",
},
"max_api_call_interrupt_priority": {"category": "kernel_behavior",
"value": "18",
"default": "18",
"type": "int",
"desc": "The maximum interrupt priority from which interrupt safe FreeRTOS API calls can be made.",
"permit": "",
"options": {},
"range": "",
},
"max_priorities": {"category": "kernel_behavior",
"value": "8",
"default": "8",
"type": "int",
"desc": "The number of task priorities that will be available.  Priorities can be assigned from zero to (max_priorities - 1)",
"permit": "",
"options": {},
"range": "",
},
"max_task_name_len": {"category": "kernel_behavior",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of characters that can be in the name of a task.",
"permit": "",
"options": {},
"range": "",
},
"minimal_stack_size": {"category": "kernel_behavior",
"value": "200",
"default": "200",
"type": "int",
"desc": "The size of the stack allocated to the Idle task. Also used by standard demo and test tasks found in the main FreeRTOS download.",
"permit": "",
"options": {},
"range": "",
},
"num_thread_local_storage_pointers": {"category": "kernel_features",
"value": "0",
"default": "0",
"type": "int",
"desc": "Sets the number of pointers each task has to store thread local values.",
"permit": "",
"options": {},
"range": "",
},
"queue_registry_size": {"category": "kernel_features",
"value": "10",
"default": "10",
"type": "int",
"desc": "The maximum number of queues that can be registered at any one time. Only registered queues can be viewed in the Eclipse/GDB kernel aware debugger plug-in.",
"permit": "",
"options": {},
"range": "",
},
"software_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Options relating to the software timers functionality",
"permit": "user",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stm_channel": {"category": "enable_stm_event_trace",
"value": "0",
"default": "0",
"type": "int",
"desc": "STM channel to use for trace. Valid channels are 0-65535",
"permit": "",
"options": {},
"range": "",
},
"tick_rate": {"category": "kernel_behavior",
"value": "100",
"default": "100",
"type": "int",
"desc": "Number of RTOS ticks per sec",
"permit": "",
"options": {},
"range": "",
},
"tick_setup": {"category": "tick_setup",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Configuration for enabling tick timer",
"permit": "user",
"options": {},
"range": "",
},
"timer_command_queue_length": {"category": "software_timers",
"value": "10",
"default": "10",
"type": "int",
"desc": "The number of commands the timer command queue can hold at any one time.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_priority": {"category": "software_timers",
"value": "(configMAX_PRIORITIES - 1)",
"default": "(configMAX_PRIORITIES - 1)",
"type": "string",
"desc": "The priority at which the software timer service/daemon task will execute.",
"permit": "",
"options": {},
"range": "",
},
"timer_task_stack_depth": {"category": "software_timers",
"value": "(configMINIMAL_STACK_SIZE)",
"default": "(configMINIMAL_STACK_SIZE)",
"type": "string",
"desc": "The size of the stack allocated to the timer service/daemon task.",
"permit": "",
"options": {},
"range": "",
},
"total_heap_size": {"category": "kernel_behavior",
"value": "65536",
"default": "65536",
"type": "int",
"desc": "Sets the amount of RAM reserved for use by FreeRTOS - used when tasks, queues, semaphores and event groups are created.",
"permit": "",
"options": {},
"range": "",
},
"use_counting_semaphores": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include counting semaphore functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_freertos_asserts": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Defines configASSERT() to assist development and debugging.  The application can override the default implementation of vApplicationAssert( char *pcFile, uint32_t ulLine )",
"permit": "",
"options": {},
"range": "",
},
"use_idle_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationIdleHook() on each iteration of the idle task.  The application must provide an implementation of vApplicationIdleHook().",
"permit": "",
"options": {},
"range": "",
},
"use_malloc_failed_hook": {"category": "hook_functions",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Only used if a FreeRTOS memory manager (heap_n.c) is included in the project.  Set to true for the kernel to call vApplicationMallocFailedHookHook() if there is insufficient FreeRTOS heap available for a task, queue or semaphore to be created.  The application can override the default implementation of vApplicationMallocFailedHook().",
"permit": "",
"options": {},
"range": "",
},
"use_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include mutex functionality, or false to exclude mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_newlib_reent": {"category": "kernel_features",
"value": "false",
"default": "false",
"type": "bool",
"desc": "When true each task will have its own Newlib reent structure.",
"permit": "",
"options": {},
"range": "",
},
"use_port_optimized_task_selection": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true task selection will be faster at the cost of limiting the maximum number of unique priorities to 32.",
"permit": "",
"options": {},
"range": "",
},
"use_preemption": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to use the preemptive scheduler, or false to use the cooperative scheduler.",
"permit": "",
"options": {},
"range": "",
},
"use_queue_sets": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include queue set functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_recursive_mutexes": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include recursive mutex functionality, or false to exclude recursive mutex functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_stats_formatting_functions": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to 1 to include the vTaskList() and vTaskGetRunTimeStats() functions, which format run-time data into human readable text.",
"permit": "",
"options": {},
"range": "",
},
"use_task_notifications": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include direct to task notification functionality.",
"permit": "",
"options": {},
"range": "",
},
"use_tick_hook": {"category": "hook_functions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Set to true for the kernel to call vApplicationTickHook() during each tick interrupt.  The application must provide an implementation of vApplicationTickHook().",
"permit": "",
"options": {},
"range": "",
},
"use_timers": {"category": "software_timers",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include software timer functionality, or false to exclude software timer functionality",
"permit": "",
"options": {},
"range": "",
},
"use_timeslicing": {"category": "kernel_behavior",
"value": "true",
"default": "true",
"type": "bool",
"desc": "When true equal priority ready tasks will share CPU time with a context switch on each tick interrupt.",
"permit": "",
"options": {},
"range": "",
},
"use_trace_facility": {"category": "kernel_features",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Set to true to include the legacy trace functionality, and a few other features.  traceMACROS are the preferred method of tracing now.",
"permit": "",
"options": {},
"range": "",
},
},
"lwip141": {"api_mode": {"category": "",
"value": "SOCKET_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "true",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.060
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.062
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.068
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.070
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.070
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.397
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.399
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.420
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.423
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:46.437
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:52.502
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:52.503
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:53.477
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:53.479
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:55.410
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:55.413
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:55.622
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:55.623
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:56.340
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:10:56.341
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:00.941
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:00.942
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:01.117
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:01.118
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:01.336
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:01.338
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:03.913
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:03.915
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:04.245
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:04.246
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:04.852
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:04.854
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:05.460
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:05.462
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:06.477
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:06.478
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:07.709
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:07.710
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:08.445
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:08.446
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:08.613
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:08.615
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:08.789
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:08.791
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.615
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.620
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, {"microblaze_0": {"freertos901_xilinx_v1_1": {"name": "freertos901_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/ThirdParty/bsp/freertos901_xilinx_v1_1",
},
"standalone_v6_5": {"name": "standalone",
"version": "6.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/bsp/standalone_v6_5",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.625
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.626
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.628
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.643
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.643
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.645
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.646
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.648
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:21.648
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.002
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.003
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.020
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.021
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.034
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.036
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.039
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.039
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.040
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.041
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.055
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.057
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.058
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.059
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:22.072
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/practical_work/CERN_Related/VFAT3_Testbench/ME0/VBV3_ME0/VBV3_HDLC_FIXED.sdk/HDLC_DPA_wrapper_hw_platform_1/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:51.869
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2024-08-28 16:11:52.162
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "C:/Xilinx/SDK/2017.4/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main
