
---------- Begin Simulation Statistics ----------
final_tick                                47954266500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168595                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   341984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.72                       # Real time elapsed on the host
host_tick_rate                              559415170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14452295                       # Number of instructions simulated
sim_ops                                      29315582                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047954                       # Number of seconds simulated
sim_ticks                                 47954266500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    285                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              9.590853                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5686978                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2459484                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35063                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493533                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          536                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       55301475                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.104266                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5345698                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          606                       # TLB misses on write requests
system.cpu0.numCycles                        95908533                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40607058                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4452295                       # Number of instructions committed
system.cpu1.committedOps                      8338040                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             21.541359                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2727499                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     710867                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2023                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4151263                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        15777                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       82046769                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.046422                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1734786                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.numCycles                        95908487                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3979436     47.73%     47.75% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.76% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     47.77% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.78% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.79% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.79% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.80% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.80% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.82% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.83% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.39%     50.22% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.60%     51.83% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     51.84% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4015240     48.16%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8338040                       # Class of committed instruction
system.cpu1.tickCycles                       13861718                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       760380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1521802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2054171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4108408                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            697                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             231372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       538451                       # Transaction distribution
system.membus.trans_dist::CleanEvict           221929                       # Transaction distribution
system.membus.trans_dist::ReadExReq            530050                       # Transaction distribution
system.membus.trans_dist::ReadExResp           530049                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        231372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2283223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2283223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2283223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     83191808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     83191808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83191808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            761422                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  761422    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              761422                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3960601000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4053569500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4212300                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4212300                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4212300                       # number of overall hits
system.cpu0.icache.overall_hits::total        4212300                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1133240                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1133240                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1133240                       # number of overall misses
system.cpu0.icache.overall_misses::total      1133240                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  27724030000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  27724030000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  27724030000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  27724030000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5345540                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5345540                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5345540                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5345540                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.211997                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.211997                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.211997                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.211997                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24464.394127                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24464.394127                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24464.394127                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24464.394127                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1133223                       # number of writebacks
system.cpu0.icache.writebacks::total          1133223                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1133240                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1133240                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1133240                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1133240                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  26590791000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  26590791000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  26590791000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  26590791000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.211997                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.211997                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.211997                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.211997                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23464.395009                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23464.395009                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23464.395009                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23464.395009                       # average overall mshr miss latency
system.cpu0.icache.replacements               1133223                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4212300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4212300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1133240                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1133240                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  27724030000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  27724030000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5345540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5345540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.211997                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.211997                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24464.394127                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24464.394127                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1133240                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1133240                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  26590791000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  26590791000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.211997                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.211997                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23464.395009                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23464.395009                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999712                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5345539                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1133239                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.717045                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999712                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43897559                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43897559                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3324428                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3324428                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3325390                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3325390                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       463002                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        463002                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       464094                       # number of overall misses
system.cpu0.dcache.overall_misses::total       464094                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14799813000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14799813000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14799813000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14799813000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3787430                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3787430                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3789484                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3789484                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122247                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122247                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122469                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122469                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31964.900800                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31964.900800                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31889.688296                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31889.688296                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       174225                       # number of writebacks
system.cpu0.dcache.writebacks::total           174225                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        77248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        77248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        77248                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        77248                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386791                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386791                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11727013500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11727013500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11799597000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11799597000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101851                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101851                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102070                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102070                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 30400.238235                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30400.238235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 30506.389756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30506.389756                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386775                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2072712                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072712                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   9182750500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9182750500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2370329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2370329                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125559                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125559                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30854.253957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30854.253957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12932                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12932                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   8488656000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8488656000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120104                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120104                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 29817.714316                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29817.714316                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1251716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1251716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       165385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       165385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   5617062500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5617062500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116707                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116707                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33963.554736                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33963.554736                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        64316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        64316                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3238357500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3238357500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071321                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071321                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32041.056110                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32041.056110                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          962                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          962                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1092                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1092                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.531646                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.531646                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     72583500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     72583500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 69993.731919                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 69993.731919                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999730                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3712181                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386791                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.597382                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999730                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30702663                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30702663                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1725845                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1725845                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1725845                       # number of overall hits
system.cpu1.icache.overall_hits::total        1725845                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8898                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8898                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8898                       # number of overall misses
system.cpu1.icache.overall_misses::total         8898                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    229361000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    229361000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    229361000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    229361000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1734743                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1734743                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1734743                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1734743                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005129                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005129                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25776.691391                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25776.691391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25776.691391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25776.691391                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8882                       # number of writebacks
system.cpu1.icache.writebacks::total             8882                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8898                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8898                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8898                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8898                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    220463000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220463000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    220463000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220463000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005129                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005129                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005129                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005129                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24776.691391                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24776.691391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24776.691391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24776.691391                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8882                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1725845                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1725845                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8898                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8898                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    229361000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    229361000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1734743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1734743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005129                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005129                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25776.691391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25776.691391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8898                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8898                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    220463000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220463000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24776.691391                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24776.691391                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999698                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1734743                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8898                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           194.958755                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999698                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13886842                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13886842                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3816978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3816978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3816978                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3816978                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1032164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1032164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1032164                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1032164                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  85446405500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  85446405500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  85446405500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  85446405500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4849142                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4849142                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4849142                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4849142                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212855                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212855                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212855                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212855                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82783.748997                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82783.748997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82783.748997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82783.748997                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       511029                       # number of writebacks
system.cpu1.dcache.writebacks::total           511029                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       506856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       506856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       506856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       506856                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       525308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       525308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       525308                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       525308                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  42405836500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  42405836500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  42405836500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  42405836500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108330                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108330                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108330                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108330                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80725.662849                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80725.662849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80725.662849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80725.662849                       # average overall mshr miss latency
system.cpu1.dcache.replacements                525291                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       691929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         691929                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    413448000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    413448000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       708332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       708332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.023157                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023157                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25205.633116                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25205.633116                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    384683000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    384683000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23891.870070                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23891.870070                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3125049                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3125049                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1015761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1015761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85032957500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85032957500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4140810                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4140810                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83713.548266                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83713.548266                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       506554                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       506554                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       509207                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       509207                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42021153500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42021153500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122973                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122973                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82522.733387                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82522.733387                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999718                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4342285                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           525307                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.266185                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999718                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         39318443                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        39318443                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              966952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              299944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18581                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1292815                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             966952                       # number of overall hits
system.l2.overall_hits::.cpu0.data             299944                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7338                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18581                       # number of overall hits
system.l2.overall_hits::total                 1292815                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            166288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             86847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            506727                       # number of demand (read+write) misses
system.l2.demand_misses::total                 761422                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           166288                       # number of overall misses
system.l2.overall_misses::.cpu0.data            86847                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1560                       # number of overall misses
system.l2.overall_misses::.cpu1.data           506727                       # number of overall misses
system.l2.overall_misses::total                761422                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14516118500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   8007529500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    125834500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  41333773000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63983255500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14516118500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   8007529500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    125834500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  41333773000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63983255500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1133240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          525308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2054237                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1133240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         525308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2054237                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.146737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.224532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.175320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.964628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370659                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.146737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.224532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.175320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.964628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370659                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87295.045343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92202.718574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80663.141026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81570.101850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84031.267155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87295.045343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92202.718574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80663.141026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81570.101850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84031.267155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              538451                       # number of writebacks
system.l2.writebacks::total                    538451                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       166288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        86847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       506727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            761422                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       166288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        86847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       506727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           761422                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12853238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   7139059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    110234500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  36266513000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56369045500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12853238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   7139059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    110234500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  36266513000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56369045500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.146737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.224532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.175320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.964628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.146737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.224532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.175320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.964628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370659                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77295.045343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82202.718574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70663.141026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71570.121584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74031.280289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77295.045343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82202.718574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70663.141026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71570.121584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74031.280289                       # average overall mshr miss latency
system.l2.replacements                         760783                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       685254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           685254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       685254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       685254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1142105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1142105                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1142105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1142105                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          294                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           294                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            75115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80257                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         504065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              530050                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2270031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  41115524500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43385555500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       509207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            610307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.257023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.989902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87359.284202                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81567.901957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81851.816810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        25985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       504065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         530050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2010181000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36074884500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38085065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.257023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.989902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77359.284202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71567.921796                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71851.835676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        966952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             974290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       166288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           167848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14516118500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    125834500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14641953000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1133240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1142138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.146737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.175320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.146959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87295.045343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80663.141026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87233.407607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       166288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       167848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12853238500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    110234500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12963473000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.146737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.175320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.146959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77295.045343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70663.141026                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77233.407607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       224829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            238268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        60862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           63524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5737498500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    218248500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5955747000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.213034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.165331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.210489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94270.620420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81986.664162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93755.856054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        60862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        63524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5128878500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    191628500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5320507000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.213034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.165331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.210489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84270.620420                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71986.664162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83755.856054                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.514567                       # Cycle average of tags in use
system.l2.tags.total_refs                     4108113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    761807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.392590                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.117956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      229.721435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      154.482088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.903656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      627.289430                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.224337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.612587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999526                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33629071                       # Number of tag accesses
system.l2.tags.data_accesses                 33629071                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      10642432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5558208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         99840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32430464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48730944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10642432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        99840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10742272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34460864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34460864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         166288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          86847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         506726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              761421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       538451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             538451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        221928783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115906433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2081984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        676279013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1016196213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    221928783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2081984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        224010767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      718619354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            718619354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      718619354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       221928783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115906433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2081984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       676279013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1734815566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    538391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    166288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     84706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    506698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000288364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2005567                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             505657                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      761422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     538451                       # Number of write requests accepted
system.mem_ctrls.readBursts                    761422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   538451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    60                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             51492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             70338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            75240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10722728750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3796260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24958703750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14122.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32872.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   595036                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  480933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                761422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               538451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  590039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  158504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.678692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.156383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.917597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        91764     41.40%     41.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35963     16.23%     57.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16841      7.60%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9749      4.40%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5843      2.64%     72.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5003      2.26%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4444      2.01%     76.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4509      2.03%     78.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        47525     21.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221641                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.613552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.016760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.268447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          32761     97.58%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           749      2.23%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            32      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33575                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.311034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33121     98.65%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.14%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              125      0.37%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              255      0.76%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33575                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48592128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  138880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34455872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48731008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34460864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1013.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       718.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1016.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    718.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   47954239500                       # Total gap between requests
system.mem_ctrls.avgGap                      36891.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10642432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      5421184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        99840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32428672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34455872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 221928782.916531503201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113049044.343113869429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2081983.675008354010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 676241643.691912174225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 718515254.529020905495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       166288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        86847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       506727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       538451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6001309250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3560770000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     46256500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  15350368000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1191012603250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36089.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41000.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29651.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30293.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2211923.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            787884720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            418740300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2867345460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1380209760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3784953120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21181983180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        576979200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30998095740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.409548                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1288670000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1601080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45064516500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            794739120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            422387295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2553713820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1430097300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3784953120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20927454240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        791319360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30704664255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.290562                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1856202500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1601080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44496984000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1443929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1223705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1142105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          449144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           610307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          610306                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1142138                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301792                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3399702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1575906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6162643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    145053568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35905024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     66325504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              248422016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          760783                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34460864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2815020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015733                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2814323     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    697      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2815020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3881563000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         792040324                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13363966                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580275322                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1699908400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  47954266500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
