:: Intro

The Hivek processor is a 2-issue VLIW processor that aims to
save memory by using a variable instruction length.

There are 32 registers, 32 bits each

These are the instruction types:

-------------
-- Type I  --
-------------
sz op    opcode   rd    rs    rt   cond
00 11100 0000000 ddddd ttttt sssss ccc
2 + 5 + 7 + 5 + 5 + 5 + 3 = 32

- arith
add  rd, rs, rt
sub  rd, rs, rt
adc  rd, rs, rt
sbc  rd, rs, rt

- logical
and rd, rs, rt
or  rd, rs, rt
nor rd, rs, rt
xor rd, rs, rt

- shift
sllv rd, rs, rt
srlv rd, rs, rt
srav rd, rs, rt
slli rd, rs, immd5 # shadd rd, r0, rs SLL immd5

- comparison 
cmpeq  pd, rs, rt
cmplt  pd, rs, rt
cmpgt  pd, rs, rt
cmpltu pd, rs, rt
cmpgtu pd, rs, rt

- logical predicate
andp pd, ps, pt
orp  pd, ps, pt
xorp pd, ps, pt
norp pd, ps, pt

- branch
jr rd
jalr rd

- shift and add
shadd rd, rs, rt SHT immd # rd = (rs SHT immd) + rt

-------------
-- Type II --
-------------
sz   op     immd12       rt    rs   cond
00 0tttt iiii iiii iiii sssss ttttt ccc
2 + 5 + 12 + 5 + 5 + 3 = 32

addi  rt, rs, immd
adci  rt, rs, immd
andi  rt, rs, immd
ori   rt, rs, immd

cmpeqi  pt, rs, immd
cmplti  pt, rs, immd
cmpgti  pt, rs, immd
cmpltui pt, rs, immd
cmpgtui pt, rs, immd

    - memory 
lw  rt, rs, immd
sw  rt, rs, immd
lb  rt, rs, immd
sb  rt, rs, immd


--------------
-- Type III --
--------------
sz  op              immd22              cond
00 110 l p  iiii iiii iiii iiii iiii ii ccc
2 + 3 + 1 + 1 + 22 + 3 = 32

j cond

-------------
-- Type IV --
-------------
sz   op    immd27
00 10 l iiii iiii iiii iiii iiii iiii iii
2 + 2 + 1 + 27 = 32
- j
- jal

------------
-- Type V --
------------
00 11101 uuu uuuu u uuuu uuuuu uuuuu uuuuu
00 11110 uuu uuuu u uuuu uuuuu uuuuu uuuuu
00 11111 uuu uuuu u uuuu uuuuu uuuuu uuuuu


00 1pccc iii iii iii
00 01111 000 000 000
00 01111 0000 00000

0 add    rd, rs, rt
1 sub    rd, rs, rt
2 and    rd, rs, rt
3 or     rd, rs, rt
4 cmpeq  pd, rs, rt
5 cmplt  pd, rs, rt
6 cmpgt  pd, rs, rt
7 addhi  rd, rs, rt
8 subhi  rd, rs, rt
9 addi   rd, immd5
A movi   rs, immd5
B lw sp  rs, immd5
C sw sp  rs, immd5
D lw     rd, rs
E sw     rd, rs
F mov    rd, rs

int pc;
void next_pc() {
    if alu_sz_sel = '1' then
        inst_size = '11';
    else
        inst_size = instruction(63-62);
    end if

    sequential_inc = pc + mux248;
    j_tk = restore or j_tk or jr_tk

    if j_tk = '0' then
        pc = sequential_inc;
    else
        if restore = '1' then
            pc = restore_addr;
        else
            if jr_tk = '1' then
                pc = jr_addr;
            else
                pc = j_addr;
            end if;
        end if;
    end if;
}
