

================================================================
== Vivado HLS Report for 'xts_aes_process_data'
================================================================
* Date:           Mon Dec 13 15:29:32 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  2312|  313480|  2312|  313480|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_xts_aes_process_bloc_fu_207  |xts_aes_process_bloc  |  3203|  4828|  3203|  4828|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2176|    2176|        34|          -|          -|    64|    no    |
        | + Loop 1.1  |    32|      32|         2|          -|          -|    16|    no    |
        |- Loop 2     |   128|  311296| 2 ~ 4864 |          -|          -|    64|    no    |
        | + Loop 2.1  |    32|      32|         2|          -|          -|    16|    no    |
        +-------------+------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    147|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     963|   2579|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|     105|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1068|   2971|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_xts_aes_process_bloc_fu_207  |xts_aes_process_bloc  |        0|      0|  963|  2579|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                            |                      |        0|      0|  963|  2579|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln180_fu_283_p2   |     +    |      0|  0|  12|          12|          12|
    |i_1_fu_302_p2         |     +    |      0|  0|  15|           7|           1|
    |i_fu_249_p2           |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_319_p2         |     +    |      0|  0|  15|           5|           1|
    |j_fu_273_p2           |     +    |      0|  0|  15|           5|           1|
    |ap_block_state9       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln258_fu_313_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln297_fu_243_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln299_fu_267_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln306_fu_296_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_308_p2  |   icmp   |      0|  0|  13|          16|          16|
    |xor_ln719_fu_355_p2   |    xor   |      0|  0|  16|          16|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 147|          93|          69|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |blocks_V_address0    |  15|          3|   10|         30|
    |blocks_V_ce0         |  15|          3|    1|          3|
    |blocks_V_d0          |  15|          3|   16|         48|
    |blocks_V_we0         |  15|          3|    1|          3|
    |data_V_blk_n_AR      |   9|          2|    1|          2|
    |data_V_blk_n_R       |   9|          2|    1|          2|
    |i_0_reg_150          |   9|          2|    7|         14|
    |i_op_assign_reg_172  |   9|          2|    7|         14|
    |j_0_i_reg_196        |   9|          2|    5|         10|
    |j_0_reg_161          |   9|          2|    5|         10|
    |p_0111_0_i_reg_184   |   9|          2|    1|          2|
    |tweak_V_address0     |  27|          5|    4|         20|
    |tweak_V_ce0          |  15|          3|    1|          3|
    |tweak_V_d0           |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 245|         53|   77|        225|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln180_reg_404                             |  12|   0|   12|          0|
    |ap_CS_fsm                                     |  15|   0|   15|          0|
    |data_V_addr_read_reg_409                      |  16|   0|   16|          0|
    |grp_xts_aes_process_bloc_fu_207_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_150                                   |   7|   0|    7|          0|
    |i_1_reg_417                                   |   7|   0|    7|          0|
    |i_op_assign_reg_172                           |   7|   0|    7|          0|
    |i_reg_381                                     |   7|   0|    7|          0|
    |icmp_ln887_reg_422                            |   1|   0|    1|          0|
    |j_0_i_reg_196                                 |   5|   0|    5|          0|
    |j_0_reg_161                                   |   5|   0|    5|          0|
    |j_1_reg_429                                   |   5|   0|    5|          0|
    |j_reg_399                                     |   5|   0|    5|          0|
    |p_0111_0_i_reg_184                            |   1|   0|    1|          0|
    |tweak_V_addr_1_reg_434                        |   4|   0|    4|          0|
    |zext_ln301_reg_386                            |   7|   0|   12|          5|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 105|   0|  110|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                     |  in |    1| ap_ctrl_hs |       xts_aes_process_data       | return value |
|ap_rst                                     |  in |    1| ap_ctrl_hs |       xts_aes_process_data       | return value |
|ap_start                                   |  in |    1| ap_ctrl_hs |       xts_aes_process_data       | return value |
|ap_done                                    | out |    1| ap_ctrl_hs |       xts_aes_process_data       | return value |
|ap_idle                                    | out |    1| ap_ctrl_hs |       xts_aes_process_data       | return value |
|ap_ready                                   | out |    1| ap_ctrl_hs |       xts_aes_process_data       | return value |
|m_axi_data_V_AWVALID                       | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWREADY                       |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWADDR                        | out |   32|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWID                          | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWLEN                         | out |   32|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWSIZE                        | out |    3|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWBURST                       | out |    2|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWLOCK                        | out |    2|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWCACHE                       | out |    4|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWPROT                        | out |    3|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWQOS                         | out |    4|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWREGION                      | out |    4|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_AWUSER                        | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_WVALID                        | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_WREADY                        |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_WDATA                         | out |   16|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_WSTRB                         | out |    2|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_WLAST                         | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_WID                           | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_WUSER                         | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARVALID                       | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARREADY                       |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARADDR                        | out |   32|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARID                          | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARLEN                         | out |   32|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARSIZE                        | out |    3|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARBURST                       | out |    2|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARLOCK                        | out |    2|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARCACHE                       | out |    4|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARPROT                        | out |    3|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARQOS                         | out |    4|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARREGION                      | out |    4|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_ARUSER                        | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_RVALID                        |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_RREADY                        | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_RDATA                         |  in |   16|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_RLAST                         |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_RID                           |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_RUSER                         |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_RRESP                         |  in |    2|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_BVALID                        |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_BREADY                        | out |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_BRESP                         |  in |    2|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_BID                           |  in |    1|    m_axi   |              data_V              |    pointer   |
|m_axi_data_V_BUSER                         |  in |    1|    m_axi   |              data_V              |    pointer   |
|data_V_offset                              |  in |   31|   ap_none  |           data_V_offset          |    scalar    |
|num_blocks_orig_V                          |  in |   16|   ap_none  |         num_blocks_orig_V        |    scalar    |
|mode_V                                     |  in |   16|   ap_none  |              mode_V              |    scalar    |
|tweak_V_address0                           | out |    4|  ap_memory |              tweak_V             |     array    |
|tweak_V_ce0                                | out |    1|  ap_memory |              tweak_V             |     array    |
|tweak_V_we0                                | out |    1|  ap_memory |              tweak_V             |     array    |
|tweak_V_d0                                 | out |   16|  ap_memory |              tweak_V             |     array    |
|tweak_V_q0                                 |  in |   16|  ap_memory |              tweak_V             |     array    |
|expanded_key_V_address0                    | out |    8|  ap_memory |          expanded_key_V          |     array    |
|expanded_key_V_ce0                         | out |    1|  ap_memory |          expanded_key_V          |     array    |
|expanded_key_V_q0                          |  in |   16|  ap_memory |          expanded_key_V          |     array    |
|s_boxes_V_address0                         | out |   10|  ap_memory |             s_boxes_V            |     array    |
|s_boxes_V_ce0                              | out |    1|  ap_memory |             s_boxes_V            |     array    |
|s_boxes_V_q0                               |  in |    8|  ap_memory |             s_boxes_V            |     array    |
|mix_column_constant_matrices_0_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_0_V |     array    |
|mix_column_constant_matrices_0_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_0_V |     array    |
|mix_column_constant_matrices_0_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_0_V |     array    |
|mix_column_constant_matrices_1_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_1_V |     array    |
|mix_column_constant_matrices_1_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_1_V |     array    |
|mix_column_constant_matrices_1_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_1_V |     array    |
|mix_column_constant_matrices_2_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_2_V |     array    |
|mix_column_constant_matrices_2_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_2_V |     array    |
|mix_column_constant_matrices_2_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_2_V |     array    |
|mix_column_constant_matrices_3_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_3_V |     array    |
|mix_column_constant_matrices_3_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_3_V |     array    |
|mix_column_constant_matrices_3_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_3_V |     array    |
|multiplication_V_address0                  | out |   12|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_ce0                       | out |    1|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_q0                        |  in |    8|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_address1                  | out |   12|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_ce1                       | out |    1|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_q1                        |  in |    8|  ap_memory |         multiplication_V         |     array    |
|blocks_V_address0                          | out |   10|  ap_memory |             blocks_V             |     array    |
|blocks_V_ce0                               | out |    1|  ap_memory |             blocks_V             |     array    |
|blocks_V_we0                               | out |    1|  ap_memory |             blocks_V             |     array    |
|blocks_V_d0                                | out |   16|  ap_memory |             blocks_V             |     array    |
|blocks_V_q0                                |  in |   16|  ap_memory |             blocks_V             |     array    |
+-------------------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 11 
9 --> 10 8 
10 --> 9 
11 --> 12 15 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %data_V_offset)"   --->   Operation 16 'read' 'data_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i31 %data_V_offset_read to i64" [AES-XTS/main.cpp:301]   --->   Operation 17 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i16* %data_V, i64 %zext_ln180" [AES-XTS/main.cpp:301]   --->   Operation 18 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [7/7] (8.75ns)   --->   "%data_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %data_V_addr, i32 1024)" [AES-XTS/main.cpp:301]   --->   Operation 19 'readreq' 'data_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 20 [6/7] (8.75ns)   --->   "%data_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %data_V_addr, i32 1024)" [AES-XTS/main.cpp:301]   --->   Operation 20 'readreq' 'data_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 21 [5/7] (8.75ns)   --->   "%data_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %data_V_addr, i32 1024)" [AES-XTS/main.cpp:301]   --->   Operation 21 'readreq' 'data_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 22 [4/7] (8.75ns)   --->   "%data_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %data_V_addr, i32 1024)" [AES-XTS/main.cpp:301]   --->   Operation 22 'readreq' 'data_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 23 [3/7] (8.75ns)   --->   "%data_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %data_V_addr, i32 1024)" [AES-XTS/main.cpp:301]   --->   Operation 23 'readreq' 'data_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 24 [2/7] (8.75ns)   --->   "%data_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %data_V_addr, i32 1024)" [AES-XTS/main.cpp:301]   --->   Operation 24 'readreq' 'data_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%mode_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %mode_V)"   --->   Operation 25 'read' 'mode_V_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%num_blocks_orig_V_re = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %num_blocks_orig_V)"   --->   Operation 26 'read' 'num_blocks_orig_V_re' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/7] (8.75ns)   --->   "%data_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %data_V_addr, i32 1024)" [AES-XTS/main.cpp:301]   --->   Operation 28 'readreq' 'data_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 29 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:297]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.87>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (1.48ns)   --->   "%icmp_ln297 = icmp eq i7 %i_0, -64" [AES-XTS/main.cpp:297]   --->   Operation 31 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [AES-XTS/main.cpp:297]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln297, label %.preheader.preheader, label %.preheader11.preheader" [AES-XTS/main.cpp:297]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %i_0, i4 0)" [AES-XTS/main.cpp:301]   --->   Operation 35 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i11 %tmp_1 to i12" [AES-XTS/main.cpp:301]   --->   Operation 36 'zext' 'zext_ln301' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader11" [AES-XTS/main.cpp:299]   --->   Operation 37 'br' <Predicate = (!icmp_ln297)> <Delay = 1.76>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%tweak_V_addr = getelementptr [16 x i16]* %tweak_V, i64 0, i64 0" [AES-XTS/main.cpp:254->AES-XTS/main.cpp:311]   --->   Operation 38 'getelementptr' 'tweak_V_addr' <Predicate = (icmp_ln297)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:306]   --->   Operation 39 'br' <Predicate = (icmp_ln297)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %1 ], [ 0, %.preheader11.preheader ]"   --->   Operation 40 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln299 = icmp eq i5 %j_0, -16" [AES-XTS/main.cpp:299]   --->   Operation 41 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 42 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [AES-XTS/main.cpp:299]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299, label %.loopexit.loopexit, label %1" [AES-XTS/main.cpp:299]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i5 %j_0 to i12" [AES-XTS/main.cpp:301]   --->   Operation 45 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln180 = add i12 %zext_ln301, %zext_ln180_1" [AES-XTS/main.cpp:301]   --->   Operation 46 'add' 'add_ln180' <Predicate = (!icmp_ln299)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (8.75ns)   --->   "%data_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %data_V_addr)" [AES-XTS/main.cpp:301]   --->   Operation 47 'read' 'data_V_addr_read' <Predicate = (!icmp_ln299)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 48 'br' <Predicate = (icmp_ln299)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i12 %add_ln180 to i64" [AES-XTS/main.cpp:301]   --->   Operation 49 'zext' 'zext_ln180_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%blocks_V_addr = getelementptr [1024 x i16]* %blocks_V, i64 0, i64 %zext_ln180_2" [AES-XTS/main.cpp:301]   --->   Operation 50 'getelementptr' 'blocks_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (3.25ns)   --->   "store i16 %data_V_addr_read, i16* %blocks_V_addr, align 2" [AES-XTS/main.cpp:301]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader11" [AES-XTS/main.cpp:299]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.42>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%i_op_assign = phi i7 [ %i_1, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 53 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i7 %i_op_assign to i16" [AES-XTS/main.cpp:306]   --->   Operation 54 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (1.48ns)   --->   "%icmp_ln306 = icmp eq i7 %i_op_assign, -64" [AES-XTS/main.cpp:306]   --->   Operation 55 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 56 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i_op_assign, 1" [AES-XTS/main.cpp:306]   --->   Operation 57 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %7, label %2" [AES-XTS/main.cpp:306]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln887 = icmp slt i16 %zext_ln306, %num_blocks_orig_V_re" [AES-XTS/main.cpp:308]   --->   Operation 59 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln306)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %3, label %._crit_edge" [AES-XTS/main.cpp:308]   --->   Operation 60 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @xts_aes_process_bloc([1024 x i16]* %blocks_V, i7 %i_op_assign, [16 x i16]* %tweak_V, i16 %mode_V_read, [240 x i16]* %expanded_key_V, [768 x i8]* %s_boxes_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:310]   --->   Operation 61 'call' <Predicate = (!icmp_ln306 & icmp_ln887)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:316]   --->   Operation 62 'ret' <Predicate = (icmp_ln306)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.76>
ST_12 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @xts_aes_process_bloc([1024 x i16]* %blocks_V, i7 %i_op_assign, [16 x i16]* %tweak_V, i16 %mode_V_read, [240 x i16]* %expanded_key_V, [768 x i8]* %s_boxes_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:310]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 64 [1/1] (1.76ns)   --->   "br label %4" [AES-XTS/main.cpp:258->AES-XTS/main.cpp:311]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 10> <Delay = 2.32>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%p_0111_0_i = phi i1 [ false, %3 ], [ %carry_out_V, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i ]"   --->   Operation 65 'phi' 'p_0111_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%j_0_i = phi i5 [ 0, %3 ], [ %j_1, %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i ]"   --->   Operation 66 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln258 = icmp eq i5 %j_0_i, -16" [AES-XTS/main.cpp:258->AES-XTS/main.cpp:311]   --->   Operation 67 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 68 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0_i, 1" [AES-XTS/main.cpp:258->AES-XTS/main.cpp:311]   --->   Operation 69 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln258, label %5, label %_ZrsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i" [AES-XTS/main.cpp:258->AES-XTS/main.cpp:311]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %j_0_i to i64" [AES-XTS/main.cpp:260->AES-XTS/main.cpp:311]   --->   Operation 71 'zext' 'zext_ln260' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%tweak_V_addr_1 = getelementptr [16 x i16]* %tweak_V, i64 0, i64 %zext_ln260" [AES-XTS/main.cpp:260->AES-XTS/main.cpp:311]   --->   Operation 72 'getelementptr' 'tweak_V_addr_1' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_13 : Operation 73 [2/2] (2.32ns)   --->   "%tweak_V_load = load i16* %tweak_V_addr_1, align 2" [AES-XTS/main.cpp:260->AES-XTS/main.cpp:311]   --->   Operation 73 'load' 'tweak_V_load' <Predicate = (!icmp_ln258)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %p_0111_0_i, label %6, label %xts_aes_calculate_next_tweak.exit" [AES-XTS/main.cpp:265->AES-XTS/main.cpp:311]   --->   Operation 74 'br' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_13 : Operation 75 [2/2] (2.32ns)   --->   "%tweak_V_load_1 = load i16* %tweak_V_addr, align 2" [AES-XTS/main.cpp:267->AES-XTS/main.cpp:311]   --->   Operation 75 'load' 'tweak_V_load_1' <Predicate = (icmp_ln258 & p_0111_0_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 14 <SV = 11> <Delay = 4.64>
ST_14 : Operation 76 [1/2] (2.32ns)   --->   "%tweak_V_load = load i16* %tweak_V_addr_1, align 2" [AES-XTS/main.cpp:260->AES-XTS/main.cpp:311]   --->   Operation 76 'load' 'tweak_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%carry_out_V = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tweak_V_load, i32 7)" [AES-XTS/main.cpp:260->AES-XTS/main.cpp:311]   --->   Operation 77 'bitselect' 'carry_out_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i16 %tweak_V_load to i7" [AES-XTS/main.cpp:261->AES-XTS/main.cpp:311]   --->   Operation 78 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %trunc_ln68, i1 %p_0111_0_i)" [AES-XTS/main.cpp:261->AES-XTS/main.cpp:311]   --->   Operation 79 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i8 %or_ln to i16" [AES-XTS/main.cpp:261->AES-XTS/main.cpp:311]   --->   Operation 80 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (2.32ns)   --->   "store i16 %zext_ln68, i16* %tweak_V_addr_1, align 2" [AES-XTS/main.cpp:261->AES-XTS/main.cpp:311]   --->   Operation 81 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "br label %4" [AES-XTS/main.cpp:258->AES-XTS/main.cpp:311]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 5.63>
ST_15 : Operation 83 [1/2] (2.32ns)   --->   "%tweak_V_load_1 = load i16* %tweak_V_addr, align 2" [AES-XTS/main.cpp:267->AES-XTS/main.cpp:311]   --->   Operation 83 'load' 'tweak_V_load_1' <Predicate = (icmp_ln887 & p_0111_0_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 84 [1/1] (0.99ns)   --->   "%xor_ln719 = xor i16 %tweak_V_load_1, 135" [AES-XTS/main.cpp:267->AES-XTS/main.cpp:311]   --->   Operation 84 'xor' 'xor_ln719' <Predicate = (icmp_ln887 & p_0111_0_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (2.32ns)   --->   "store i16 %xor_ln719, i16* %tweak_V_addr, align 2" [AES-XTS/main.cpp:267->AES-XTS/main.cpp:311]   --->   Operation 85 'store' <Predicate = (icmp_ln887 & p_0111_0_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "br label %xts_aes_calculate_next_tweak.exit" [AES-XTS/main.cpp:268->AES-XTS/main.cpp:311]   --->   Operation 86 'br' <Predicate = (icmp_ln887 & p_0111_0_i)> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "br label %._crit_edge" [AES-XTS/main.cpp:312]   --->   Operation 87 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:306]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_blocks_orig_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tweak_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ blocks_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_offset_read   (read             ) [ 0000000000000000]
zext_ln180           (zext             ) [ 0000000000000000]
data_V_addr          (getelementptr    ) [ 0011111111100000]
mode_V_read          (read             ) [ 0000000011111111]
num_blocks_orig_V_re (read             ) [ 0000000011111111]
specinterface_ln0    (specinterface    ) [ 0000000000000000]
data_V_addr_rd_req   (readreq          ) [ 0000000000000000]
br_ln297             (br               ) [ 0000000111100000]
i_0                  (phi              ) [ 0000000010000000]
icmp_ln297           (icmp             ) [ 0000000011100000]
empty                (speclooptripcount) [ 0000000000000000]
i                    (add              ) [ 0000000111100000]
br_ln297             (br               ) [ 0000000000000000]
tmp_1                (bitconcatenate   ) [ 0000000000000000]
zext_ln301           (zext             ) [ 0000000001100000]
br_ln299             (br               ) [ 0000000011100000]
tweak_V_addr         (getelementptr    ) [ 0000000000011111]
br_ln306             (br               ) [ 0000000011111111]
j_0                  (phi              ) [ 0000000001000000]
icmp_ln299           (icmp             ) [ 0000000011100000]
empty_5              (speclooptripcount) [ 0000000000000000]
j                    (add              ) [ 0000000011100000]
br_ln299             (br               ) [ 0000000000000000]
zext_ln180_1         (zext             ) [ 0000000000000000]
add_ln180            (add              ) [ 0000000000100000]
data_V_addr_read     (read             ) [ 0000000000100000]
br_ln0               (br               ) [ 0000000111100000]
zext_ln180_2         (zext             ) [ 0000000000000000]
blocks_V_addr        (getelementptr    ) [ 0000000000000000]
store_ln301          (store            ) [ 0000000000000000]
br_ln299             (br               ) [ 0000000011100000]
i_op_assign          (phi              ) [ 0000000000011000]
zext_ln306           (zext             ) [ 0000000000000000]
icmp_ln306           (icmp             ) [ 0000000000011111]
empty_6              (speclooptripcount) [ 0000000000000000]
i_1                  (add              ) [ 0000000010011111]
br_ln306             (br               ) [ 0000000000000000]
icmp_ln887           (icmp             ) [ 0000000000011111]
br_ln308             (br               ) [ 0000000000000000]
ret_ln316            (ret              ) [ 0000000000000000]
call_ln310           (call             ) [ 0000000000000000]
br_ln258             (br               ) [ 0000000000011111]
p_0111_0_i           (phi              ) [ 0000000000010111]
j_0_i                (phi              ) [ 0000000000000100]
icmp_ln258           (icmp             ) [ 0000000000011111]
empty_7              (speclooptripcount) [ 0000000000000000]
j_1                  (add              ) [ 0000000000011111]
br_ln258             (br               ) [ 0000000000000000]
zext_ln260           (zext             ) [ 0000000000000000]
tweak_V_addr_1       (getelementptr    ) [ 0000000000000010]
br_ln265             (br               ) [ 0000000000000000]
tweak_V_load         (load             ) [ 0000000000000000]
carry_out_V          (bitselect        ) [ 0000000000011111]
trunc_ln68           (trunc            ) [ 0000000000000000]
or_ln                (bitconcatenate   ) [ 0000000000000000]
zext_ln68            (zext             ) [ 0000000000000000]
store_ln261          (store            ) [ 0000000000000000]
br_ln258             (br               ) [ 0000000000011111]
tweak_V_load_1       (load             ) [ 0000000000000000]
xor_ln719            (xor              ) [ 0000000000000000]
store_ln267          (store            ) [ 0000000000000000]
br_ln268             (br               ) [ 0000000000000000]
br_ln312             (br               ) [ 0000000000000000]
br_ln306             (br               ) [ 0000000010011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_blocks_orig_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_blocks_orig_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mode_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tweak_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tweak_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="expanded_key_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_boxes_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mix_column_constant_matrices_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mix_column_constant_matrices_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mix_column_constant_matrices_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mix_column_constant_matrices_3_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="multiplication_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="blocks_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blocks_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xts_aes_process_bloc"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="data_V_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="0" index="1" bw="31" slack="0"/>
<pin id="89" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_offset_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_readreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_V_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="mode_V_read_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="num_blocks_orig_V_re_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_blocks_orig_V_re/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data_V_addr_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="8"/>
<pin id="114" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_addr_read/9 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tweak_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tweak_V_addr/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="blocks_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blocks_V_addr/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln301_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln301/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tweak_V_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tweak_V_addr_1/13 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tweak_V_load/13 tweak_V_load_1/13 store_ln261/14 store_ln267/15 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="161" class="1005" name="j_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/9 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_op_assign_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_op_assign_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/11 "/>
</bind>
</comp>

<comp id="184" class="1005" name="p_0111_0_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0111_0_i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_0111_0_i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0111_0_i/13 "/>
</bind>
</comp>

<comp id="196" class="1005" name="j_0_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="1"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_0_i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/13 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_xts_aes_process_bloc_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="0" index="3" bw="16" slack="0"/>
<pin id="212" dir="0" index="4" bw="16" slack="2"/>
<pin id="213" dir="0" index="5" bw="16" slack="0"/>
<pin id="214" dir="0" index="6" bw="8" slack="0"/>
<pin id="215" dir="0" index="7" bw="6" slack="0"/>
<pin id="216" dir="0" index="8" bw="6" slack="0"/>
<pin id="217" dir="0" index="9" bw="6" slack="0"/>
<pin id="218" dir="0" index="10" bw="6" slack="0"/>
<pin id="219" dir="0" index="11" bw="8" slack="0"/>
<pin id="220" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln310/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln180_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="data_V_addr_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln297_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln297/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln301_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/8 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln299_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln180_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln180_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="1"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln180_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln306_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln306_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="7" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln887_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="2"/>
<pin id="311" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln258_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258/13 "/>
</bind>
</comp>

<comp id="319" class="1004" name="j_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln260_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/13 "/>
</bind>
</comp>

<comp id="330" class="1004" name="carry_out_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_out_V/14 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln68_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/14 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/14 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln68_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/14 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln719_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln719/15 "/>
</bind>
</comp>

<comp id="362" class="1005" name="data_V_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="mode_V_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="2"/>
<pin id="370" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mode_V_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="num_blocks_orig_V_re_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="2"/>
<pin id="375" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="num_blocks_orig_V_re "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="386" class="1005" name="zext_ln301_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln301 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tweak_V_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="3"/>
<pin id="393" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tweak_V_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="j_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="404" class="1005" name="add_ln180_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="409" class="1005" name="data_V_addr_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="1"/>
<pin id="411" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_read "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="icmp_ln887_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="3"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="429" class="1005" name="j_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="tweak_V_addr_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tweak_V_addr_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="carry_out_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_out_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="62" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="76" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="221"><net_src comp="74" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="223"><net_src comp="176" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="207" pin=5"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="207" pin=6"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="207" pin=7"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="207" pin=8"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="207" pin=9"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="207" pin=10"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="207" pin=11"/></net>

<net id="235"><net_src comp="86" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="247"><net_src comp="154" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="154" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="154" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="165" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="165" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="165" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="295"><net_src comp="176" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="176" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="176" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="200" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="66" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="200" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="70" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="200" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="144" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="144" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="82" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="184" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="359"><net_src comp="144" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="365"><net_src comp="236" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="371"><net_src comp="99" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="376"><net_src comp="105" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="384"><net_src comp="249" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="389"><net_src comp="263" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="394"><net_src comp="116" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="402"><net_src comp="273" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="407"><net_src comp="283" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="412"><net_src comp="111" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="420"><net_src comp="302" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="425"><net_src comp="308" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="319" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="437"><net_src comp="137" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="442"><net_src comp="330" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="188" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {}
	Port: tweak_V | {14 15 }
	Port: blocks_V | {10 11 12 }
 - Input state : 
	Port: xts_aes_process_data : data_V | {1 2 3 4 5 6 7 9 }
	Port: xts_aes_process_data : data_V_offset | {1 }
	Port: xts_aes_process_data : num_blocks_orig_V | {7 }
	Port: xts_aes_process_data : mode_V | {7 }
	Port: xts_aes_process_data : tweak_V | {11 12 13 14 15 }
	Port: xts_aes_process_data : expanded_key_V | {11 12 }
	Port: xts_aes_process_data : s_boxes_V | {11 12 }
	Port: xts_aes_process_data : mix_column_constant_matrices_0_V | {11 12 }
	Port: xts_aes_process_data : mix_column_constant_matrices_1_V | {11 12 }
	Port: xts_aes_process_data : mix_column_constant_matrices_2_V | {11 12 }
	Port: xts_aes_process_data : mix_column_constant_matrices_3_V | {11 12 }
	Port: xts_aes_process_data : multiplication_V | {11 12 }
	Port: xts_aes_process_data : blocks_V | {11 12 }
  - Chain level:
	State 1
		data_V_addr : 1
		data_V_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln297 : 1
		i : 1
		br_ln297 : 2
		tmp_1 : 1
		zext_ln301 : 2
	State 9
		icmp_ln299 : 1
		j : 1
		br_ln299 : 2
		zext_ln180_1 : 1
		add_ln180 : 2
	State 10
		blocks_V_addr : 1
		store_ln301 : 2
	State 11
		zext_ln306 : 1
		icmp_ln306 : 1
		i_1 : 1
		br_ln306 : 2
		icmp_ln887 : 2
		br_ln308 : 3
		call_ln310 : 1
	State 12
	State 13
		icmp_ln258 : 1
		j_1 : 1
		br_ln258 : 2
		zext_ln260 : 1
		tweak_V_addr_1 : 2
		tweak_V_load : 3
		br_ln265 : 1
	State 14
		carry_out_V : 1
		trunc_ln68 : 1
		or_ln : 2
		zext_ln68 : 3
		store_ln261 : 4
	State 15
		xor_ln719 : 1
		store_ln267 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_xts_aes_process_bloc_fu_207 |    0    | 57.6886 |   1255  |   1438  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |             i_fu_249             |    0    |    0    |    0    |    15   |    0    |
|          |             j_fu_273             |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln180_fu_283         |    0    |    0    |    0    |    13   |    0    |
|          |            i_1_fu_302            |    0    |    0    |    0    |    15   |    0    |
|          |            j_1_fu_319            |    0    |    0    |    0    |    15   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         icmp_ln297_fu_243        |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln299_fu_267        |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln306_fu_296        |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln887_fu_308        |    0    |    0    |    0    |    13   |    0    |
|          |         icmp_ln258_fu_313        |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    xor   |         xor_ln719_fu_355         |    0    |    0    |    0    |    16   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |   data_V_offset_read_read_fu_86  |    0    |    0    |    0    |    0    |    0    |
|   read   |      mode_V_read_read_fu_99      |    0    |    0    |    0    |    0    |    0    |
|          | num_blocks_orig_V_re_read_fu_105 |    0    |    0    |    0    |    0    |    0    |
|          |   data_V_addr_read_read_fu_111   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|  readreq |         grp_readreq_fu_92        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         zext_ln180_fu_232        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln301_fu_263        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln180_1_fu_279       |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln180_2_fu_288       |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln306_fu_292        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln260_fu_325        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln68_fu_350         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_1_fu_255           |    0    |    0    |    0    |    0    |    0    |
|          |           or_ln_fu_342           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
| bitselect|        carry_out_V_fu_330        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   trunc  |         trunc_ln68_fu_338        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    | 57.6886 |   1255  |   1584  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln180_reg_404     |   12   |
|     carry_out_V_reg_439    |    1   |
|  data_V_addr_read_reg_409  |   16   |
|     data_V_addr_reg_362    |   16   |
|         i_0_reg_150        |    7   |
|         i_1_reg_417        |    7   |
|     i_op_assign_reg_172    |    7   |
|          i_reg_381         |    7   |
|     icmp_ln887_reg_422     |    1   |
|        j_0_i_reg_196       |    5   |
|         j_0_reg_161        |    5   |
|         j_1_reg_429        |    5   |
|          j_reg_399         |    5   |
|     mode_V_read_reg_368    |   16   |
|num_blocks_orig_V_re_reg_373|   16   |
|     p_0111_0_i_reg_184     |    1   |
|   tweak_V_addr_1_reg_434   |    4   |
|    tweak_V_addr_reg_391    |    4   |
|     zext_ln301_reg_386     |   12   |
+----------------------------+--------+
|            Total           |   147  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_92  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_144  |  p0  |   3  |   4  |   12   ||    15   |
|  grp_access_fu_144  |  p1  |   2  |  16  |   32   ||    9    |
| i_op_assign_reg_172 |  p0  |   2  |   7  |   14   ||    9    |
|  p_0111_0_i_reg_184 |  p0  |   2  |   1  |    2   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   92   || 8.89075 ||    51   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   57   |  1255  |  1584  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   51   |    -   |
|  Register |    -   |    -   |   147  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   66   |  1402  |  1635  |    0   |
+-----------+--------+--------+--------+--------+--------+
