{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 14:27:44 2011 " "Info: Processing started: Mon Nov 21 14:27:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g14_lab4 -c g14_lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g14_lab4 -c g14_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_gra_arr.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g14_gra_arr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 define_gra_array " "Info: Found design unit 1: define_gra_array" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g14_gra_arr-a " "Info: Found design unit 2: g14_gra_arr-a" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g14_gra_arr " "Info: Found entity 1: g14_gra_arr" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_sp_player.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g14_sp_player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_sp_player-a " "Info: Found design unit 1: g14_sp_player-a" {  } { { "g14_sp_player.vhd" "" { Text "H:/dsd/lab4/g14_sp_player.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g14_sp_player " "Info: Found entity 1: g14_sp_player" {  } { { "g14_sp_player.vhd" "" { Text "H:/dsd/lab4/g14_sp_player.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_asp_registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g14_asp_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_asp_registers-a " "Info: Found design unit 1: g14_asp_registers-a" {  } { { "g14_asp_registers.vhd" "" { Text "H:/dsd/lab4/g14_asp_registers.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g14_asp_registers " "Info: Found entity 1: g14_asp_registers" {  } { { "g14_asp_registers.vhd" "" { Text "H:/dsd/lab4/g14_asp_registers.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_7_segment_decoder.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file g14_7_segment_decoder.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 g14_7_segment_decoder " "Info: Found entity 1: g14_7_segment_decoder" {  } { { "g14_7_segment_decoder.vhd" "" { Text "H:/dsd/lab4/g14_7_segment_decoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_sp_player_combined.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g14_sp_player_combined.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g14_sp_player_combined " "Info: Found entity 1: g14_sp_player_combined" {  } { { "g14_sp_player_combined.bdf" "" { Schematic "H:/dsd/lab4/g14_sp_player_combined.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g14_sp_player " "Info: Elaborating entity \"g14_sp_player\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "gra_in\[0\] VCC " "Warning (13410): Pin \"gra_in\[0\]\" is stuck at VCC" {  } { { "g14_sp_player.vhd" "" { Text "H:/dsd/lab4/g14_sp_player.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "gra_in\[1\] VCC " "Warning (13410): Pin \"gra_in\[1\]\" is stuck at VCC" {  } { { "g14_sp_player.vhd" "" { Text "H:/dsd/lab4/g14_sp_player.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "g14_lab4 " "Warning: Ignored assignments for entity \"g14_lab4\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity g14_lab4 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity g14_lab4 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g14_lab4 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g14_lab4 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Info: Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 14:27:52 2011 " "Info: Processing ended: Mon Nov 21 14:27:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
