

================================================================
== Vivado HLS Report for 'pynq_filters_arithm_pro_1'
================================================================
* Date:           Thu Nov 28 03:42:44 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309121|  309121|  309121|  309121|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  309120|  309120|       644|          -|          -|   480|    no    |
        | + loop_width  |     641|     641|         3|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	6  / (exitcond4)
	4  / (!exitcond4)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
._crit_edge:8  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_16 [1/1] 1.57ns
._crit_edge:9  br label %0


 <State 2>: 3.40ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i9 [ 0, %._crit_edge ], [ %i_V, %3 ]

ST_2: exitcond3 [1/1] 2.03ns
:1  %exitcond3 = icmp eq i9 %p_s, -32

ST_2: stg_19 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i9 %p_s, 1

ST_2: stg_21 [1/1] 0.00ns
:4  br i1 %exitcond3, label %4, label %1

ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_2: stg_24 [1/1] 1.57ns
:2  br label %2

ST_2: stg_25 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: p_2 [1/1] 0.00ns
:0  %p_2 = phi i10 [ 0, %1 ], [ %j_V, %read.exit.i135 ]

ST_3: exitcond4 [1/1] 2.07ns
:1  %exitcond4 = icmp eq i10 %p_2, -384

ST_3: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i10 %p_2, 1

ST_3: stg_30 [1/1] 0.00ns
:4  br i1 %exitcond4, label %3, label %read.exit.i135


 <State 4>: 6.21ns
ST_4: tmp_9 [1/1] 0.00ns
read.exit.i135:3  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)

ST_4: stg_32 [1/1] 0.00ns
read.exit.i135:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_V_5 [1/1] 4.38ns
read.exit.i135:5  %tmp_V_5 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_0_V_V)

ST_4: tmp_V_6 [1/1] 4.38ns
read.exit.i135:6  %tmp_V_6 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_1_V_V)

ST_4: tmp_V_7 [1/1] 4.38ns
read.exit.i135:7  %tmp_V_7 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src1_data_stream_2_V_V)

ST_4: empty [1/1] 0.00ns
read.exit.i135:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_9)

ST_4: tmp_13 [1/1] 0.00ns
read.exit.i135:9  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)

ST_4: stg_38 [1/1] 0.00ns
read.exit.i135:10  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_V_8 [1/1] 4.38ns
read.exit.i135:11  %tmp_V_8 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_0_V_V)

ST_4: tmp_V_9 [1/1] 4.38ns
read.exit.i135:12  %tmp_V_9 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_1_V_V)

ST_4: tmp_V_10 [1/1] 4.38ns
read.exit.i135:13  %tmp_V_10 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src2_data_stream_2_V_V)

ST_4: empty_67 [1/1] 0.00ns
read.exit.i135:14  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_13)

ST_4: lhs_V_2_cast [1/1] 0.00ns
read.exit.i135:15  %lhs_V_2_cast = sext i10 %tmp_V_5 to i11

ST_4: rhs_V_cast [1/1] 0.00ns
read.exit.i135:16  %rhs_V_cast = sext i10 %tmp_V_8 to i11

ST_4: p_Val2_7 [1/1] 1.84ns
read.exit.i135:17  %p_Val2_7 = add i10 %tmp_V_8, %tmp_V_5

ST_4: p_Val2_6 [1/1] 1.84ns
read.exit.i135:18  %p_Val2_6 = add i11 %lhs_V_2_cast, %rhs_V_cast

ST_4: isneg [1/1] 0.00ns
read.exit.i135:19  %isneg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_6, i32 10)

ST_4: newsignbit [1/1] 0.00ns
read.exit.i135:20  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_7, i32 9)

ST_4: lhs_V_2_1_cast [1/1] 0.00ns
read.exit.i135:29  %lhs_V_2_1_cast = sext i10 %tmp_V_6 to i11

ST_4: rhs_V_1_cast [1/1] 0.00ns
read.exit.i135:30  %rhs_V_1_cast = sext i10 %tmp_V_9 to i11

ST_4: p_Val2_10 [1/1] 1.84ns
read.exit.i135:31  %p_Val2_10 = add i10 %tmp_V_9, %tmp_V_6

ST_4: p_Val2_s [1/1] 1.84ns
read.exit.i135:32  %p_Val2_s = add i11 %lhs_V_2_1_cast, %rhs_V_1_cast

ST_4: isneg_1 [1/1] 0.00ns
read.exit.i135:33  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)

ST_4: newsignbit_1 [1/1] 0.00ns
read.exit.i135:34  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_10, i32 9)

ST_4: lhs_V_2_2_cast [1/1] 0.00ns
read.exit.i135:43  %lhs_V_2_2_cast = sext i10 %tmp_V_7 to i11

ST_4: rhs_V_2_cast [1/1] 0.00ns
read.exit.i135:44  %rhs_V_2_cast = sext i10 %tmp_V_10 to i11

ST_4: p_Val2_15 [1/1] 1.84ns
read.exit.i135:45  %p_Val2_15 = add i10 %tmp_V_10, %tmp_V_7

ST_4: p_Val2_14 [1/1] 1.84ns
read.exit.i135:46  %p_Val2_14 = add i11 %lhs_V_2_2_cast, %rhs_V_2_cast

ST_4: isneg_2 [1/1] 0.00ns
read.exit.i135:47  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_14, i32 10)

ST_4: newsignbit_2 [1/1] 0.00ns
read.exit.i135:48  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_15, i32 9)


 <State 5>: 7.12ns
ST_5: stg_61 [1/1] 0.00ns
read.exit.i135:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_5: tmp_8 [1/1] 0.00ns
read.exit.i135:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_5: stg_63 [1/1] 0.00ns
read.exit.i135:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: tmp_9_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:21  %tmp_9_i_i = xor i1 %isneg, true

ST_5: tmp_30 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i)
read.exit.i135:22  %tmp_30 = xor i1 %newsignbit, true

ST_5: underflow [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i)
read.exit.i135:23  %underflow = and i1 %isneg, %tmp_30

ST_5: brmerge_i_i_i_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:24  %brmerge_i_i_i_i_i = xor i1 %isneg, %newsignbit

ST_5: underflow_not_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:25  %underflow_not_i_i = or i1 %newsignbit, %tmp_9_i_i

ST_5: p_Val2_7_mux_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_18)
read.exit.i135:26  %p_Val2_7_mux_i_i = select i1 %brmerge_i_i_i_i_i, i10 511, i10 %p_Val2_7

ST_5: p_Val2_7_i_i [1/1] 1.37ns (out node of the LUT)
read.exit.i135:27  %p_Val2_7_i_i = select i1 %underflow, i10 -512, i10 %p_Val2_7

ST_5: p_Val2_18 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:28  %p_Val2_18 = select i1 %underflow_not_i_i, i10 %p_Val2_7_mux_i_i, i10 %p_Val2_7_i_i

ST_5: tmp_9_i_i4 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:35  %tmp_9_i_i4 = xor i1 %isneg_1, true

ST_5: tmp_32 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i9)
read.exit.i135:36  %tmp_32 = xor i1 %newsignbit_1, true

ST_5: underflow_1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i9)
read.exit.i135:37  %underflow_1 = and i1 %isneg_1, %tmp_32

ST_5: brmerge_i_i_i_i_i6 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:38  %brmerge_i_i_i_i_i6 = xor i1 %isneg_1, %newsignbit_1

ST_5: underflow_not_i_i7 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:39  %underflow_not_i_i7 = or i1 %newsignbit_1, %tmp_9_i_i4

ST_5: p_Val2_7_mux_i_i8 [1/1] 0.00ns (grouped into LUT with out node p_Val2_19)
read.exit.i135:40  %p_Val2_7_mux_i_i8 = select i1 %brmerge_i_i_i_i_i6, i10 511, i10 %p_Val2_10

ST_5: p_Val2_7_i_i9 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:41  %p_Val2_7_i_i9 = select i1 %underflow_1, i10 -512, i10 %p_Val2_10

ST_5: p_Val2_19 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:42  %p_Val2_19 = select i1 %underflow_not_i_i7, i10 %p_Val2_7_mux_i_i8, i10 %p_Val2_7_i_i9

ST_5: tmp_9_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:49  %tmp_9_i_i1 = xor i1 %isneg_2, true

ST_5: tmp_34 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i1)
read.exit.i135:50  %tmp_34 = xor i1 %newsignbit_2, true

ST_5: underflow_2 [1/1] 0.00ns (grouped into LUT with out node p_Val2_7_i_i1)
read.exit.i135:51  %underflow_2 = and i1 %isneg_2, %tmp_34

ST_5: brmerge_i_i_i_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:52  %brmerge_i_i_i_i_i1 = xor i1 %isneg_2, %newsignbit_2

ST_5: underflow_not_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:53  %underflow_not_i_i1 = or i1 %newsignbit_2, %tmp_9_i_i1

ST_5: p_Val2_7_mux_i_i1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_20)
read.exit.i135:54  %p_Val2_7_mux_i_i1 = select i1 %brmerge_i_i_i_i_i1, i10 511, i10 %p_Val2_15

ST_5: p_Val2_7_i_i1 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:55  %p_Val2_7_i_i1 = select i1 %underflow_2, i10 -512, i10 %p_Val2_15

ST_5: p_Val2_20 [1/1] 1.37ns (out node of the LUT)
read.exit.i135:56  %p_Val2_20 = select i1 %underflow_not_i_i1, i10 %p_Val2_7_mux_i_i1, i10 %p_Val2_7_i_i1

ST_5: tmp_20 [1/1] 0.00ns
read.exit.i135:57  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)

ST_5: stg_89 [1/1] 0.00ns
read.exit.i135:58  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: stg_90 [1/1] 4.38ns
read.exit.i135:59  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_0_V_V, i10 %p_Val2_18)

ST_5: stg_91 [1/1] 4.38ns
read.exit.i135:60  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_1_V_V, i10 %p_Val2_19)

ST_5: stg_92 [1/1] 4.38ns
read.exit.i135:61  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_2_V_V, i10 %p_Val2_20)

ST_5: empty_68 [1/1] 0.00ns
read.exit.i135:62  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_20)

ST_5: empty_69 [1/1] 0.00ns
read.exit.i135:63  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_8)

ST_5: stg_95 [1/1] 0.00ns
read.exit.i135:64  br label %2


 <State 6>: 0.00ns
ST_6: empty_70 [1/1] 0.00ns
:0  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)

ST_6: stg_97 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
