#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 22 22:27:54 2018
# Process ID: 123176
# Current directory: /home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1
# Command line: vivado -log lab8_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_2_1.tcl
# Log file: /home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/lab8_2_1.vds
# Journal file: /home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab8_2_1.tcl -notrace
Command: synth_design -top lab8_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 123182 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1242.828 ; gain = 80.809 ; free physical = 1060 ; free virtual = 2229
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_2_1' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/lab8_2_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-123176-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-123176-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/clock_divider.v:4]
	Parameter C5MHz bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_10' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-123176-tao-linux-vmware/realtime/c_counter_binary_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_10' (3#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-123176-tao-linux-vmware/realtime/c_counter_binary_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_6' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-123176-tao-linux-vmware/realtime/c_counter_binary_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_6' (4#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-123176-tao-linux-vmware/realtime/c_counter_binary_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/lab8_1_2.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_2' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/clock_divider.v:4]
	Parameter cp bound to: 2500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_2' (6#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (7#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/lab8_1_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab8_2_1' (9#1) [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/lab8_2_1.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1287.453 ; gain = 125.434 ; free physical = 1067 ; free virtual = 2239
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1287.453 ; gain = 125.434 ; free physical = 1067 ; free virtual = 2239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1287.453 ; gain = 125.434 ; free physical = 1067 ; free virtual = 2239
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_10/c_counter_binary_10/c_counter_binary_10_in_context.xdc] for cell 'nolabel_line23/nolabel_line18'
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_10/c_counter_binary_10/c_counter_binary_10_in_context.xdc] for cell 'nolabel_line23/nolabel_line18'
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_10/c_counter_binary_10/c_counter_binary_10_in_context.xdc] for cell 'nolabel_line23/nolabel_line19'
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_10/c_counter_binary_10/c_counter_binary_10_in_context.xdc] for cell 'nolabel_line23/nolabel_line19'
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_10/c_counter_binary_10/c_counter_binary_10_in_context.xdc] for cell 'nolabel_line23/nolabel_line21'
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_10/c_counter_binary_10/c_counter_binary_10_in_context.xdc] for cell 'nolabel_line23/nolabel_line21'
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_6/c_counter_binary_6/c_counter_binary_6_in_context.xdc] for cell 'nolabel_line23/nolabel_line20'
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_6/c_counter_binary_6/c_counter_binary_6_in_context.xdc] for cell 'nolabel_line23/nolabel_line20'
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line21'
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line21'
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.242 ; gain = 0.000 ; free physical = 397 ; free virtual = 1602
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 567 ; free virtual = 1772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 567 ; free virtual = 1772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line23/nolabel_line18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line23/nolabel_line19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line23/nolabel_line21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line23/nolabel_line20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line21. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 567 ; free virtual = 1771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 558 ; free virtual = 1763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_divider_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 545 ; free virtual = 1754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line21/clk_out1' to pin 'nolabel_line21/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 405 ; free virtual = 1620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 404 ; free virtual = 1620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 404 ; free virtual = 1619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 399 ; free virtual = 1615
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 399 ; free virtual = 1615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 399 ; free virtual = 1615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 399 ; free virtual = 1615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 399 ; free virtual = 1615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 399 ; free virtual = 1615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_wiz_0           |         1|
|2     |c_counter_binary_10 |         3|
|3     |c_counter_binary_6  |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |c_counter_binary_10    |     1|
|2     |c_counter_binary_10__1 |     1|
|3     |c_counter_binary_10__2 |     1|
|4     |c_counter_binary_6     |     1|
|5     |clk_wiz_0              |     1|
|6     |BUFG                   |     1|
|7     |CARRY4                 |    24|
|8     |LUT1                   |     5|
|9     |LUT2                   |    48|
|10    |LUT3                   |     4|
|11    |LUT4                   |     9|
|12    |LUT5                   |     2|
|13    |LUT6                   |    12|
|14    |MUXF7                  |     7|
|15    |FDRE                   |    68|
|16    |IBUF                   |     2|
|17    |OBUF                   |    16|
+------+-----------------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   219|
|2     |  nolabel_line22 |clock_divider   |    67|
|3     |  nolabel_line23 |counter         |    57|
|4     |  nolabel_line24 |display         |    74|
|5     |    CD           |clock_divider_2 |    66|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.242 ; gain = 451.223 ; free physical = 399 ; free virtual = 1615
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1613.242 ; gain = 125.434 ; free physical = 451 ; free virtual = 1667
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.250 ; gain = 451.223 ; free physical = 463 ; free virtual = 1678
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.250 ; gain = 457.148 ; free physical = 443 ; free virtual = 1659
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tao/DCE/lab9/lab9_3_1/lab9_3_1.runs/synth_1/lab8_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_2_1_utilization_synth.rpt -pb lab8_2_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1637.254 ; gain = 0.000 ; free physical = 443 ; free virtual = 1660
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 22:28:50 2018...
