#
# This test has inconsistent instruction data between L1i cache and memory.  A
# normal-mode model should fetch from L1i cache and fail.  A safe-mode model
# should fetch from the memory and pass.
#
= asm

      add             r2,r2,r1

= /asm

# <GEN>
MD n=Mem ra=0x00000000 d=0x7C420A14	# add r2,r2,r1
# </GEN>

CORE n=:P
RD n=NIA     d=0x00000000
RD n=GPR i=1 d=30
RD n=GPR i=2 d=100

CD n=L1i set=0 way=0 ra=0x0 valid=1 dirty=0 locked=0 d=0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0

RESULTS

RD n=GPR i=2 d=130
