Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun 18 14:27:33 2024
| Host         : dendersenLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -pb LC3Zybo_top_timing_summary_routed.pb -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/addr_reg_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/addr_reg_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/addr_reg_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_13/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_14/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_15/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_10/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_11/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_12/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_13/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_14/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_6/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_7/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_8/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_9/CASCADEOUTB (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.129        0.000                      0                 2994        0.058        0.000                      0                 2994        2.000        0.000                       0                  1552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                6.129        0.000                      0                 2888        0.058        0.000                      0                 2888        9.020        0.000                       0                  1549  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     12.168        0.000                      0                  106        0.323        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.755ns  (logic 5.919ns (43.032%)  route 7.836ns (56.968%))
  Logic Levels:           12  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.725     6.466    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.338 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.403    Inst_student_code/Inst_lc3_computer/ram_reg_0_4_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.828 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           2.770    12.598    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[4]
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.150    12.748 r  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.606    13.354    Inst_student_code/Inst_lc3_computer/lc3_m_n_136
    SLICE_X25Y17         LDCE (SetClr_ldce_CLR_Q)     1.093    14.447 f  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_LDC/Q
                         net (fo=1, routed)           0.648    15.095    Inst_student_code/Inst_lc3_computer/data_in_reg[4]_LDC_n_0
    SLICE_X26Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.219 r  Inst_student_code/Inst_lc3_computer/lc3_1_i_15/O
                         net (fo=18, routed)          0.944    16.163    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[4]
    SLICE_X30Y14         LUT6 (Prop_lut6_I4_O)        0.124    16.287 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.171    16.458    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X30Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.582 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.870    17.452    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X20Y15         LUT5 (Prop_lut5_I3_O)        0.124    17.576 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n083311/O
                         net (fo=7, routed)           0.501    18.077    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n0833_mmx_out1
    SLICE_X17Y16         LUT4 (Prop_lut4_I1_O)        0.124    18.201 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109/O
                         net (fo=1, routed)           0.405    18.606    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109
    SLICE_X17Y15         LUT6 (Prop_lut6_I2_O)        0.124    18.730 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW2_F/O
                         net (fo=1, routed)           0.000    18.730    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N490
    SLICE_X17Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    18.942 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW2/O
                         net (fo=1, routed)           0.429    19.371    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N107
    SLICE_X16Y15         LUT6 (Prop_lut6_I3_O)        0.299    19.670 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011/O
                         net (fo=1, routed)           0.427    20.097    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011
    SLICE_X20Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.221 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41015/O
                         net (fo=1, routed)           0.000    20.221    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[2]_GND_5_o_Mux_329_o
    SLICE_X20Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X20Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/C
                         clock pessimism              0.485    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.077    26.349    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0
  -------------------------------------------------------------------
                         required time                         26.349    
                         arrival time                         -20.221    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 5.146ns (38.881%)  route 8.089ns (61.119%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[15])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.331    16.846    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[15]
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.970 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.558    19.529    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124    19.653 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410455/O
                         net (fo=1, routed)           0.000    19.653    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[15]
    SLICE_X39Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.571    25.941    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X39Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_15/C
                         clock pessimism              0.485    26.426    
                         clock uncertainty           -0.079    26.347    
    SLICE_X39Y16         FDRE (Setup_fdre_C_D)        0.029    26.376    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_15
  -------------------------------------------------------------------
                         required time                         26.376    
                         arrival time                         -19.653    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.201ns  (logic 5.146ns (38.981%)  route 8.055ns (61.019%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[15])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.331    16.846    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[15]
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.970 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.524    19.495    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.124    19.619 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41704/O
                         net (fo=1, routed)           0.000    19.619    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[15]
    SLICE_X40Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.572    25.942    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                         clock pessimism              0.485    26.427    
                         clock uncertainty           -0.079    26.348    
    SLICE_X40Y16         FDRE (Setup_fdre_C_D)        0.029    26.377    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15
  -------------------------------------------------------------------
                         required time                         26.377    
                         arrival time                         -19.619    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.128ns  (logic 5.800ns (44.180%)  route 7.328ns (55.820%))
  Logic Levels:           11  (LDCE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.725     6.466    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.338 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.403    Inst_student_code/Inst_lc3_computer/ram_reg_0_4_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.828 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           2.770    12.598    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[4]
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.150    12.748 r  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.606    13.354    Inst_student_code/Inst_lc3_computer/lc3_m_n_136
    SLICE_X25Y17         LDCE (SetClr_ldce_CLR_Q)     1.093    14.447 f  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_LDC/Q
                         net (fo=1, routed)           0.648    15.095    Inst_student_code/Inst_lc3_computer/data_in_reg[4]_LDC_n_0
    SLICE_X26Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.219 f  Inst_student_code/Inst_lc3_computer/lc3_1_i_15/O
                         net (fo=18, routed)          0.944    16.163    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[4]
    SLICE_X30Y14         LUT6 (Prop_lut6_I4_O)        0.124    16.287 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.171    16.458    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X30Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.582 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.866    17.448    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.124    17.572 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n08331/O
                         net (fo=4, routed)           0.613    18.185    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n0833_mmx_out
    SLICE_X19Y15         LUT6 (Prop_lut6_I3_O)        0.124    18.309 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o455/O
                         net (fo=2, routed)           0.313    18.622    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o455
    SLICE_X19Y14         LUT5 (Prop_lut5_I0_O)        0.124    18.746 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o456_G/O
                         net (fo=1, routed)           0.000    18.746    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N603
    SLICE_X19Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    18.963 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o456/O
                         net (fo=1, routed)           0.332    19.295    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o456
    SLICE_X20Y15         LUT6 (Prop_lut6_I3_O)        0.299    19.594 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4521/O
                         net (fo=1, routed)           0.000    19.594    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[2]_GND_5_o_Mux_328_o
    SLICE_X20Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X20Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/C
                         clock pessimism              0.485    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.081    26.353    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1
  -------------------------------------------------------------------
                         required time                         26.353    
                         arrival time                         -19.594    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 5.146ns (39.157%)  route 7.996ns (60.843%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[15])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.331    16.846    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[15]
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.970 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.465    19.435    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.559 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o43454/O
                         net (fo=1, routed)           0.000    19.559    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_331_OUT[15]
    SLICE_X40Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.574    25.944    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_15/C
                         clock pessimism              0.485    26.429    
                         clock uncertainty           -0.079    26.350    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.029    26.379    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_15
  -------------------------------------------------------------------
                         required time                         26.379    
                         arrival time                         -19.559    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.131ns  (logic 5.146ns (39.191%)  route 7.985ns (60.809%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[15])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.331    16.846    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[15]
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.970 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.454    19.424    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.548 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46954/O
                         net (fo=1, routed)           0.000    19.548    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[15]
    SLICE_X40Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.574    25.944    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_15/C
                         clock pessimism              0.485    26.429    
                         clock uncertainty           -0.079    26.350    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.031    26.381    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_15
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                         -19.548    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.139ns  (logic 5.146ns (39.166%)  route 7.993ns (60.834%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 25.948 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[9])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.324    16.839    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[9]
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.963 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           2.469    19.432    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124    19.556 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411448/O
                         net (fo=1, routed)           0.000    19.556    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[9]
    SLICE_X38Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.578    25.948    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X38Y4          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9/C
                         clock pessimism              0.485    26.433    
                         clock uncertainty           -0.079    26.354    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)        0.079    26.433    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_9
  -------------------------------------------------------------------
                         required time                         26.433    
                         arrival time                         -19.556    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.060ns  (logic 5.146ns (39.402%)  route 7.914ns (60.598%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[15])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.331    16.846    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[15]
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    16.970 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.383    19.353    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X40Y15         LUT6 (Prop_lut6_I5_O)        0.124    19.477 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412204/O
                         net (fo=1, routed)           0.000    19.477    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[15]
    SLICE_X40Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.573    25.943    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
                         clock pessimism              0.485    26.428    
                         clock uncertainty           -0.079    26.349    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.029    26.378    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15
  -------------------------------------------------------------------
                         required time                         26.378    
                         arrival time                         -19.477    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.096ns  (logic 5.146ns (39.296%)  route 7.950ns (60.704%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 25.949 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[9])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.324    16.839    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[9]
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.963 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           2.426    19.389    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.124    19.513 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49697/O
                         net (fo=1, routed)           0.000    19.513    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[9]
    SLICE_X38Y2          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.579    25.949    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X38Y2          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_9/C
                         clock pessimism              0.485    26.434    
                         clock uncertainty           -0.079    26.355    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.077    26.432    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_9
  -------------------------------------------------------------------
                         required time                         26.432    
                         arrival time                         -19.513    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 5.146ns (39.442%)  route 7.901ns (60.558%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 25.949 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X28Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.518     6.935 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr_0/Q
                         net (fo=77, routed)          1.358     8.294    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/instr[0]
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.418 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.418    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X38Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.659 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.841    11.500    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[9])
                                                      4.015    15.515 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[9]
                         net (fo=2, routed)           1.324    16.839    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[9]
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.963 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4149011/O
                         net (fo=8, routed)           2.377    19.340    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414901
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.464 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413197/O
                         net (fo=1, routed)           0.000    19.464    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[9]
    SLICE_X40Y3          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.579    25.949    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y3          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_9/C
                         clock pessimism              0.485    26.434    
                         clock uncertainty           -0.079    26.355    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)        0.029    26.384    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_9
  -------------------------------------------------------------------
                         required time                         26.384    
                         arrival time                         -19.464    
  -------------------------------------------------------------------
                         slack                                  6.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_6/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.642%)  route 0.255ns (64.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/Q
                         net (fo=4, routed)           0.255     2.228    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[4]
    SLICE_X22Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X22Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_6/C
                         clock pessimism             -0.287     2.092    
    SLICE_X22Y36         FDCE (Hold_fdce_C_D)         0.078     2.170    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_6
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.605%)  route 0.255ns (64.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.558     1.830    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X21Y35         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_3/Q
                         net (fo=4, routed)           0.255     2.226    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[3]
    SLICE_X25Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X25Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7/C
                         clock pessimism             -0.287     2.093    
    SLICE_X25Y37         FDCE (Hold_fdce_C_D)         0.070     2.163    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000008/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000048/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.934%)  route 0.237ns (59.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X24Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000008/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000008/Q
                         net (fo=1, routed)           0.237     2.230    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig00000046
    SLICE_X16Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000048/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.826     2.380    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000048/C
                         clock pessimism             -0.287     2.093    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.059     2.152    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000048
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.082%)  route 0.267ns (61.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.558     1.830    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X20Y35         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_9/Q
                         net (fo=4, routed)           0.267     2.260    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[9]
    SLICE_X24Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X24Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1/C
                         clock pessimism             -0.287     2.092    
    SLICE_X24Y36         FDCE (Hold_fdce_C_D)         0.085     2.177    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_2/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.446%)  route 0.232ns (58.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.558     1.830    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X20Y35         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_8/Q
                         net (fo=4, routed)           0.232     2.225    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[8]
    SLICE_X23Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X23Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_2/C
                         clock pessimism             -0.287     2.093    
    SLICE_X23Y37         FDCE (Hold_fdce_C_D)         0.047     2.140    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_2
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/ram_reg_1_8/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.968%)  route 0.171ns (51.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X34Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     2.000 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_9/Q
                         net (fo=39, routed)          0.171     2.171    Inst_student_code/Inst_lc3_computer/addr[9]
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_1_8/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.875     2.429    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_1_8/CLKARDCLK
                         clock pessimism             -0.535     1.894    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.077    Inst_student_code/Inst_lc3_computer/ram_reg_1_8
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/ram_reg_1_8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.588%)  route 0.181ns (52.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X34Y7          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_7/Q
                         net (fo=39, routed)          0.181     2.180    Inst_student_code/Inst_lc3_computer/addr[7]
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_1_8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.875     2.429    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_1_8/CLKARDCLK
                         clock pessimism             -0.535     1.894    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.077    Inst_student_code/Inst_lc3_computer/ram_reg_1_8
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_0/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.471%)  route 0.293ns (67.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.558     1.830    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X21Y35         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_10/Q
                         net (fo=4, routed)           0.293     2.264    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[10]
    SLICE_X23Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X23Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_0/C
                         clock pessimism             -0.287     2.092    
    SLICE_X23Y36         FDCE (Hold_fdce_C_D)         0.063     2.155    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_0
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_1/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.923%)  route 0.268ns (62.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.558     1.830    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X20Y35         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_9/Q
                         net (fo=4, routed)           0.268     2.262    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[9]
    SLICE_X22Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X22Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_1/C
                         clock pessimism             -0.287     2.092    
    SLICE_X22Y36         FDCE (Hold_fdce_C_D)         0.059     2.151    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_1
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_6/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.648%)  route 0.305ns (68.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_4/Q
                         net (fo=4, routed)           0.305     2.278    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[4]
    SLICE_X23Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X23Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_6/C
                         clock pessimism             -0.287     2.093    
    SLICE_X23Y37         FDCE (Hold_fdce_C_D)         0.071     2.164    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y2     Inst_student_code/Inst_lc3_computer/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10    Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y4     Inst_student_code/Inst_lc3_computer/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7     Inst_student_code/Inst_lc3_computer/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9     Inst_student_code/Inst_lc3_computer/ram_reg_1_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7     Inst_student_code/Inst_lc3_computer/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y2     Inst_student_code/Inst_lc3_computer/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y4     Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y4     Inst_student_code/Inst_lc3_computer/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y3     Inst_student_code/Inst_lc3_computer/ram_reg_1_10/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y23    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y23    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007c3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007c5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007c7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007c9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007cb/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007cf/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007cf/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007d1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007d3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007aa/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y17     Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y17     Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y17     Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b5/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.168ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 3.447ns (49.802%)  route 3.474ns (50.198%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.725     6.466    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.338 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.403    Inst_student_code/Inst_lc3_computer/ram_reg_0_4_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.828 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           2.770    12.598    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[4]
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.150    12.748 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.639    13.387    Inst_student_code/Inst_lc3_computer/lc3_m_n_136
    SLICE_X26Y18         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.492    25.862    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X26Y18         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C/C
                         clock pessimism              0.385    26.247    
                         clock uncertainty           -0.079    26.168    
    SLICE_X26Y18         FDCE (Recov_fdce_C_CLR)     -0.613    25.555    Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                 12.168    

Slack (MET) :             12.299ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 3.421ns (47.968%)  route 3.711ns (52.032%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.444ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.703     6.444    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X2Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.316 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.381    Inst_student_code/Inst_lc3_computer/ram_reg_0_15_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.806 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_15/DOBDO[0]
                         net (fo=2, routed)           2.717    12.523    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[15]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.647 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.929    13.576    Inst_student_code/Inst_lc3_computer/lc3_m_n_159
    SLICE_X38Y12         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.574    25.944    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X38Y12         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[15]_P/C
                         clock pessimism              0.371    26.315    
                         clock uncertainty           -0.079    26.236    
    SLICE_X38Y12         FDPE (Recov_fdpe_C_PRE)     -0.361    25.875    Inst_student_code/Inst_lc3_computer/data_in_reg[15]_P
  -------------------------------------------------------------------
                         required time                         25.875    
                         arrival time                         -13.576    
  -------------------------------------------------------------------
                         slack                                 12.299    

Slack (MET) :             12.544ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 3.421ns (50.305%)  route 3.380ns (49.696%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 25.864 - 20.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.725     6.466    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.338 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.403    Inst_student_code/Inst_lc3_computer/ram_reg_0_4_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.828 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           2.770    12.598    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[4]
    SLICE_X26Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.722 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.545    13.266    Inst_student_code/Inst_lc3_computer/lc3_m_n_137
    SLICE_X26Y17         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.494    25.864    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X26Y17         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P/C
                         clock pessimism              0.385    26.249    
                         clock uncertainty           -0.079    26.170    
    SLICE_X26Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    25.811    Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P
  -------------------------------------------------------------------
                         required time                         25.811    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                 12.544    

Slack (MET) :             12.601ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 3.449ns (53.054%)  route 3.052ns (46.946%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.712     6.453    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.325 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.390    Inst_student_code/Inst_lc3_computer/ram_reg_0_2_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.815 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           2.247    12.062    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[2]
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.152    12.214 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.739    12.954    Inst_student_code/Inst_lc3_computer/lc3_m_n_132
    SLICE_X29Y18         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.492    25.862    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X29Y18         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C/C
                         clock pessimism              0.385    26.247    
                         clock uncertainty           -0.079    26.168    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.613    25.555    Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                 12.601    

Slack (MET) :             12.762ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 3.449ns (54.137%)  route 2.922ns (45.863%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.727     6.468    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.340 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.405    Inst_student_code/Inst_lc3_computer/ram_reg_0_0_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.830 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           2.308    12.138    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[0]
    SLICE_X27Y17         LUT5 (Prop_lut5_I0_O)        0.152    12.290 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.548    12.839    Inst_student_code/Inst_lc3_computer/lc3_m_n_129
    SLICE_X27Y18         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.492    25.862    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X27Y18         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P/C
                         clock pessimism              0.385    26.247    
                         clock uncertainty           -0.079    26.168    
    SLICE_X27Y18         FDPE (Recov_fdpe_C_PRE)     -0.567    25.601    Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                 12.762    

Slack (MET) :             12.964ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 3.451ns (56.284%)  route 2.680ns (43.716%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 25.861 - 20.000 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.723     6.464    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.336 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.401    Inst_student_code/Inst_lc3_computer/ram_reg_0_3_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.826 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.954    11.781    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[3]
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.154    11.935 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.661    12.595    Inst_student_code/Inst_lc3_computer/lc3_m_n_134
    SLICE_X26Y19         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.491    25.861    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X26Y19         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C/C
                         clock pessimism              0.385    26.246    
                         clock uncertainty           -0.079    26.167    
    SLICE_X26Y19         FDCE (Recov_fdce_C_CLR)     -0.608    25.559    Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C
  -------------------------------------------------------------------
                         required time                         25.559    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                 12.964    

Slack (MET) :             12.971ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 3.421ns (53.257%)  route 3.003ns (46.743%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 25.864 - 20.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.715     6.456    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y6          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.328 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.393    Inst_student_code/Inst_lc3_computer/ram_reg_0_1_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.818 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.349    12.167    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[1]
    SLICE_X28Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.291 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.588    12.879    Inst_student_code/Inst_lc3_computer/lc3_m_n_130
    SLICE_X28Y17         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.494    25.864    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X28Y17         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C/C
                         clock pessimism              0.385    26.249    
                         clock uncertainty           -0.079    26.170    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.319    25.851    Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C
  -------------------------------------------------------------------
                         required time                         25.851    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                 12.971    

Slack (MET) :             13.074ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 3.421ns (53.635%)  route 2.957ns (46.365%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 25.865 - 20.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.717     6.458    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_14/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.330 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_14/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.395    Inst_student_code/Inst_lc3_computer/ram_reg_0_14_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.820 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_14/DOBDO[0]
                         net (fo=2, routed)           2.108    11.929    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[14]
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.053 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.783    12.836    Inst_student_code/Inst_lc3_computer/lc3_m_n_157
    SLICE_X34Y17         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.495    25.865    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X34Y17         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[14]_P/C
                         clock pessimism              0.485    26.350    
                         clock uncertainty           -0.079    26.271    
    SLICE_X34Y17         FDPE (Recov_fdpe_C_PRE)     -0.361    25.910    Inst_student_code/Inst_lc3_computer/data_in_reg[14]_P
  -------------------------------------------------------------------
                         required time                         25.910    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                 13.074    

Slack (MET) :             13.103ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 3.421ns (55.233%)  route 2.773ns (44.767%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 25.864 - 20.000 ) 
    Source Clock Delay      (SCD):    6.468ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.727     6.468    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y0          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.340 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.405    Inst_student_code/Inst_lc3_computer/ram_reg_0_0_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.830 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           2.308    12.138    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[0]
    SLICE_X27Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.262 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.399    12.662    Inst_student_code/Inst_lc3_computer/lc3_m_n_128
    SLICE_X27Y17         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.494    25.864    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X27Y17         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[0]_C/C
                         clock pessimism              0.385    26.249    
                         clock uncertainty           -0.079    26.170    
    SLICE_X27Y17         FDCE (Recov_fdce_C_CLR)     -0.405    25.765    Inst_student_code/Inst_lc3_computer/data_in_reg[0]_C
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                 13.103    

Slack (MET) :             13.124ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 3.421ns (54.917%)  route 2.808ns (45.083%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 25.861 - 20.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.712     6.453    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.325 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.390    Inst_student_code/Inst_lc3_computer/ram_reg_0_2_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.815 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           2.247    12.062    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[2]
    SLICE_X26Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.186 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.496    12.682    Inst_student_code/Inst_lc3_computer/lc3_m_n_133
    SLICE_X28Y19         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        1.491    25.861    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X28Y19         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P/C
                         clock pessimism              0.385    26.246    
                         clock uncertainty           -0.079    26.167    
    SLICE_X28Y19         FDPE (Recov_fdpe_C_PRE)     -0.361    25.806    Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                 13.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.360%)  route 0.374ns (72.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.374     2.348    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X24Y36         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X24Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_0/C
                         clock pessimism             -0.287     2.092    
    SLICE_X24Y36         FDCE (Remov_fdce_C_CLR)     -0.067     2.025    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_0
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.360%)  route 0.374ns (72.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.374     2.348    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X24Y36         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X24Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1/C
                         clock pessimism             -0.287     2.092    
    SLICE_X24Y36         FDCE (Remov_fdce_C_CLR)     -0.067     2.025    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_1
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.360%)  route 0.374ns (72.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.374     2.348    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X24Y36         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.825     2.379    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X24Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6/C
                         clock pessimism             -0.287     2.092    
    SLICE_X24Y36         FDCE (Remov_fdce_C_CLR)     -0.067     2.025    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_7/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.471%)  route 0.435ns (75.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.435     2.409    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X24Y37         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X24Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_7/C
                         clock pessimism             -0.287     2.093    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.067     2.026    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_7
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.471%)  route 0.435ns (75.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.435     2.409    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X25Y37         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.826     2.380    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X25Y37         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7/C
                         clock pessimism             -0.287     2.093    
    SLICE_X25Y37         FDCE (Remov_fdce_C_CLR)     -0.092     2.001    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_7
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.034%)  route 0.328ns (69.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.328     2.302    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X21Y36         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.827     2.381    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X21Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg/C
                         clock pessimism             -0.515     1.866    
    SLICE_X21Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.774    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.034%)  route 0.328ns (69.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.328     2.302    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X21Y36         FDPE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.827     2.381    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X21Y36         FDPE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/C
                         clock pessimism             -0.515     1.866    
    SLICE_X21Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.771    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.769%)  route 0.349ns (71.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.349     2.323    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y36         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.828     2.382    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/C
                         clock pessimism             -0.534     1.848    
    SLICE_X19Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.756    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/empty_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.769%)  route 0.349ns (71.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.349     2.323    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y36         FDPE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.828     2.382    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y36         FDPE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/empty_reg/C
                         clock pessimism             -0.534     1.848    
    SLICE_X19Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.753    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/empty_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.516%)  route 0.353ns (71.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.561     1.833    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y34         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.974 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.353     2.327    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X18Y36         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1547, routed)        0.828     2.382    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y36         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2/C
                         clock pessimism             -0.534     1.848    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.756    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/r_ptr_reg_2
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.571    





