{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654181017107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654181017109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 22:43:35 2022 " "Processing started: Thu Jun 02 22:43:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654181017109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654181017109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov7725_rgb565_640x480_vga -c ov7725_rgb565_640x480_vga " "Command: quartus_sta ov7725_rgb565_640x480_vga -c ov7725_rgb565_640x480_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654181017109 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1654181017558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654181018393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654181018475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654181018475 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654181018962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654181018962 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654181018962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654181018962 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1654181018962 ""}
{ "Info" "ISTA_SDC_FOUND" "ov7725_rgb565_640x480_vga.sdc " "Reading SDC File: 'ov7725_rgb565_640x480_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1654181018975 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1654181018978 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1654181018978 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1654181018978 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1654181018978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1654181018979 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654181018989 "|ov7725_rgb565_640x480_vga|i2c_dri:u_i2c_dri|dri_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019088 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1654181019090 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1654181019105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.152 " "Worst-case setup slack is 2.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.152               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.152               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.819               0.000 cam_pclk  " "    3.819               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.618               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.618               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181019151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 cam_pclk  " "    0.274               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.453               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181019163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.406 " "Worst-case recovery slack is 6.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.406               0.000 cam_pclk  " "    6.406               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181019169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.364 " "Worst-case removal slack is 1.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.364               0.000 cam_pclk  " "    1.364               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181019174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.718 " "Worst-case minimum pulse width slack is 4.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.718               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.718               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 sys_clk  " "    9.858               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.718               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.724               0.000 cam_pclk  " "   19.724               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181019179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181019179 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1654181019423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1654181019486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1654181020341 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654181020616 "|ov7725_rgb565_640x480_vga|i2c_dri:u_i2c_dri|dri_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.598 " "Worst-case setup slack is 2.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.598               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.598               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 cam_pclk  " "    3.970               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.837               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.837               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181020649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 cam_pclk  " "    0.253               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.402               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181020664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.587 " "Worst-case recovery slack is 6.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.587               0.000 cam_pclk  " "    6.587               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181020673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.295 " "Worst-case removal slack is 1.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 cam_pclk  " "    1.295               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181020682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.717 " "Worst-case minimum pulse width slack is 4.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.717               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 sys_clk  " "    9.855               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.631               0.000 cam_pclk  " "   19.631               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.716               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181020691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181020691 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1654181020959 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1654181021287 "|ov7725_rgb565_640x480_vga|i2c_dri:u_i2c_dri|dri_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.673 " "Worst-case setup slack is 6.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.673               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.673               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.245               0.000 cam_pclk  " "    7.245               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.109               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.109               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181021310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.037 " "Worst-case hold slack is 0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 cam_pclk  " "    0.037               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.186               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181021329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.356 " "Worst-case recovery slack is 8.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.356               0.000 cam_pclk  " "    8.356               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181021356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 cam_pclk  " "    0.507               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181021373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 sys_clk  " "    9.423               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.166               0.000 cam_pclk  " "   19.166               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.736               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654181021388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654181021388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654181022245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654181022246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654181022568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 22:43:42 2022 " "Processing ended: Thu Jun 02 22:43:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654181022569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654181022569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654181022569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654181022568 ""}
