<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Source Files Read</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>File Name with User-Entered Path</TH>
<TH>Used in Netlist</TH>
<TH>File Type</TH>
<TH>File Name with Absolute Path</TH>
<TH>Library</TH>
</TR>
</thead><tbody><TR >
<TD >RTL/new_highscore.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/new_highscore.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >RTL/btn_pulse.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/btn_pulse.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >RTL/hex_to_7seg.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/hex_to_7seg.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >RTL/lfsr_delay.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >RTL/timer.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >RTL/update_highscore.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/update_highscore.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >highscore.v</TD>
<TD >yes</TD>
<TD >User Wizard-Generated File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >reaction_game.v</TD>
<TD >yes</TD>
<TD >Auto-Found Verilog HDL File </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altsyncram.tdf</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stratix_ram_block.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >lpm_mux.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >lpm_decode.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >aglobal231.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >a_rdenreg.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altrom.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altram.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altdpram.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/altsyncram_nke1.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/altsyncram_nke1.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >lpm_divide.tdf</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >abs_divider.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >sign_div_unsign.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/lpm_divide_pll.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_pll.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/sign_div_unsign_olh.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_olh.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/alt_u_div_qhe.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/add_sub_t3c.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_t3c.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/add_sub_u3c.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_u3c.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/lpm_divide_mtl.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_mtl.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/lpm_divide_ptl.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_ptl.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/sign_div_unsign_rlh.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_rlh.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/alt_u_div_0ie.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_0ie.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/lpm_divide_3vl.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_3vl.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/sign_div_unsign_5nh.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_5nh.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/alt_u_div_kke.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_kke.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/lpm_divide_inl.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_inl.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/sign_div_unsign_hnh.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_hnh.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/alt_u_div_cle.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_cle.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
