 
****************************************
Report : area
Design : DEC_LUT_Decoder8bits_clk
Version: U-2022.12-SP6
Date   : Mon May  5 17:38:33 2025
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/Library/CBDK018_UMC_Faraday_v1.0/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                          383
Number of nets:                          2762
Number of cells:                         2367
Number of combinational cells:           2328
Number of sequential cells:                32
Number of macros/black boxes:               0
Number of buf/inv:                        245
Number of references:                      85

Combinational area:              41337.979100
Buf/Inv area:                     2324.851177
Noncombinational area:            1821.758389
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 43159.737489
Total area:                 undefined
1
