

================================================================
== Vitis HLS Report for 'multi_core_multi_ram_ip'
================================================================
* Date:           Sat Aug  6 16:14:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multi_core_multi_ram_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  163|  163|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      160|      160|        10|         10|         10|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    122|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     862|   1550|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    146|    -|
|Register         |        -|    -|     249|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1111|   1818|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------+---------------+---------+----+-----+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  144|   232|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        0|   0|  718|  1318|    0|
    +-----------------+---------------+---------+----+-----+------+-----+
    |Total            |               |        0|   0|  862|  1550|    0|
    +-----------------+---------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_257_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln886_fu_207_p2                |         +|   0|  0|  13|           5|           1|
    |ap_block_state10                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_writereq_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_readreq_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_201_p2              |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |select_ln1541_fu_175_p3            |    select|   0|  0|  16|           1|           4|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 122|          81|          81|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         13|    1|         13|
    |global_value_fu_120  |   9|          2|   32|         64|
    |gmem_blk_n_AR        |   9|          2|    1|          2|
    |gmem_blk_n_AW        |   9|          2|    1|          2|
    |gmem_blk_n_B         |   9|          2|    1|          2|
    |gmem_blk_n_R         |   9|          2|    1|          2|
    |gmem_blk_n_W         |   9|          2|    1|          2|
    |i_V_fu_112           |   9|          2|    5|         10|
    |local_ram_WEN_A      |   9|          2|    4|          8|
    |local_value_fu_116   |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 146|         31|   79|        169|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln886_reg_338       |   5|   0|    5|          0|
    |ap_CS_fsm               |  12|   0|   12|          0|
    |data_ram_read_reg_324   |  64|   0|   64|          0|
    |global_value_1_reg_359  |  32|   0|   32|          0|
    |global_value_fu_120     |  32|   0|   32|          0|
    |gmem_addr_reg_352       |  64|   0|   64|          0|
    |i0_V_reg_343            |   1|   0|    1|          0|
    |i_V_fu_112              |   5|   0|    5|          0|
    |icmp_ln1073_reg_334     |   1|   0|    1|          0|
    |local_value_fu_116      |  32|   0|   32|          0|
    |select_ln1541_reg_329   |   1|   0|   16|         15|
    +------------------------+----+----+-----+-----------+
    |Total                   | 249|   0|  264|         15|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                     gmem|       pointer|
|local_ram_Addr_A       |  out|   32|        bram|                local_ram|         array|
|local_ram_EN_A         |  out|    1|        bram|                local_ram|         array|
|local_ram_WEN_A        |  out|    4|        bram|                local_ram|         array|
|local_ram_Din_A        |  out|   32|        bram|                local_ram|         array|
|local_ram_Dout_A       |   in|   32|        bram|                local_ram|         array|
|local_ram_Clk_A        |  out|    1|        bram|                local_ram|         array|
|local_ram_Rst_A        |  out|    1|        bram|                local_ram|         array|
+-----------------------+-----+-----+------------+-------------------------+--------------+

