#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jun  3 17:52:17 2024
# Process ID: 2688868
# Current directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1
# Command line: vivado -log vitis_design_clk_wizard_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vitis_design_clk_wizard_0_0.tcl
# Log file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/vitis_design_clk_wizard_0_0.vds
# Journal file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/vivado.jou
# Running On: ubuntu-MS-7D30, OS: Linux, CPU Frequency: 4890.861 MHz, CPU Physical cores: 16, Host memory: 134841 MB
#-----------------------------------------------------------
source vitis_design_clk_wizard_0_0.tcl -notrace
INFO: Dispatch client connection id - 46641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_clk_wizard_0_0
Command: synth_design -top vitis_design_clk_wizard_0_0 -part xcvc1902-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2689248
WARNING: [Synth 8-11065] parameter 'DCO_DCLK_DIV' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:52]
WARNING: [Synth 8-11065] parameter 'DCNT_B' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:54]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_INIT' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:56]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_FINAL' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:57]
WARNING: [Synth 8-11065] parameter 'BCODE_B' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:58]
WARNING: [Synth 8-11065] parameter 'T_RST' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:60]
WARNING: [Synth 8-11065] parameter 'T1_RST' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:61]
WARNING: [Synth 8-11065] parameter 'RCNT_B' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:62]
WARNING: [Synth 8-11065] parameter 'T_DCO' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:66]
WARNING: [Synth 8-11065] parameter 'T_DCO_SYN' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:70]
WARNING: [Synth 8-11065] parameter 'T_CAL_STEP' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:74]
WARNING: [Synth 8-11065] parameter 'SESSION_END' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:76]
WARNING: [Synth 8-11065] parameter 'S_RST' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:80]
WARNING: [Synth 8-11065] parameter 'S_1' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:81]
WARNING: [Synth 8-11065] parameter 'S_2' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:82]
WARNING: [Synth 8-11065] parameter 'S_3' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:83]
WARNING: [Synth 8-11065] parameter 'S_4' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:84]
WARNING: [Synth 8-11065] parameter 'S_5' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:85]
WARNING: [Synth 8-11065] parameter 'S_6' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:86]
WARNING: [Synth 8-11065] parameter 'S_7' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:87]
WARNING: [Synth 8-11065] parameter 'S_8' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:88]
WARNING: [Synth 8-11065] parameter 'S_9' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:89]
WARNING: [Synth 8-11065] parameter 'S_10' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:90]
WARNING: [Synth 8-11065] parameter 'S_11' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:91]
WARNING: [Synth 8-11065] parameter 'S_12' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:92]
WARNING: [Synth 8-11065] parameter 'S_13' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:93]
WARNING: [Synth 8-11065] parameter 'S_14' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:94]
WARNING: [Synth 8-11065] parameter 'S_15' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:95]
WARNING: [Synth 8-11065] parameter 'S_FINISH' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:96]
WARNING: [Synth 8-11065] parameter 'DONT_CARE_STATE' becomes localparam in 'vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:97]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3302.840 ; gain = 362.828 ; free physical = 21732 ; free virtual = 106905
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vitis_design_clk_wizard_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/synth/vitis_design_clk_wizard_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_clk_wizard_0_0_clk_wiz_top' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_clk_wizard_0_0_clocking_structure' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_structure.v:47]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6157] synthesizing module 'MMCME5' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80906]
INFO: [Synth 8-6155] done synthesizing module 'MMCME5' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80906]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_clk_wizard_0_0_clocking_structure' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_structure.v:47]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_clk_wizard_0_0_clk_wiz_top' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_clk_wizard_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/synth/vitis_design_clk_wizard_0_0.v:53]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:343]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:344]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:345]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:346]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:347]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:348]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:349]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:350]
WARNING: [Synth 8-3848] Net clk_stop in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:379]
WARNING: [Synth 8-3848] Net clk_glitch in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:380]
WARNING: [Synth 8-3848] Net clk_oor in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:381]
WARNING: [Synth 8-3848] Net interrupt in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:382]
WARNING: [Synth 8-3848] Net locked_fb in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:405]
WARNING: [Synth 8-3848] Net clkfb_out_p in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:410]
WARNING: [Synth 8-3848] Net clkfb_out_n in module/entity vitis_design_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v:411]
WARNING: [Synth 8-7129] Port clkin1_deskew in module vitis_design_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkin2_deskew in module vitis_design_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb1_deskew in module vitis_design_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb2_deskew in module vitis_design_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awready in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wready in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[1] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[0] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bvalid in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arready in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[31] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[30] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[29] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[28] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[27] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[26] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[25] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[24] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[23] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[22] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[21] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[20] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[19] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[18] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[17] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[16] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[15] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[14] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[13] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[12] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[11] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[10] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[9] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[8] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[7] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[6] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[5] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[4] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[3] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[2] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[1] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[0] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[1] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[0] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rvalid in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[3] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[2] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[1] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[0] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[3] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[2] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[1] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[0] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[3] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[2] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[1] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[0] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port locked_fb in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_p in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_n in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aclk in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aresetn in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awvalid in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module vitis_design_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.746 ; gain = 435.734 ; free physical = 20609 ; free virtual = 105789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3384.652 ; gain = 444.641 ; free physical = 20584 ; free virtual = 105765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3384.652 ; gain = 444.641 ; free physical = 20584 ; free virtual = 105765
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3398.590 ; gain = 0.000 ; free physical = 20414 ; free virtual = 105600
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3476.422 ; gain = 0.000 ; free physical = 19574 ; free virtual = 104793
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 9 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3476.422 ; gain = 0.000 ; free physical = 19573 ; free virtual = 104793
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3476.422 ; gain = 536.410 ; free physical = 19572 ; free virtual = 104801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3476.422 ; gain = 536.410 ; free physical = 19572 ; free virtual = 104801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3476.422 ; gain = 536.410 ; free physical = 19572 ; free virtual = 104801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3476.422 ; gain = 536.410 ; free physical = 19567 ; free virtual = 104798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3476.422 ; gain = 536.410 ; free physical = 19575 ; free virtual = 104810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4196.375 ; gain = 1256.363 ; free physical = 15373 ; free virtual = 100740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4196.375 ; gain = 1256.363 ; free physical = 15373 ; free virtual = 100739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design_clk_wizard_0_0_clk_wiz_top`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design_clk_wizard_0_0_clk_wiz_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design_clk_wizard_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design_clk_wizard_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4206.391 ; gain = 1266.379 ; free physical = 15359 ; free virtual = 100725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.266 ; gain = 1280.254 ; free physical = 14650 ; free virtual = 100023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.266 ; gain = 1280.254 ; free physical = 14650 ; free virtual = 100023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.266 ; gain = 1280.254 ; free physical = 14650 ; free virtual = 100023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.266 ; gain = 1280.254 ; free physical = 14650 ; free virtual = 100023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.266 ; gain = 1280.254 ; free physical = 14650 ; free virtual = 100023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.266 ; gain = 1280.254 ; free physical = 14649 ; free virtual = 100022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     9|
|2     |LUT1   |     1|
|3     |MMCME5 |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.266 ; gain = 1280.254 ; free physical = 14649 ; free virtual = 100022
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4220.266 ; gain = 1188.484 ; free physical = 14630 ; free virtual = 100004
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4220.273 ; gain = 1280.254 ; free physical = 14629 ; free virtual = 100004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4220.273 ; gain = 0.000 ; free physical = 14622 ; free virtual = 99998
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4260.047 ; gain = 0.000 ; free physical = 14859 ; free virtual = 100236
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 9 instances

Synth Design complete | Checksum: 8a5b1615
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 4260.047 ; gain = 2106.551 ; free physical = 14828 ; free virtual = 100205
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3333.714; main = 3333.714; forked = 297.531
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4786.680; main = 4260.051; forked = 975.824
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/vitis_design_clk_wizard_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vitis_design_clk_wizard_0_0, cache-ID = 8272a6a46081e6f1
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/vitis_design_clk_wizard_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vitis_design_clk_wizard_0_0_utilization_synth.rpt -pb vitis_design_clk_wizard_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:52:54 2024...
