
template_stm32h7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c464  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e74  0800c708  0800c708  0000d708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d57c  0800d57c  0000e57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d584  0800d584  0000e584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d588  0800d588  0000e588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e0  24000000  0800d58c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00029234  240001e0  0800d76c  0000f1e0  2**2
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  00010000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f1e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003dac0  00000000  00000000  0000f20e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000801d  00000000  00000000  0004ccce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 00017150  00000000  00000000  00054ceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001f90  00000000  00000000  0006be40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002346  00000000  00000000  0006ddd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000412a3  00000000  00000000  00070116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00039bba  00000000  00000000  000b13b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0018fdb4  00000000  00000000  000eaf73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0027ad27  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006c44  00000000  00000000  0027ad6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000059  00000000  00000000  002819b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e0 	.word	0x240001e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c6ec 	.word	0x0800c6ec

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e4 	.word	0x240001e4
 80002dc:	0800c6ec 	.word	0x0800c6ec

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <start_task_audio_capt>:
int16_t audio_buffer_a[AUDIO_BUFFER_SIZE/2];
int16_t audio_buffer_b[AUDIO_BUFFER_SIZE/2];
volatile uint8_t current_buffer = 0; // 0=A, 1=B

void start_task_audio_capt(void *argument)
{
 8000aa4:	b500      	push	{lr}
 8000aa6:	f5ad 4d3b 	sub.w	sp, sp, #47872	@ 0xbb00
  // 启动DMA双缓冲模式接收
  HAL_I2S_Receive_DMA(&hi2s1, (uint16_t*)audio_buffer_a, AUDIO_BUFFER_SIZE/2);
 8000aaa:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 8000aae:	4916      	ldr	r1, [pc, #88]	@ (8000b08 <start_task_audio_capt+0x64>)
{
 8000ab0:	b0a5      	sub	sp, #148	@ 0x94
  HAL_I2S_Receive_DMA(&hi2s1, (uint16_t*)audio_buffer_a, AUDIO_BUFFER_SIZE/2);
 8000ab2:	4816      	ldr	r0, [pc, #88]	@ (8000b0c <start_task_audio_capt+0x68>)
 8000ab4:	f001 fd20 	bl	80024f8 <HAL_I2S_Receive_DMA>
 8000ab8:	ac02      	add	r4, sp, #8

  for(;;)
  {
    // 等待DMA传输通知
    uint32_t notification;
    if(xTaskNotifyWait(0, UINT32_MAX, &notification, portMAX_DELAY) == pdTRUE)
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
 8000abe:	aa01      	add	r2, sp, #4
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f005 fe20 	bl	8006708 <xTaskNotifyWait>
 8000ac8:	2801      	cmp	r0, #1
 8000aca:	d1f6      	bne.n	8000aba <start_task_audio_capt+0x16>
    {
    	audio_buffer_t audio_data;

      // 确定哪个缓冲区已满并复制数据
      if(notification == BUFFER_A_FULL)
 8000acc:	ab01      	add	r3, sp, #4
      {
        memcpy(audio_data.samples, audio_buffer_a, sizeof(audio_buffer_a));
 8000ace:	f64b 3280 	movw	r2, #48000	@ 0xbb80
      if(notification == BUFFER_A_FULL)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	b9ab      	cbnz	r3, 8000b02 <start_task_audio_capt+0x5e>
        memcpy(audio_data.samples, audio_buffer_a, sizeof(audio_buffer_a));
 8000ad6:	490c      	ldr	r1, [pc, #48]	@ (8000b08 <start_task_audio_capt+0x64>)
      }
      else
      {
        memcpy(audio_data.samples, audio_buffer_b, sizeof(audio_buffer_b));
 8000ad8:	4620      	mov	r0, r4
      }

      audio_data.size = AUDIO_BUFFER_SIZE/2;
 8000ada:	f504 4530 	add.w	r5, r4, #45056	@ 0xb000
        memcpy(audio_data.samples, audio_buffer_b, sizeof(audio_buffer_b));
 8000ade:	f008 fc7e 	bl	80093de <memcpy>
      audio_data.size = AUDIO_BUFFER_SIZE/2;
 8000ae2:	f645 53c0 	movw	r3, #24000	@ 0x5dc0
 8000ae6:	f8c5 3b80 	str.w	r3, [r5, #2944]	@ 0xb80
      audio_data.timestamp = HAL_GetTick();
 8000aea:	f000 fce5 	bl	80014b8 <HAL_GetTick>

      // 发送到处理队列
      xQueueSend(queue_audio_processHandle, &audio_data, 0);
 8000aee:	2300      	movs	r3, #0
      audio_data.timestamp = HAL_GetTick();
 8000af0:	f8c5 0b84 	str.w	r0, [r5, #2948]	@ 0xb84
      xQueueSend(queue_audio_processHandle, &audio_data, 0);
 8000af4:	4806      	ldr	r0, [pc, #24]	@ (8000b10 <start_task_audio_capt+0x6c>)
 8000af6:	a902      	add	r1, sp, #8
 8000af8:	461a      	mov	r2, r3
 8000afa:	6800      	ldr	r0, [r0, #0]
 8000afc:	f004 ff63 	bl	80059c6 <xQueueGenericSend>
  {
 8000b00:	e7db      	b.n	8000aba <start_task_audio_capt+0x16>
        memcpy(audio_data.samples, audio_buffer_b, sizeof(audio_buffer_b));
 8000b02:	4904      	ldr	r1, [pc, #16]	@ (8000b14 <start_task_audio_capt+0x70>)
 8000b04:	e7e8      	b.n	8000ad8 <start_task_audio_capt+0x34>
 8000b06:	bf00      	nop
 8000b08:	2400bd7c 	.word	0x2400bd7c
 8000b0c:	24017994 	.word	0x24017994
 8000b10:	24017904 	.word	0x24017904
 8000b14:	240001fc 	.word	0x240001fc

08000b18 <HAL_I2S_RxHalfCpltCallback>:
  }
}

// DMA中断回调
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b1a:	2300      	movs	r3, #0
  xTaskNotifyFromISR(task_audio_captHandle, BUFFER_A_FULL, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8000b1c:	aa03      	add	r2, sp, #12
 8000b1e:	480b      	ldr	r0, [pc, #44]	@ (8000b4c <HAL_I2S_RxHalfCpltCallback+0x34>)
 8000b20:	9200      	str	r2, [sp, #0]
 8000b22:	4619      	mov	r1, r3
 8000b24:	2203      	movs	r2, #3
 8000b26:	6800      	ldr	r0, [r0, #0]
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b28:	9303      	str	r3, [sp, #12]
  xTaskNotifyFromISR(task_audio_captHandle, BUFFER_A_FULL, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8000b2a:	f005 fe37 	bl	800679c <xTaskGenericNotifyFromISR>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b2e:	9b03      	ldr	r3, [sp, #12]
 8000b30:	b14b      	cbz	r3, 8000b46 <HAL_I2S_RxHalfCpltCallback+0x2e>
 8000b32:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000b36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b3a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8000b3e:	f3bf 8f4f 	dsb	sy
 8000b42:	f3bf 8f6f 	isb	sy
}
 8000b46:	b005      	add	sp, #20
 8000b48:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b4c:	24017918 	.word	0x24017918

08000b50 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000b50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  xTaskNotifyFromISR(task_audio_captHandle, BUFFER_B_FULL, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8000b52:	480c      	ldr	r0, [pc, #48]	@ (8000b84 <HAL_I2S_RxCpltCallback+0x34>)
 8000b54:	aa03      	add	r2, sp, #12
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b56:	2300      	movs	r3, #0
  xTaskNotifyFromISR(task_audio_captHandle, BUFFER_B_FULL, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8000b58:	2101      	movs	r1, #1
 8000b5a:	9200      	str	r2, [sp, #0]
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	6800      	ldr	r0, [r0, #0]
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b60:	9303      	str	r3, [sp, #12]
  xTaskNotifyFromISR(task_audio_captHandle, BUFFER_B_FULL, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8000b62:	f005 fe1b 	bl	800679c <xTaskGenericNotifyFromISR>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b66:	9b03      	ldr	r3, [sp, #12]
 8000b68:	b14b      	cbz	r3, 8000b7e <HAL_I2S_RxCpltCallback+0x2e>
 8000b6a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b72:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8000b76:	f3bf 8f4f 	dsb	sy
 8000b7a:	f3bf 8f6f 	isb	sy
}
 8000b7e:	b005      	add	sp, #20
 8000b80:	f85d fb04 	ldr.w	pc, [sp], #4
 8000b84:	24017918 	.word	0x24017918

08000b88 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b88:	4b0c      	ldr	r3, [pc, #48]	@ (8000bbc <MX_DMA_Init+0x34>)
{
 8000b8a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b8c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000b90:	2105      	movs	r1, #5
 8000b92:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b94:	f042 0201 	orr.w	r2, r2, #1
 8000b98:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000b9c:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000baa:	f000 fcc1 	bl	8001530 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bae:	200b      	movs	r0, #11

}
 8000bb0:	b003      	add	sp, #12
 8000bb2:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bb6:	f000 bced 	b.w	8001594 <HAL_NVIC_EnableIRQ>
 8000bba:	bf00      	nop
 8000bbc:	58024400 	.word	0x58024400

08000bc0 <start_task_feature_extr>:
extern osThreadId_t task_feature_exHandle;
extern QueueHandle_t  queue_audio_processHandle;
extern QueueHandle_t  queue_feature_inferenceHandle;

void start_task_feature_extr(void *argument)
{
 8000bc0:	b500      	push	{lr}
 8000bc2:	f5ad 4d3b 	sub.w	sp, sp, #47872	@ 0xbb00
	audio_buffer_t audio_data;

	for(;;)
	{
		if(pdTRUE == xQueueReceive(queue_audio_processHandle, &audio_data, portMAX_DELAY))
 8000bc6:	4d08      	ldr	r5, [pc, #32]	@ (8000be8 <start_task_feature_extr+0x28>)
		{
			SEGGER_RTT_printf(0, "buffer receive:");
 8000bc8:	4c08      	ldr	r4, [pc, #32]	@ (8000bec <start_task_feature_extr+0x2c>)
{
 8000bca:	b0a3      	sub	sp, #140	@ 0x8c
		if(pdTRUE == xQueueReceive(queue_audio_processHandle, &audio_data, portMAX_DELAY))
 8000bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd0:	4669      	mov	r1, sp
 8000bd2:	6828      	ldr	r0, [r5, #0]
 8000bd4:	f005 f806 	bl	8005be4 <xQueueReceive>
 8000bd8:	2801      	cmp	r0, #1
 8000bda:	d1f7      	bne.n	8000bcc <start_task_feature_extr+0xc>
			SEGGER_RTT_printf(0, "buffer receive:");
 8000bdc:	4621      	mov	r1, r4
 8000bde:	2000      	movs	r0, #0
 8000be0:	f006 fd96 	bl	8007710 <SEGGER_RTT_printf>
 8000be4:	e7f2      	b.n	8000bcc <start_task_feature_extr+0xc>
 8000be6:	bf00      	nop
 8000be8:	24017904 	.word	0x24017904
 8000bec:	0800cd75 	.word	0x0800cd75

08000bf0 <start_task_user_inter>:
* @brief Function implementing the task_user_inter thread.
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_task_user_inter */
__weak void start_task_user_inter(void *argument)
 8000bf0:	b508      	push	{r3, lr}
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f004 fd0a 	bl	800560c <osDelay>
 8000bf8:	e7fb      	b.n	8000bf2 <start_task_user_inter+0x2>

08000bfa <start_task_ai_inter>:
__weak void start_task_ai_inter(void *argument)
 8000bfa:	b508      	push	{r3, lr}
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	f004 fd05 	bl	800560c <osDelay>
 8000c02:	e7fb      	b.n	8000bfc <start_task_ai_inter+0x2>

08000c04 <start_task_result>:
__weak void start_task_result(void *argument)
 8000c04:	b508      	push	{r3, lr}
 8000c06:	2001      	movs	r0, #1
 8000c08:	f004 fd00 	bl	800560c <osDelay>
 8000c0c:	e7fb      	b.n	8000c06 <start_task_result+0x2>
	...

08000c10 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8000c10:	b508      	push	{r3, lr}
  queue_audio_processHandle = osMessageQueueNew (3, sizeof(uint32_t), &queue_audio_process_attributes);
 8000c12:	4a1c      	ldr	r2, [pc, #112]	@ (8000c84 <MX_FREERTOS_Init+0x74>)
 8000c14:	2104      	movs	r1, #4
 8000c16:	2003      	movs	r0, #3
 8000c18:	f004 fd04 	bl	8005624 <osMessageQueueNew>
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <MX_FREERTOS_Init+0x78>)
  queue_feature_inferenceHandle = osMessageQueueNew (2, sizeof(uint32_t), &queue_feature_inference_attributes);
 8000c1e:	4a1b      	ldr	r2, [pc, #108]	@ (8000c8c <MX_FREERTOS_Init+0x7c>)
 8000c20:	2104      	movs	r1, #4
  queue_audio_processHandle = osMessageQueueNew (3, sizeof(uint32_t), &queue_audio_process_attributes);
 8000c22:	6018      	str	r0, [r3, #0]
  queue_feature_inferenceHandle = osMessageQueueNew (2, sizeof(uint32_t), &queue_feature_inference_attributes);
 8000c24:	2002      	movs	r0, #2
 8000c26:	f004 fcfd 	bl	8005624 <osMessageQueueNew>
 8000c2a:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <MX_FREERTOS_Init+0x80>)
  queue_system_statusHandle = osMessageQueueNew (5, sizeof(uint32_t), &queue_system_status_attributes);
 8000c2c:	4a19      	ldr	r2, [pc, #100]	@ (8000c94 <MX_FREERTOS_Init+0x84>)
 8000c2e:	2104      	movs	r1, #4
  queue_feature_inferenceHandle = osMessageQueueNew (2, sizeof(uint32_t), &queue_feature_inference_attributes);
 8000c30:	6018      	str	r0, [r3, #0]
  queue_system_statusHandle = osMessageQueueNew (5, sizeof(uint32_t), &queue_system_status_attributes);
 8000c32:	2005      	movs	r0, #5
 8000c34:	f004 fcf6 	bl	8005624 <osMessageQueueNew>
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <MX_FREERTOS_Init+0x88>)
  task_audio_captHandle = osThreadNew(start_task_audio_capt, NULL, &task_audio_capt_attributes);
 8000c3a:	4a18      	ldr	r2, [pc, #96]	@ (8000c9c <MX_FREERTOS_Init+0x8c>)
 8000c3c:	2100      	movs	r1, #0
  queue_system_statusHandle = osMessageQueueNew (5, sizeof(uint32_t), &queue_system_status_attributes);
 8000c3e:	6018      	str	r0, [r3, #0]
  task_audio_captHandle = osThreadNew(start_task_audio_capt, NULL, &task_audio_capt_attributes);
 8000c40:	4817      	ldr	r0, [pc, #92]	@ (8000ca0 <MX_FREERTOS_Init+0x90>)
 8000c42:	f004 fc9f 	bl	8005584 <osThreadNew>
 8000c46:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <MX_FREERTOS_Init+0x94>)
  task_feature_exHandle = osThreadNew(start_task_feature_extr, NULL, &task_feature_ex_attributes);
 8000c48:	4a17      	ldr	r2, [pc, #92]	@ (8000ca8 <MX_FREERTOS_Init+0x98>)
 8000c4a:	2100      	movs	r1, #0
  task_audio_captHandle = osThreadNew(start_task_audio_capt, NULL, &task_audio_capt_attributes);
 8000c4c:	6018      	str	r0, [r3, #0]
  task_feature_exHandle = osThreadNew(start_task_feature_extr, NULL, &task_feature_ex_attributes);
 8000c4e:	4817      	ldr	r0, [pc, #92]	@ (8000cac <MX_FREERTOS_Init+0x9c>)
 8000c50:	f004 fc98 	bl	8005584 <osThreadNew>
 8000c54:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <MX_FREERTOS_Init+0xa0>)
  task_ai_interHandle = osThreadNew(start_task_ai_inter, NULL, &task_ai_inter_attributes);
 8000c56:	4a17      	ldr	r2, [pc, #92]	@ (8000cb4 <MX_FREERTOS_Init+0xa4>)
 8000c58:	2100      	movs	r1, #0
  task_feature_exHandle = osThreadNew(start_task_feature_extr, NULL, &task_feature_ex_attributes);
 8000c5a:	6018      	str	r0, [r3, #0]
  task_ai_interHandle = osThreadNew(start_task_ai_inter, NULL, &task_ai_inter_attributes);
 8000c5c:	4816      	ldr	r0, [pc, #88]	@ (8000cb8 <MX_FREERTOS_Init+0xa8>)
 8000c5e:	f004 fc91 	bl	8005584 <osThreadNew>
 8000c62:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <MX_FREERTOS_Init+0xac>)
  task_resultHandle = osThreadNew(start_task_result, NULL, &task_result_attributes);
 8000c64:	4a16      	ldr	r2, [pc, #88]	@ (8000cc0 <MX_FREERTOS_Init+0xb0>)
 8000c66:	2100      	movs	r1, #0
  task_ai_interHandle = osThreadNew(start_task_ai_inter, NULL, &task_ai_inter_attributes);
 8000c68:	6018      	str	r0, [r3, #0]
  task_resultHandle = osThreadNew(start_task_result, NULL, &task_result_attributes);
 8000c6a:	4816      	ldr	r0, [pc, #88]	@ (8000cc4 <MX_FREERTOS_Init+0xb4>)
 8000c6c:	f004 fc8a 	bl	8005584 <osThreadNew>
 8000c70:	4b15      	ldr	r3, [pc, #84]	@ (8000cc8 <MX_FREERTOS_Init+0xb8>)
  task_user_interHandle = osThreadNew(start_task_user_inter, NULL, &task_user_inter_attributes);
 8000c72:	4a16      	ldr	r2, [pc, #88]	@ (8000ccc <MX_FREERTOS_Init+0xbc>)
 8000c74:	2100      	movs	r1, #0
  task_resultHandle = osThreadNew(start_task_result, NULL, &task_result_attributes);
 8000c76:	6018      	str	r0, [r3, #0]
  task_user_interHandle = osThreadNew(start_task_user_inter, NULL, &task_user_inter_attributes);
 8000c78:	4815      	ldr	r0, [pc, #84]	@ (8000cd0 <MX_FREERTOS_Init+0xc0>)
 8000c7a:	f004 fc83 	bl	8005584 <osThreadNew>
 8000c7e:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <MX_FREERTOS_Init+0xc4>)
 8000c80:	6018      	str	r0, [r3, #0]
}
 8000c82:	bd08      	pop	{r3, pc}
 8000c84:	0800d180 	.word	0x0800d180
 8000c88:	24017904 	.word	0x24017904
 8000c8c:	0800d168 	.word	0x0800d168
 8000c90:	24017900 	.word	0x24017900
 8000c94:	0800d150 	.word	0x0800d150
 8000c98:	240178fc 	.word	0x240178fc
 8000c9c:	0800d228 	.word	0x0800d228
 8000ca0:	08000aa5 	.word	0x08000aa5
 8000ca4:	24017918 	.word	0x24017918
 8000ca8:	0800d204 	.word	0x0800d204
 8000cac:	08000bc1 	.word	0x08000bc1
 8000cb0:	24017914 	.word	0x24017914
 8000cb4:	0800d1e0 	.word	0x0800d1e0
 8000cb8:	08000bfb 	.word	0x08000bfb
 8000cbc:	24017910 	.word	0x24017910
 8000cc0:	0800d1bc 	.word	0x0800d1bc
 8000cc4:	08000c05 	.word	0x08000c05
 8000cc8:	2401790c 	.word	0x2401790c
 8000ccc:	0800d198 	.word	0x0800d198
 8000cd0:	08000bf1 	.word	0x08000bf1
 8000cd4:	24017908 	.word	0x24017908

08000cd8 <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd8:	4b19      	ldr	r3, [pc, #100]	@ (8000d40 <MX_GPIO_Init+0x68>)
{
 8000cda:	b084      	sub	sp, #16
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cdc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000ce0:	f042 0204 	orr.w	r2, r2, #4
 8000ce4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000ce8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000cec:	f002 0204 	and.w	r2, r2, #4
 8000cf0:	9200      	str	r2, [sp, #0]
 8000cf2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cf4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000cf8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000cfc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000d00:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d04:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000d08:	9201      	str	r2, [sp, #4]
 8000d0a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d10:	f042 0201 	orr.w	r2, r2, #1
 8000d14:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000d18:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d1c:	f002 0201 	and.w	r2, r2, #1
 8000d20:	9202      	str	r2, [sp, #8]
 8000d22:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d24:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000d28:	f042 0202 	orr.w	r2, r2, #2
 8000d2c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000d30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d34:	f003 0302 	and.w	r3, r3, #2
 8000d38:	9303      	str	r3, [sp, #12]
 8000d3a:	9b03      	ldr	r3, [sp, #12]

}
 8000d3c:	b004      	add	sp, #16
 8000d3e:	4770      	bx	lr
 8000d40:	58024400 	.word	0x58024400

08000d44 <MX_I2S1_Init>:
I2S_HandleTypeDef hi2s1;
DMA_HandleTypeDef hdma_spi1_rx;

/* I2S1 init function */
void MX_I2S1_Init(void)
{
 8000d44:	b508      	push	{r3, lr}
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000d46:	480d      	ldr	r0, [pc, #52]	@ (8000d7c <MX_I2S1_Init+0x38>)
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 8000d48:	2306      	movs	r3, #6
 8000d4a:	4a0d      	ldr	r2, [pc, #52]	@ (8000d80 <MX_I2S1_Init+0x3c>)
 8000d4c:	e9c0 2300 	strd	r2, r3, [r0]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000d50:	2300      	movs	r3, #0
 8000d52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d56:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000d5a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000d5e:	6103      	str	r3, [r0, #16]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000d60:	e9c0 2305 	strd	r2, r3, [r0, #20]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000d64:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000d68:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000d6c:	f001 fb1c 	bl	80023a8 <HAL_I2S_Init>
 8000d70:	b118      	cbz	r0, 8000d7a <MX_I2S1_Init+0x36>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000d72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8000d76:	f000 b967 	b.w	8001048 <Error_Handler>
}
 8000d7a:	bd08      	pop	{r3, pc}
 8000d7c:	24017994 	.word	0x24017994
 8000d80:	40013000 	.word	0x40013000

08000d84 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d88:	b0b8      	sub	sp, #224	@ 0xe0
 8000d8a:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8c:	2214      	movs	r2, #20
 8000d8e:	2100      	movs	r1, #0
 8000d90:	a803      	add	r0, sp, #12
 8000d92:	f008 fa0f 	bl	80091b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d96:	22c0      	movs	r2, #192	@ 0xc0
 8000d98:	2100      	movs	r1, #0
 8000d9a:	a808      	add	r0, sp, #32
 8000d9c:	f008 fa0a 	bl	80091b4 <memset>
  if(i2sHandle->Instance==SPI1)
 8000da0:	682a      	ldr	r2, [r5, #0]
 8000da2:	4b36      	ldr	r3, [pc, #216]	@ (8000e7c <HAL_I2S_MspInit+0xf8>)
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d166      	bne.n	8000e76 <HAL_I2S_MspInit+0xf2>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    PeriphClkInitStruct.PLL2.PLL2M = 4;
    PeriphClkInitStruct.PLL2.PLL2N = 200;
 8000dae:	2404      	movs	r4, #4
    PeriphClkInitStruct.PLL2.PLL2R = 2;
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000db0:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000db2:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 200;
 8000db6:	23c8      	movs	r3, #200	@ 0xc8
 8000db8:	e9cd 430a 	strd	r4, r3, [sp, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000dbc:	2302      	movs	r3, #2
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000dbe:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000dc2:	930e      	str	r3, [sp, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000dc4:	2340      	movs	r3, #64	@ 0x40
 8000dc6:	930f      	str	r3, [sp, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8000dc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dcc:	9320      	str	r3, [sp, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dce:	f002 fa03 	bl	80031d8 <HAL_RCCEx_PeriphCLKConfig>
 8000dd2:	b108      	cbz	r0, 8000dd8 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000dd4:	f000 f938 	bl	8001048 <Error_Handler>
    }

    /* I2S1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dd8:	4b29      	ldr	r3, [pc, #164]	@ (8000e80 <HAL_I2S_MspInit+0xfc>)
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dda:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ddc:	2600      	movs	r6, #0
 8000dde:	f04f 0803 	mov.w	r8, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000de2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000de6:	2705      	movs	r7, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de8:	a903      	add	r1, sp, #12
 8000dea:	4826      	ldr	r0, [pc, #152]	@ (8000e84 <HAL_I2S_MspInit+0x100>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000df0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8000df4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000df8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8000dfc:	9201      	str	r2, [sp, #4]
 8000dfe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e00:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e04:	f042 0201 	orr.w	r2, r2, #1
 8000e08:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e10:	9707      	str	r7, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	9302      	str	r3, [sp, #8]
 8000e18:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1a:	2330      	movs	r3, #48	@ 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	e9cd 6805 	strd	r6, r8, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e20:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e24:	f001 f9d8 	bl	80021d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e28:	2340      	movs	r3, #64	@ 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2a:	a903      	add	r1, sp, #12
 8000e2c:	4815      	ldr	r0, [pc, #84]	@ (8000e84 <HAL_I2S_MspInit+0x100>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e2e:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	e9cd 3403 	strd	r3, r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e34:	e9cd 4805 	strd	r4, r8, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e38:	f001 f9ce 	bl	80021d8 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8000e3c:	4c12      	ldr	r4, [pc, #72]	@ (8000e88 <HAL_I2S_MspInit+0x104>)
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000e3e:	2325      	movs	r3, #37	@ 0x25
 8000e40:	4a12      	ldr	r2, [pc, #72]	@ (8000e8c <HAL_I2S_MspInit+0x108>)
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e42:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000e46:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000e4a:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e52:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000e56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5a:	e9c4 0306 	strd	r0, r3, [r4, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000e5e:	4620      	mov	r0, r4
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e60:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e64:	e9c4 6608 	strd	r6, r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000e68:	f000 fd62 	bl	8001930 <HAL_DMA_Init>
 8000e6c:	b108      	cbz	r0, 8000e72 <HAL_I2S_MspInit+0xee>
    {
      Error_Handler();
 8000e6e:	f000 f8eb 	bl	8001048 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi1_rx);
 8000e72:	64ac      	str	r4, [r5, #72]	@ 0x48
 8000e74:	63a5      	str	r5, [r4, #56]	@ 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000e76:	b038      	add	sp, #224	@ 0xe0
 8000e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e7c:	40013000 	.word	0x40013000
 8000e80:	58024400 	.word	0x58024400
 8000e84:	58020000 	.word	0x58020000
 8000e88:	2401791c 	.word	0x2401791c
 8000e8c:	40020010 	.word	0x40020010

08000e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e90:	b510      	push	{r4, lr}
 8000e92:	b09c      	sub	sp, #112	@ 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e94:	224c      	movs	r2, #76	@ 0x4c
 8000e96:	2100      	movs	r1, #0
 8000e98:	a809      	add	r0, sp, #36	@ 0x24
 8000e9a:	f008 f98b 	bl	80091b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e9e:	2220      	movs	r2, #32
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	a801      	add	r0, sp, #4
 8000ea4:	f008 f986 	bl	80091b4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ea8:	2002      	movs	r0, #2
 8000eaa:	f001 fba5 	bl	80025f8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000eae:	2300      	movs	r3, #0
 8000eb0:	9300      	str	r3, [sp, #0]
 8000eb2:	4b25      	ldr	r3, [pc, #148]	@ (8000f48 <SystemClock_Config+0xb8>)
 8000eb4:	699a      	ldr	r2, [r3, #24]
 8000eb6:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000eba:	619a      	str	r2, [r3, #24]
 8000ebc:	699a      	ldr	r2, [r3, #24]
 8000ebe:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8000ec2:	9200      	str	r2, [sp, #0]
 8000ec4:	4a21      	ldr	r2, [pc, #132]	@ (8000f4c <SystemClock_Config+0xbc>)
 8000ec6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8000ec8:	f041 0101 	orr.w	r1, r1, #1
 8000ecc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8000ece:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000ed0:	f002 0201 	and.w	r2, r2, #1
 8000ed4:	9200      	str	r2, [sp, #0]
 8000ed6:	9a00      	ldr	r2, [sp, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ed8:	699a      	ldr	r2, [r3, #24]
 8000eda:	0492      	lsls	r2, r2, #18
 8000edc:	d5fc      	bpl.n	8000ed8 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ede:	2009      	movs	r0, #9
 8000ee0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 480;
 8000ee4:	2404      	movs	r4, #4
 8000ee6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000eea:	e9cd 0309 	strd	r0, r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000eee:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLQ = 20;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef0:	a809      	add	r0, sp, #36	@ 0x24
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000ef2:	9419      	str	r4, [sp, #100]	@ 0x64
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ef4:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef6:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 480;
 8000ef8:	e9cd 4214 	strd	r4, r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000efc:	2214      	movs	r2, #20
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000efe:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f00:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f04:	e9cd 2317 	strd	r2, r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000f08:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f0a:	e9cd 331a 	strd	r3, r3, [sp, #104]	@ 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f0e:	f001 fb97 	bl	8002640 <HAL_RCC_OscConfig>
 8000f12:	b108      	cbz	r0, 8000f18 <SystemClock_Config+0x88>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f14:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <SystemClock_Config+0x86>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f18:	223f      	movs	r2, #63	@ 0x3f
 8000f1a:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f1c:	2108      	movs	r1, #8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f1e:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f20:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f22:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f26:	2340      	movs	r3, #64	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000f28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f2c:	e9cd 1304 	strd	r1, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f30:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000f32:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f34:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f38:	f001 fecc 	bl	8002cd4 <HAL_RCC_ClockConfig>
 8000f3c:	b108      	cbz	r0, 8000f42 <SystemClock_Config+0xb2>
 8000f3e:	b672      	cpsid	i
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <SystemClock_Config+0xb0>
}
 8000f42:	b01c      	add	sp, #112	@ 0x70
 8000f44:	bd10      	pop	{r4, pc}
 8000f46:	bf00      	nop
 8000f48:	58024800 	.word	0x58024800
 8000f4c:	58000400 	.word	0x58000400

08000f50 <main>:
{
 8000f50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f52:	2100      	movs	r1, #0
 8000f54:	2210      	movs	r2, #16
 8000f56:	4668      	mov	r0, sp
 8000f58:	f008 f92c 	bl	80091b4 <memset>
  HAL_MPU_Disable();
 8000f5c:	f000 fb28 	bl	80015b0 <HAL_MPU_Disable>
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f60:	2301      	movs	r3, #1
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f62:	2200      	movs	r2, #0
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f64:	4668      	mov	r0, sp
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f66:	f8ad 3000 	strh.w	r3, [sp]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f6a:	f248 731f 	movw	r3, #34591	@ 0x871f
 8000f6e:	e9cd 2301 	strd	r2, r3, [sp, #4]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f72:	f240 1301 	movw	r3, #257	@ 0x101
 8000f76:	9303      	str	r3, [sp, #12]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f78:	f000 fb38 	bl	80015ec <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f7c:	2004      	movs	r0, #4
 8000f7e:	f000 fb25 	bl	80015cc <HAL_MPU_Enable>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f82:	4b2b      	ldr	r3, [pc, #172]	@ (8001030 <main+0xe0>)
 8000f84:	695a      	ldr	r2, [r3, #20]
 8000f86:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
 8000f8a:	d111      	bne.n	8000fb0 <main+0x60>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f90:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f94:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f98:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f9c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000fa0:	695a      	ldr	r2, [r3, #20]
 8000fa2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000fa6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000fa8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000fac:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000fb0:	4a1f      	ldr	r2, [pc, #124]	@ (8001030 <main+0xe0>)
 8000fb2:	6953      	ldr	r3, [r2, #20]
 8000fb4:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8000fb8:	d123      	bne.n	8001002 <main+0xb2>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000fba:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000fbe:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000fc2:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000fc6:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000fca:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000fce:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8000fd2:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000fd4:	ea03 0604 	and.w	r6, r3, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000fd8:	4601      	mov	r1, r0
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000fda:	ea46 7581 	orr.w	r5, r6, r1, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000fde:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000fe0:	f8c2 5260 	str.w	r5, [r2, #608]	@ 0x260
      } while (ways-- != 0U);
 8000fe4:	d2f9      	bcs.n	8000fda <main+0x8a>
    } while(sets-- != 0U);
 8000fe6:	3b20      	subs	r3, #32
 8000fe8:	f113 0f20 	cmn.w	r3, #32
 8000fec:	d1f2      	bne.n	8000fd4 <main+0x84>
 8000fee:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000ff2:	6953      	ldr	r3, [r2, #20]
 8000ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ff8:	6153      	str	r3, [r2, #20]
 8000ffa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ffe:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8001002:	f000 fa1f 	bl	8001444 <HAL_Init>
  SystemClock_Config();
 8001006:	f7ff ff43 	bl	8000e90 <SystemClock_Config>
  MX_GPIO_Init();
 800100a:	f7ff fe65 	bl	8000cd8 <MX_GPIO_Init>
  MX_DMA_Init();
 800100e:	f7ff fdbb 	bl	8000b88 <MX_DMA_Init>
  MX_RTC_Init();
 8001012:	f000 f81b 	bl	800104c <MX_RTC_Init>
  MX_I2S1_Init();
 8001016:	f7ff fe95 	bl	8000d44 <MX_I2S1_Init>
  MX_X_CUBE_AI_Init();
 800101a:	f006 fd39 	bl	8007a90 <MX_X_CUBE_AI_Init>
  app_elog_init();
 800101e:	f004 fa3d 	bl	800549c <app_elog_init>
  osKernelInitialize();
 8001022:	f004 fa83 	bl	800552c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001026:	f7ff fdf3 	bl	8000c10 <MX_FREERTOS_Init>
  osKernelStart();
 800102a:	f004 fa91 	bl	8005550 <osKernelStart>
  while (1)
 800102e:	e7fe      	b.n	800102e <main+0xde>
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM6)
 8001034:	6802      	ldr	r2, [r0, #0]
 8001036:	4b03      	ldr	r3, [pc, #12]	@ (8001044 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001038:	429a      	cmp	r2, r3
 800103a:	d101      	bne.n	8001040 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 800103c:	f000 ba30 	b.w	80014a0 <HAL_IncTick>
}
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40001000 	.word	0x40001000

08001048 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001048:	b672      	cpsid	i
  while (1)
 800104a:	e7fe      	b.n	800104a <Error_Handler+0x2>

0800104c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800104c:	b508      	push	{r3, lr}

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800104e:	480a      	ldr	r0, [pc, #40]	@ (8001078 <MX_RTC_Init+0x2c>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001050:	2300      	movs	r3, #0
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <MX_RTC_Init+0x30>)
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
 8001054:	217f      	movs	r1, #127	@ 0x7f
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001056:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001058:	6143      	str	r3, [r0, #20]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800105a:	e9c0 2300 	strd	r2, r3, [r0]
  hrtc.Init.SynchPrediv = 255;
 800105e:	22ff      	movs	r2, #255	@ 0xff
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001060:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hrtc.Init.SynchPrediv = 255;
 8001064:	e9c0 1202 	strd	r1, r2, [r0, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001068:	f003 f972 	bl	8004350 <HAL_RTC_Init>
 800106c:	b118      	cbz	r0, 8001076 <MX_RTC_Init+0x2a>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800106e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001072:	f7ff bfe9 	b.w	8001048 <Error_Handler>
}
 8001076:	bd08      	pop	{r3, pc}
 8001078:	240179e8 	.word	0x240179e8
 800107c:	58004000 	.word	0x58004000

08001080 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001080:	b510      	push	{r4, lr}
 8001082:	b0b0      	sub	sp, #192	@ 0xc0
 8001084:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001086:	22c0      	movs	r2, #192	@ 0xc0
 8001088:	2100      	movs	r1, #0
 800108a:	4668      	mov	r0, sp
 800108c:	f008 f892 	bl	80091b4 <memset>
  if(rtcHandle->Instance==RTC)
 8001090:	6822      	ldr	r2, [r4, #0]
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <HAL_RTC_MspInit+0x44>)
 8001094:	429a      	cmp	r2, r3
 8001096:	d112      	bne.n	80010be <HAL_RTC_MspInit+0x3e>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001098:	2300      	movs	r3, #0
 800109a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800109e:	4668      	mov	r0, sp
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010a0:	e9cd 2300 	strd	r2, r3, [sp]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80010a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010a8:	932d      	str	r3, [sp, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010aa:	f002 f895 	bl	80031d8 <HAL_RCCEx_PeriphCLKConfig>
 80010ae:	b108      	cbz	r0, 80010b4 <HAL_RTC_MspInit+0x34>
    {
      Error_Handler();
 80010b0:	f7ff ffca 	bl	8001048 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80010b4:	4a04      	ldr	r2, [pc, #16]	@ (80010c8 <HAL_RTC_MspInit+0x48>)
 80010b6:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80010b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010bc:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80010be:	b030      	add	sp, #192	@ 0xc0
 80010c0:	bd10      	pop	{r4, pc}
 80010c2:	bf00      	nop
 80010c4:	58004000 	.word	0x58004000
 80010c8:	58024400 	.word	0x58024400

080010cc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010cc:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <HAL_MspInit+0x2c>)
{
 80010ce:	b082      	sub	sp, #8

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010d0:	210f      	movs	r1, #15
 80010d2:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80010da:	f042 0202 	orr.w	r2, r2, #2
 80010de:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010e2:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010f0:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010f2:	f000 ba1d 	b.w	8001530 <HAL_NVIC_SetPriority>
 80010f6:	bf00      	nop
 80010f8:	58024400 	.word	0x58024400

080010fc <HAL_InitTick>:
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fc:	280f      	cmp	r0, #15
{
 80010fe:	b510      	push	{r4, lr}
 8001100:	4604      	mov	r4, r0
 8001102:	b08a      	sub	sp, #40	@ 0x28
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001104:	d902      	bls.n	800110c <HAL_InitTick+0x10>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
     uwTickPrio = TickPriority;
    }
  else
  {
    return HAL_ERROR;
 8001106:	2001      	movs	r0, #1
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
}
 8001108:	b00a      	add	sp, #40	@ 0x28
 800110a:	bd10      	pop	{r4, pc}
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800110c:	4601      	mov	r1, r0
 800110e:	2200      	movs	r2, #0
 8001110:	2036      	movs	r0, #54	@ 0x36
 8001112:	f000 fa0d 	bl	8001530 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001116:	2036      	movs	r0, #54	@ 0x36
 8001118:	f000 fa3c 	bl	8001594 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 800111c:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <HAL_InitTick+0x84>)
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800111e:	4669      	mov	r1, sp
 8001120:	a802      	add	r0, sp, #8
     uwTickPrio = TickPriority;
 8001122:	601c      	str	r4, [r3, #0]
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001124:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <HAL_InitTick+0x88>)
 8001126:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800112a:	f042 0210 	orr.w	r2, r2, #16
 800112e:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001132:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001136:	f003 0310 	and.w	r3, r3, #16
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800113e:	f001 ff35 	bl	8002fac <HAL_RCC_GetClockConfig>
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001142:	9b07      	ldr	r3, [sp, #28]
 8001144:	b9c3      	cbnz	r3, 8001178 <HAL_InitTick+0x7c>
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001146:	f001 ff0d 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
  htim6.Instance = TIM6;
 800114a:	4c0f      	ldr	r4, [pc, #60]	@ (8001188 <HAL_InitTick+0x8c>)
 800114c:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_InitTick+0x90>)
 800114e:	6023      	str	r3, [r4, #0]
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001150:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001154:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001156:	4b0e      	ldr	r3, [pc, #56]	@ (8001190 <HAL_InitTick+0x94>)
 8001158:	fbb0 f0f3 	udiv	r0, r0, r3
 800115c:	3801      	subs	r0, #1
  htim6.Init.ClockDivision = 0;
 800115e:	2300      	movs	r3, #0
  htim6.Init.Prescaler = uwPrescalerValue;
 8001160:	6060      	str	r0, [r4, #4]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001162:	4620      	mov	r0, r4
  htim6.Init.ClockDivision = 0;
 8001164:	6123      	str	r3, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001166:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001168:	f003 fabe 	bl	80046e8 <HAL_TIM_Base_Init>
 800116c:	2800      	cmp	r0, #0
 800116e:	d1ca      	bne.n	8001106 <HAL_InitTick+0xa>
    return HAL_TIM_Base_Start_IT(&htim6);
 8001170:	4620      	mov	r0, r4
 8001172:	f003 f983 	bl	800447c <HAL_TIM_Base_Start_IT>
 8001176:	e7c7      	b.n	8001108 <HAL_InitTick+0xc>
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001178:	f001 fef4 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
 800117c:	0040      	lsls	r0, r0, #1
 800117e:	e7e4      	b.n	800114a <HAL_InitTick+0x4e>
 8001180:	2400000c 	.word	0x2400000c
 8001184:	58024400 	.word	0x58024400
 8001188:	24017a0c 	.word	0x24017a0c
 800118c:	40001000 	.word	0x40001000
 8001190:	000f4240 	.word	0x000f4240

08001194 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001194:	e7fe      	b.n	8001194 <NMI_Handler>

08001196 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001196:	e7fe      	b.n	8001196 <HardFault_Handler>

08001198 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001198:	e7fe      	b.n	8001198 <MemManage_Handler>

0800119a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119a:	e7fe      	b.n	800119a <BusFault_Handler>

0800119c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800119c:	e7fe      	b.n	800119c <UsageFault_Handler>

0800119e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119e:	4770      	bx	lr

080011a0 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80011a0:	4801      	ldr	r0, [pc, #4]	@ (80011a8 <DMA1_Stream0_IRQHandler+0x8>)
 80011a2:	f000 be49 	b.w	8001e38 <HAL_DMA_IRQHandler>
 80011a6:	bf00      	nop
 80011a8:	2401791c 	.word	0x2401791c

080011ac <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011ac:	4801      	ldr	r0, [pc, #4]	@ (80011b4 <TIM6_DAC_IRQHandler+0x8>)
 80011ae:	f003 b9a7 	b.w	8004500 <HAL_TIM_IRQHandler>
 80011b2:	bf00      	nop
 80011b4:	24017a0c 	.word	0x24017a0c

080011b8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b8:	4a0b      	ldr	r2, [pc, #44]	@ (80011e8 <_sbrk+0x30>)
{
 80011ba:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80011bc:	6811      	ldr	r1, [r2, #0]
{
 80011be:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80011c0:	b909      	cbnz	r1, 80011c6 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80011c2:	490a      	ldr	r1, [pc, #40]	@ (80011ec <_sbrk+0x34>)
 80011c4:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011c6:	6810      	ldr	r0, [r2, #0]
 80011c8:	4909      	ldr	r1, [pc, #36]	@ (80011f0 <_sbrk+0x38>)
 80011ca:	4c0a      	ldr	r4, [pc, #40]	@ (80011f4 <_sbrk+0x3c>)
 80011cc:	4403      	add	r3, r0
 80011ce:	1b09      	subs	r1, r1, r4
 80011d0:	428b      	cmp	r3, r1
 80011d2:	d906      	bls.n	80011e2 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80011d4:	f008 f8d6 	bl	8009384 <__errno>
 80011d8:	230c      	movs	r3, #12
 80011da:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80011e0:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80011e2:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80011e4:	e7fc      	b.n	80011e0 <_sbrk+0x28>
 80011e6:	bf00      	nop
 80011e8:	24017a58 	.word	0x24017a58
 80011ec:	20000000 	.word	0x20000000
 80011f0:	24080000 	.word	0x24080000
 80011f4:	00000800 	.word	0x00000800

080011f8 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011f8:	4a2e      	ldr	r2, [pc, #184]	@ (80012b4 <SystemInit+0xbc>)
 80011fa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80011fe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001202:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001206:	4a2c      	ldr	r2, [pc, #176]	@ (80012b8 <SystemInit+0xc0>)
 8001208:	6813      	ldr	r3, [r2, #0]
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	2b06      	cmp	r3, #6
 8001210:	d805      	bhi.n	800121e <SystemInit+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001212:	6813      	ldr	r3, [r2, #0]
 8001214:	f023 030f 	bic.w	r3, r3, #15
 8001218:	f043 0307 	orr.w	r3, r3, #7
 800121c:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800121e:	4b27      	ldr	r3, [pc, #156]	@ (80012bc <SystemInit+0xc4>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	f042 0201 	orr.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800122c:	4a24      	ldr	r2, [pc, #144]	@ (80012c0 <SystemInit+0xc8>)
 800122e:	6819      	ldr	r1, [r3, #0]
 8001230:	400a      	ands	r2, r1

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001232:	4921      	ldr	r1, [pc, #132]	@ (80012b8 <SystemInit+0xc0>)
  RCC->CR &= 0xEAF6ED7FU;
 8001234:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001236:	680a      	ldr	r2, [r1, #0]
 8001238:	0710      	lsls	r0, r2, #28
 800123a:	d505      	bpl.n	8001248 <SystemInit+0x50>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800123c:	680a      	ldr	r2, [r1, #0]
 800123e:	f022 020f 	bic.w	r2, r2, #15
 8001242:	f042 0207 	orr.w	r2, r2, #7
 8001246:	600a      	str	r2, [r1, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001248:	2200      	movs	r2, #0

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800124a:	491e      	ldr	r1, [pc, #120]	@ (80012c4 <SystemInit+0xcc>)
  RCC->D1CFGR = 0x00000000;
 800124c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800124e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8001250:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8001252:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001254:	491c      	ldr	r1, [pc, #112]	@ (80012c8 <SystemInit+0xd0>)
 8001256:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001258:	491c      	ldr	r1, [pc, #112]	@ (80012cc <SystemInit+0xd4>)
 800125a:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800125c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800125e:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001260:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001262:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001264:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001266:	6819      	ldr	r1, [r3, #0]
 8001268:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 800126c:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800126e:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001270:	4b17      	ldr	r3, [pc, #92]	@ (80012d0 <SystemInit+0xd8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f36f 030f 	bfc	r3, #0, #16
 8001278:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800127c:	d203      	bcs.n	8001286 <SystemInit+0x8e>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <SystemInit+0xdc>)
 8001280:	2201      	movs	r2, #1
 8001282:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <SystemInit+0xc4>)
 8001288:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800128c:	04d2      	lsls	r2, r2, #19
 800128e:	d40f      	bmi.n	80012b0 <SystemInit+0xb8>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001290:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001294:	f243 01d2 	movw	r1, #12498	@ 0x30d2
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001298:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800129c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012a0:	4a0d      	ldr	r2, [pc, #52]	@ (80012d8 <SystemInit+0xe0>)
 80012a2:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012a4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80012a8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80012ac:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00
 80012b8:	52002000 	.word	0x52002000
 80012bc:	58024400 	.word	0x58024400
 80012c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80012c4:	02020200 	.word	0x02020200
 80012c8:	01ff0000 	.word	0x01ff0000
 80012cc:	01010280 	.word	0x01010280
 80012d0:	5c001000 	.word	0x5c001000
 80012d4:	51008000 	.word	0x51008000
 80012d8:	52004000 	.word	0x52004000

080012dc <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80012dc:	4b04      	ldr	r3, [pc, #16]	@ (80012f0 <ExitRun0Mode+0x14>)
 80012de:	68da      	ldr	r2, [r3, #12]
 80012e0:	f042 0202 	orr.w	r2, r2, #2
 80012e4:	60da      	str	r2, [r3, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80012e6:	685a      	ldr	r2, [r3, #4]
 80012e8:	0492      	lsls	r2, r2, #18
 80012ea:	d5fc      	bpl.n	80012e6 <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	58024800 	.word	0x58024800

080012f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80012f4:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012f6:	4816      	ldr	r0, [pc, #88]	@ (8001350 <MX_USART1_UART_Init+0x5c>)
  huart1.Init.BaudRate = 115200;
 80012f8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80012fc:	4a15      	ldr	r2, [pc, #84]	@ (8001354 <MX_USART1_UART_Init+0x60>)
 80012fe:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001302:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001304:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001306:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 800130a:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130c:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001310:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001314:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001318:	f003 fd11 	bl	8004d3e <HAL_UART_Init>
 800131c:	b108      	cbz	r0, 8001322 <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 800131e:	f7ff fe93 	bl	8001048 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001322:	2100      	movs	r1, #0
 8001324:	480a      	ldr	r0, [pc, #40]	@ (8001350 <MX_USART1_UART_Init+0x5c>)
 8001326:	f003 fd78 	bl	8004e1a <HAL_UARTEx_SetTxFifoThreshold>
 800132a:	b108      	cbz	r0, 8001330 <MX_USART1_UART_Init+0x3c>
  {
    Error_Handler();
 800132c:	f7ff fe8c 	bl	8001048 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001330:	2100      	movs	r1, #0
 8001332:	4807      	ldr	r0, [pc, #28]	@ (8001350 <MX_USART1_UART_Init+0x5c>)
 8001334:	f003 fd91 	bl	8004e5a <HAL_UARTEx_SetRxFifoThreshold>
 8001338:	b108      	cbz	r0, 800133e <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 800133a:	f7ff fe85 	bl	8001048 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800133e:	4804      	ldr	r0, [pc, #16]	@ (8001350 <MX_USART1_UART_Init+0x5c>)
 8001340:	f003 fd50 	bl	8004de4 <HAL_UARTEx_DisableFifoMode>
 8001344:	b118      	cbz	r0, 800134e <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001346:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800134a:	f7ff be7d 	b.w	8001048 <Error_Handler>
}
 800134e:	bd08      	pop	{r3, pc}
 8001350:	24017a5c 	.word	0x24017a5c
 8001354:	40011000 	.word	0x40011000

08001358 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001358:	b510      	push	{r4, lr}
 800135a:	b0b8      	sub	sp, #224	@ 0xe0
 800135c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	2214      	movs	r2, #20
 8001360:	2100      	movs	r1, #0
 8001362:	a803      	add	r0, sp, #12
 8001364:	f007 ff26 	bl	80091b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001368:	22c0      	movs	r2, #192	@ 0xc0
 800136a:	2100      	movs	r1, #0
 800136c:	a808      	add	r0, sp, #32
 800136e:	f007 ff21 	bl	80091b4 <memset>
  if(uartHandle->Instance==USART1)
 8001372:	6822      	ldr	r2, [r4, #0]
 8001374:	4b1a      	ldr	r3, [pc, #104]	@ (80013e0 <HAL_UART_MspInit+0x88>)
 8001376:	429a      	cmp	r2, r3
 8001378:	d130      	bne.n	80013dc <HAL_UART_MspInit+0x84>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800137a:	2201      	movs	r2, #1
 800137c:	2300      	movs	r3, #0
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800137e:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001380:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001384:	f001 ff28 	bl	80031d8 <HAL_RCCEx_PeriphCLKConfig>
 8001388:	b108      	cbz	r0, 800138e <HAL_UART_MspInit+0x36>
    {
      Error_Handler();
 800138a:	f7ff fe5d 	bl	8001048 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800138e:	4b15      	ldr	r3, [pc, #84]	@ (80013e4 <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001390:	a903      	add	r1, sp, #12
 8001392:	4815      	ldr	r0, [pc, #84]	@ (80013e8 <HAL_UART_MspInit+0x90>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001394:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001398:	f042 0210 	orr.w	r2, r2, #16
 800139c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80013a0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80013a4:	f002 0210 	and.w	r2, r2, #16
 80013a8:	9201      	str	r2, [sp, #4]
 80013aa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ac:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80013b0:	f042 0202 	orr.w	r2, r2, #2
 80013b4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b8:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	9302      	str	r3, [sp, #8]
 80013c6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	e9cd 3305 	strd	r3, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80013d4:	2304      	movs	r3, #4
 80013d6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f000 fefe 	bl	80021d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80013dc:	b038      	add	sp, #224	@ 0xe0
 80013de:	bd10      	pop	{r4, pc}
 80013e0:	40011000 	.word	0x40011000
 80013e4:	58024400 	.word	0x58024400
 80013e8:	58020400 	.word	0x58020400

080013ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013ec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001428 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013f0:	f7ff ff74 	bl	80012dc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013f4:	f7ff ff00 	bl	80011f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f8:	480c      	ldr	r0, [pc, #48]	@ (800142c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013fa:	490d      	ldr	r1, [pc, #52]	@ (8001430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001410:	4c0a      	ldr	r4, [pc, #40]	@ (800143c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141e:	f007 ffb7 	bl	8009390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001422:	f7ff fd95 	bl	8000f50 <main>
  bx  lr
 8001426:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001428:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800142c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001430:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 8001434:	0800d58c 	.word	0x0800d58c
  ldr r2, =_sbss
 8001438:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 800143c:	24029414 	.word	0x24029414

08001440 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001440:	e7fe      	b.n	8001440 <ADC3_IRQHandler>
	...

08001444 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001444:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001446:	2003      	movs	r0, #3
 8001448:	f000 f860 	bl	800150c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800144c:	f001 fba0 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8001450:	490f      	ldr	r1, [pc, #60]	@ (8001490 <HAL_Init+0x4c>)
 8001452:	4a10      	ldr	r2, [pc, #64]	@ (8001494 <HAL_Init+0x50>)
 8001454:	698b      	ldr	r3, [r1, #24]
 8001456:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800145a:	5cd3      	ldrb	r3, [r2, r3]
 800145c:	f003 031f 	and.w	r3, r3, #31
 8001460:	40d8      	lsrs	r0, r3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001462:	698b      	ldr	r3, [r1, #24]
 8001464:	f003 030f 	and.w	r3, r3, #15
 8001468:	5cd3      	ldrb	r3, [r2, r3]
 800146a:	4a0b      	ldr	r2, [pc, #44]	@ (8001498 <HAL_Init+0x54>)
 800146c:	f003 031f 	and.w	r3, r3, #31
 8001470:	fa20 f303 	lsr.w	r3, r0, r3
 8001474:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <HAL_Init+0x58>)
 8001478:	6018      	str	r0, [r3, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800147a:	200f      	movs	r0, #15
 800147c:	f7ff fe3e 	bl	80010fc <HAL_InitTick>
 8001480:	4604      	mov	r4, r0
 8001482:	b918      	cbnz	r0, 800148c <HAL_Init+0x48>
  {
    return HAL_ERROR;
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001484:	f7ff fe22 	bl	80010cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001488:	4620      	mov	r0, r4
 800148a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800148c:	2401      	movs	r4, #1
 800148e:	e7fb      	b.n	8001488 <HAL_Init+0x44>
 8001490:	58024400 	.word	0x58024400
 8001494:	0800d24c 	.word	0x0800d24c
 8001498:	24000000 	.word	0x24000000
 800149c:	24000004 	.word	0x24000004

080014a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80014a0:	4a03      	ldr	r2, [pc, #12]	@ (80014b0 <HAL_IncTick+0x10>)
 80014a2:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <HAL_IncTick+0x14>)
 80014a4:	6811      	ldr	r1, [r2, #0]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	440b      	add	r3, r1
 80014aa:	6013      	str	r3, [r2, #0]
}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	24017af0 	.word	0x24017af0
 80014b4:	24000008 	.word	0x24000008

080014b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014b8:	4b01      	ldr	r3, [pc, #4]	@ (80014c0 <HAL_GetTick+0x8>)
 80014ba:	6818      	ldr	r0, [r3, #0]
}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	24017af0 	.word	0x24017af0

080014c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c4:	b538      	push	{r3, r4, r5, lr}
 80014c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80014c8:	f7ff fff6 	bl	80014b8 <HAL_GetTick>
 80014cc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ce:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80014d0:	bf1e      	ittt	ne
 80014d2:	4b04      	ldrne	r3, [pc, #16]	@ (80014e4 <HAL_Delay+0x20>)
 80014d4:	781b      	ldrbne	r3, [r3, #0]
 80014d6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014d8:	f7ff ffee 	bl	80014b8 <HAL_GetTick>
 80014dc:	1b43      	subs	r3, r0, r5
 80014de:	42a3      	cmp	r3, r4
 80014e0:	d3fa      	bcc.n	80014d8 <HAL_Delay+0x14>
  {
  }
}
 80014e2:	bd38      	pop	{r3, r4, r5, pc}
 80014e4:	24000008 	.word	0x24000008

080014e8 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 return __STM32H7xx_HAL_VERSION;
}
 80014e8:	4800      	ldr	r0, [pc, #0]	@ (80014ec <HAL_GetHalVersion+0x4>)
 80014ea:	4770      	bx	lr
 80014ec:	010b0500 	.word	0x010b0500

080014f0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80014f0:	4b01      	ldr	r3, [pc, #4]	@ (80014f8 <HAL_GetREVID+0x8>)
 80014f2:	6818      	ldr	r0, [r3, #0]
}
 80014f4:	0c00      	lsrs	r0, r0, #16
 80014f6:	4770      	bx	lr
 80014f8:	5c001000 	.word	0x5c001000

080014fc <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80014fc:	4b02      	ldr	r3, [pc, #8]	@ (8001508 <HAL_GetDEVID+0xc>)
 80014fe:	6818      	ldr	r0, [r3, #0]
}
 8001500:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	5c001000 	.word	0x5c001000

0800150c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800150c:	4907      	ldr	r1, [pc, #28]	@ (800152c <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800150e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001510:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001512:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001516:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800151a:	0412      	lsls	r2, r2, #16
 800151c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800151e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001520:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001524:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001528:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001530:	4b16      	ldr	r3, [pc, #88]	@ (800158c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001532:	b530      	push	{r4, r5, lr}
 8001534:	68dc      	ldr	r4, [r3, #12]
 8001536:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800153a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800153e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001540:	2b04      	cmp	r3, #4
 8001542:	bf28      	it	cs
 8001544:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001546:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001548:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154c:	bf8c      	ite	hi
 800154e:	3c03      	subhi	r4, #3
 8001550:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001552:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8001556:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001558:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800155c:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001560:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001564:	fa03 f304 	lsl.w	r3, r3, r4
 8001568:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001570:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001572:	db06      	blt.n	8001582 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001574:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001578:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800157c:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001580:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001582:	f000 000f 	and.w	r0, r0, #15
 8001586:	4a02      	ldr	r2, [pc, #8]	@ (8001590 <HAL_NVIC_SetPriority+0x60>)
 8001588:	5413      	strb	r3, [r2, r0]
 800158a:	e7f9      	b.n	8001580 <HAL_NVIC_SetPriority+0x50>
 800158c:	e000ed00 	.word	0xe000ed00
 8001590:	e000ed14 	.word	0xe000ed14

08001594 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001594:	2800      	cmp	r0, #0
 8001596:	db07      	blt.n	80015a8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001598:	2301      	movs	r3, #1
 800159a:	0941      	lsrs	r1, r0, #5
 800159c:	f000 001f 	and.w	r0, r0, #31
 80015a0:	4a02      	ldr	r2, [pc, #8]	@ (80015ac <HAL_NVIC_EnableIRQ+0x18>)
 80015a2:	4083      	lsls	r3, r0
 80015a4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	e000e100 	.word	0xe000e100

080015b0 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80015b0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80015b4:	4b04      	ldr	r3, [pc, #16]	@ (80015c8 <HAL_MPU_Disable+0x18>)
 80015b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015b8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80015bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80015be:	2200      	movs	r2, #0
 80015c0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <HAL_MPU_Enable+0x1c>)
 80015ce:	f040 0001 	orr.w	r0, r0, #1
 80015d2:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80015d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015d8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80015dc:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80015de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80015e2:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80015e6:	4770      	bx	lr
 80015e8:	e000ed00 	.word	0xe000ed00

080015ec <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80015ec:	7843      	ldrb	r3, [r0, #1]
 80015ee:	4a14      	ldr	r2, [pc, #80]	@ (8001640 <HAL_MPU_ConfigRegion+0x54>)
 80015f0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80015f4:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80015f8:	f023 0301 	bic.w	r3, r3, #1
 80015fc:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001600:	6843      	ldr	r3, [r0, #4]
 8001602:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001606:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001608:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800160a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800160c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001610:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001612:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001614:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001616:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800161a:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800161c:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001620:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001622:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001626:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001628:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800162c:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800162e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001632:	7a01      	ldrb	r1, [r0, #8]
 8001634:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001638:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001644:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001646:	f8df c144 	ldr.w	ip, [pc, #324]	@ 800178c <DMA_SetConfig+0x148>
 800164a:	6804      	ldr	r4, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800164c:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800164e:	4564      	cmp	r4, ip
 8001650:	d045      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001652:	4d4c      	ldr	r5, [pc, #304]	@ (8001784 <DMA_SetConfig+0x140>)
 8001654:	42ac      	cmp	r4, r5
 8001656:	d042      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001658:	3518      	adds	r5, #24
 800165a:	42ac      	cmp	r4, r5
 800165c:	d03f      	beq.n	80016de <DMA_SetConfig+0x9a>
 800165e:	3518      	adds	r5, #24
 8001660:	42ac      	cmp	r4, r5
 8001662:	d03c      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001664:	3518      	adds	r5, #24
 8001666:	42ac      	cmp	r4, r5
 8001668:	d039      	beq.n	80016de <DMA_SetConfig+0x9a>
 800166a:	3518      	adds	r5, #24
 800166c:	42ac      	cmp	r4, r5
 800166e:	d036      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001670:	3518      	adds	r5, #24
 8001672:	42ac      	cmp	r4, r5
 8001674:	d033      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001676:	3518      	adds	r5, #24
 8001678:	42ac      	cmp	r4, r5
 800167a:	d030      	beq.n	80016de <DMA_SetConfig+0x9a>
 800167c:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 8001680:	42ac      	cmp	r4, r5
 8001682:	d02c      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001684:	3518      	adds	r5, #24
 8001686:	42ac      	cmp	r4, r5
 8001688:	d029      	beq.n	80016de <DMA_SetConfig+0x9a>
 800168a:	3518      	adds	r5, #24
 800168c:	42ac      	cmp	r4, r5
 800168e:	d026      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001690:	3518      	adds	r5, #24
 8001692:	42ac      	cmp	r4, r5
 8001694:	d023      	beq.n	80016de <DMA_SetConfig+0x9a>
 8001696:	3518      	adds	r5, #24
 8001698:	42ac      	cmp	r4, r5
 800169a:	d020      	beq.n	80016de <DMA_SetConfig+0x9a>
 800169c:	3518      	adds	r5, #24
 800169e:	42ac      	cmp	r4, r5
 80016a0:	d01d      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016a2:	3518      	adds	r5, #24
 80016a4:	42ac      	cmp	r4, r5
 80016a6:	d01a      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016a8:	3518      	adds	r5, #24
 80016aa:	42ac      	cmp	r4, r5
 80016ac:	d017      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016ae:	4d36      	ldr	r5, [pc, #216]	@ (8001788 <DMA_SetConfig+0x144>)
 80016b0:	42ac      	cmp	r4, r5
 80016b2:	d014      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016b4:	3514      	adds	r5, #20
 80016b6:	42ac      	cmp	r4, r5
 80016b8:	d011      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016ba:	3514      	adds	r5, #20
 80016bc:	42ac      	cmp	r4, r5
 80016be:	d00e      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016c0:	3514      	adds	r5, #20
 80016c2:	42ac      	cmp	r4, r5
 80016c4:	d00b      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016c6:	3514      	adds	r5, #20
 80016c8:	42ac      	cmp	r4, r5
 80016ca:	d008      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016cc:	3514      	adds	r5, #20
 80016ce:	42ac      	cmp	r4, r5
 80016d0:	d005      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016d2:	3514      	adds	r5, #20
 80016d4:	42ac      	cmp	r4, r5
 80016d6:	d002      	beq.n	80016de <DMA_SetConfig+0x9a>
 80016d8:	3514      	adds	r5, #20
 80016da:	42ac      	cmp	r4, r5
 80016dc:	d148      	bne.n	8001770 <DMA_SetConfig+0x12c>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016de:	e9d0 5619 	ldrd	r5, r6, [r0, #100]	@ 0x64
 80016e2:	606e      	str	r6, [r5, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80016e4:	6ec5      	ldr	r5, [r0, #108]	@ 0x6c
 80016e6:	b115      	cbz	r5, 80016ee <DMA_SetConfig+0xaa>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016e8:	e9d0 561c 	ldrd	r5, r6, [r0, #112]	@ 0x70
 80016ec:	606e      	str	r6, [r5, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80016ee:	4564      	cmp	r4, ip
 80016f0:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 80016f2:	6886      	ldr	r6, [r0, #8]
 80016f4:	d02d      	beq.n	8001752 <DMA_SetConfig+0x10e>
 80016f6:	4823      	ldr	r0, [pc, #140]	@ (8001784 <DMA_SetConfig+0x140>)
 80016f8:	4284      	cmp	r4, r0
 80016fa:	d02a      	beq.n	8001752 <DMA_SetConfig+0x10e>
 80016fc:	3018      	adds	r0, #24
 80016fe:	4284      	cmp	r4, r0
 8001700:	d027      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001702:	3018      	adds	r0, #24
 8001704:	4284      	cmp	r4, r0
 8001706:	d024      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001708:	3018      	adds	r0, #24
 800170a:	4284      	cmp	r4, r0
 800170c:	d021      	beq.n	8001752 <DMA_SetConfig+0x10e>
 800170e:	3018      	adds	r0, #24
 8001710:	4284      	cmp	r4, r0
 8001712:	d01e      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001714:	3018      	adds	r0, #24
 8001716:	4284      	cmp	r4, r0
 8001718:	d01b      	beq.n	8001752 <DMA_SetConfig+0x10e>
 800171a:	3018      	adds	r0, #24
 800171c:	4284      	cmp	r4, r0
 800171e:	d018      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001720:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8001724:	4284      	cmp	r4, r0
 8001726:	d014      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001728:	3018      	adds	r0, #24
 800172a:	4284      	cmp	r4, r0
 800172c:	d011      	beq.n	8001752 <DMA_SetConfig+0x10e>
 800172e:	3018      	adds	r0, #24
 8001730:	4284      	cmp	r4, r0
 8001732:	d00e      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001734:	3018      	adds	r0, #24
 8001736:	4284      	cmp	r4, r0
 8001738:	d00b      	beq.n	8001752 <DMA_SetConfig+0x10e>
 800173a:	3018      	adds	r0, #24
 800173c:	4284      	cmp	r4, r0
 800173e:	d008      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001740:	3018      	adds	r0, #24
 8001742:	4284      	cmp	r4, r0
 8001744:	d005      	beq.n	8001752 <DMA_SetConfig+0x10e>
 8001746:	3018      	adds	r0, #24
 8001748:	4284      	cmp	r4, r0
 800174a:	d002      	beq.n	8001752 <DMA_SetConfig+0x10e>
 800174c:	3018      	adds	r0, #24
 800174e:	4284      	cmp	r4, r0
 8001750:	d10f      	bne.n	8001772 <DMA_SetConfig+0x12e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001752:	203f      	movs	r0, #63	@ 0x3f
 8001754:	f005 051f 	and.w	r5, r5, #31
 8001758:	fa00 f505 	lsl.w	r5, r0, r5
 800175c:	60bd      	str	r5, [r7, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800175e:	6820      	ldr	r0, [r4, #0]
 8001760:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 8001764:	6020      	str	r0, [r4, #0]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001766:	2e40      	cmp	r6, #64	@ 0x40
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8001768:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800176a:	d108      	bne.n	800177e <DMA_SetConfig+0x13a>
    {
      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800176c:	60a2      	str	r2, [r4, #8]

      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800176e:	60e1      	str	r1, [r4, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8001770:	bdf0      	pop	{r4, r5, r6, r7, pc}
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8001772:	f005 051f 	and.w	r5, r5, #31
 8001776:	2001      	movs	r0, #1
 8001778:	40a8      	lsls	r0, r5
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	e7f3      	b.n	8001766 <DMA_SetConfig+0x122>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800177e:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8001780:	60e2      	str	r2, [r4, #12]
}
 8001782:	e7f5      	b.n	8001770 <DMA_SetConfig+0x12c>
 8001784:	40020028 	.word	0x40020028
 8001788:	58025408 	.word	0x58025408
 800178c:	40020010 	.word	0x40020010

08001790 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001790:	6803      	ldr	r3, [r0, #0]
{
 8001792:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001794:	4923      	ldr	r1, [pc, #140]	@ (8001824 <DMA_CalcBaseAndBitshift+0x94>)
 8001796:	428b      	cmp	r3, r1
{
 8001798:	b510      	push	{r4, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800179a:	d031      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 800179c:	3118      	adds	r1, #24
 800179e:	428b      	cmp	r3, r1
 80017a0:	d02e      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017a2:	3118      	adds	r1, #24
 80017a4:	428b      	cmp	r3, r1
 80017a6:	d02b      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017a8:	3118      	adds	r1, #24
 80017aa:	428b      	cmp	r3, r1
 80017ac:	d028      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017ae:	3118      	adds	r1, #24
 80017b0:	428b      	cmp	r3, r1
 80017b2:	d025      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017b4:	3118      	adds	r1, #24
 80017b6:	428b      	cmp	r3, r1
 80017b8:	d022      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017ba:	3118      	adds	r1, #24
 80017bc:	428b      	cmp	r3, r1
 80017be:	d01f      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017c0:	3118      	adds	r1, #24
 80017c2:	428b      	cmp	r3, r1
 80017c4:	d01c      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017c6:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80017ca:	428b      	cmp	r3, r1
 80017cc:	d018      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017ce:	3118      	adds	r1, #24
 80017d0:	428b      	cmp	r3, r1
 80017d2:	d015      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017d4:	3118      	adds	r1, #24
 80017d6:	428b      	cmp	r3, r1
 80017d8:	d012      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017da:	3118      	adds	r1, #24
 80017dc:	428b      	cmp	r3, r1
 80017de:	d00f      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017e0:	3118      	adds	r1, #24
 80017e2:	428b      	cmp	r3, r1
 80017e4:	d00c      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017e6:	3118      	adds	r1, #24
 80017e8:	428b      	cmp	r3, r1
 80017ea:	d009      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017ec:	3118      	adds	r1, #24
 80017ee:	428b      	cmp	r3, r1
 80017f0:	d006      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
 80017f2:	3118      	adds	r1, #24
 80017f4:	428b      	cmp	r3, r1
 80017f6:	d003      	beq.n	8001800 <DMA_CalcBaseAndBitshift+0x70>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80017f8:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80017fc:	6590      	str	r0, [r2, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
}
 80017fe:	bd10      	pop	{r4, pc}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001800:	b2dc      	uxtb	r4, r3
 8001802:	2118      	movs	r1, #24
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001804:	4808      	ldr	r0, [pc, #32]	@ (8001828 <DMA_CalcBaseAndBitshift+0x98>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001806:	3c10      	subs	r4, #16
 8001808:	fbb4 f1f1 	udiv	r1, r4, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800180c:	f001 0107 	and.w	r1, r1, #7
    if (stream_number > 3U)
 8001810:	2c5f      	cmp	r4, #95	@ 0x5f
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001812:	5c41      	ldrb	r1, [r0, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8001814:	f423 707f 	bic.w	r0, r3, #1020	@ 0x3fc
 8001818:	f020 0003 	bic.w	r0, r0, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800181c:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800181e:	bf88      	it	hi
 8001820:	3004      	addhi	r0, #4
 8001822:	e7eb      	b.n	80017fc <DMA_CalcBaseAndBitshift+0x6c>
 8001824:	40020010 	.word	0x40020010
 8001828:	0800d25c 	.word	0x0800d25c

0800182c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800182c:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800182e:	4920      	ldr	r1, [pc, #128]	@ (80018b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001830:	b2d3      	uxtb	r3, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001832:	428a      	cmp	r2, r1
 8001834:	d028      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8001836:	3114      	adds	r1, #20
 8001838:	428a      	cmp	r2, r1
 800183a:	d025      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 800183c:	3114      	adds	r1, #20
 800183e:	428a      	cmp	r2, r1
 8001840:	d022      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8001842:	3114      	adds	r1, #20
 8001844:	428a      	cmp	r2, r1
 8001846:	d01f      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8001848:	3114      	adds	r1, #20
 800184a:	428a      	cmp	r2, r1
 800184c:	d01c      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 800184e:	3114      	adds	r1, #20
 8001850:	428a      	cmp	r2, r1
 8001852:	d019      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8001854:	3114      	adds	r1, #20
 8001856:	428a      	cmp	r2, r1
 8001858:	d016      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 800185a:	3114      	adds	r1, #20
 800185c:	428a      	cmp	r2, r1
 800185e:	d013      	beq.n	8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001860:	2118      	movs	r1, #24
 8001862:	3b10      	subs	r3, #16
 8001864:	fbb3 f3f1 	udiv	r3, r3, r1

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001868:	4912      	ldr	r1, [pc, #72]	@ (80018b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800186a:	4411      	add	r1, r2
 800186c:	29a8      	cmp	r1, #168	@ 0xa8
 800186e:	d91c      	bls.n	80018aa <DMA_CalcDMAMUXChannelBaseAndMask+0x7e>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001870:	f103 5280 	add.w	r2, r3, #268435456	@ 0x10000000
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001874:	2101      	movs	r1, #1
 8001876:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800187a:	f502 4202 	add.w	r2, r2, #33280	@ 0x8200
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800187e:	fa01 f303 	lsl.w	r3, r1, r3
 8001882:	490d      	ldr	r1, [pc, #52]	@ (80018b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001884:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001886:	e00c      	b.n	80018a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001888:	2214      	movs	r2, #20
 800188a:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800188c:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800188e:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001892:	f103 52b0 	add.w	r2, r3, #369098752	@ 0x16000000
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001896:	fa01 f303 	lsl.w	r3, r1, r3
 800189a:	4908      	ldr	r1, [pc, #32]	@ (80018bc <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800189c:	f502 4216 	add.w	r2, r2, #38400	@ 0x9600
 80018a0:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80018a2:	6683      	str	r3, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80018a4:	e9c0 2118 	strd	r2, r1, [r0, #96]	@ 0x60
  }
}
 80018a8:	4770      	bx	lr
      stream_number += 8U;
 80018aa:	3308      	adds	r3, #8
 80018ac:	e7e0      	b.n	8001870 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>
 80018ae:	bf00      	nop
 80018b0:	58025408 	.word	0x58025408
 80018b4:	bffdfbf0 	.word	0xbffdfbf0
 80018b8:	40020880 	.word	0x40020880
 80018bc:	58025880 	.word	0x58025880

080018c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80018c0:	7902      	ldrb	r2, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80018c2:	1e51      	subs	r1, r2, #1
 80018c4:	2907      	cmp	r1, #7
{
 80018c6:	b510      	push	{r4, lr}
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80018c8:	d821      	bhi.n	800190e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4e>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80018ca:	6803      	ldr	r3, [r0, #0]
 80018cc:	4c13      	ldr	r4, [pc, #76]	@ (800191c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5c>)
 80018ce:	42a3      	cmp	r3, r4
 80018d0:	d01e      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80018d2:	3414      	adds	r4, #20
 80018d4:	42a3      	cmp	r3, r4
 80018d6:	d01b      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80018d8:	3414      	adds	r4, #20
 80018da:	42a3      	cmp	r3, r4
 80018dc:	d018      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80018de:	3414      	adds	r4, #20
 80018e0:	42a3      	cmp	r3, r4
 80018e2:	d015      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80018e4:	3414      	adds	r4, #20
 80018e6:	42a3      	cmp	r3, r4
 80018e8:	d012      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80018ea:	3414      	adds	r4, #20
 80018ec:	42a3      	cmp	r3, r4
 80018ee:	d00f      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80018f0:	3414      	adds	r4, #20
 80018f2:	42a3      	cmp	r3, r4
 80018f4:	d00c      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80018f6:	3414      	adds	r4, #20
 80018f8:	42a3      	cmp	r3, r4
 80018fa:	d009      	beq.n	8001910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80018fc:	4b08      	ldr	r3, [pc, #32]	@ (8001920 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x60>)
 80018fe:	4413      	add	r3, r2
 8001900:	4a08      	ldr	r2, [pc, #32]	@ (8001924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 8001902:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8001904:	e9c0 321b 	strd	r3, r2, [r0, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8001908:	2301      	movs	r3, #1
 800190a:	408b      	lsls	r3, r1
 800190c:	6743      	str	r3, [r0, #116]	@ 0x74
  }
}
 800190e:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001910:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 8001912:	4413      	add	r3, r2
 8001914:	4a05      	ldr	r2, [pc, #20]	@ (800192c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 8001916:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8001918:	e7f4      	b.n	8001904 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>
 800191a:	bf00      	nop
 800191c:	58025408 	.word	0x58025408
 8001920:	1000823f 	.word	0x1000823f
 8001924:	40020940 	.word	0x40020940
 8001928:	1600963f 	.word	0x1600963f
 800192c:	58025940 	.word	0x58025940

08001930 <HAL_DMA_Init>:
{
 8001930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001932:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001934:	f7ff fdc0 	bl	80014b8 <HAL_GetTick>
 8001938:	4606      	mov	r6, r0
  if(hdma == NULL)
 800193a:	2c00      	cmp	r4, #0
 800193c:	f000 80a9 	beq.w	8001a92 <HAL_DMA_Init+0x162>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001940:	6823      	ldr	r3, [r4, #0]
 8001942:	4d6f      	ldr	r5, [pc, #444]	@ (8001b00 <HAL_DMA_Init+0x1d0>)
 8001944:	42ab      	cmp	r3, r5
 8001946:	d064      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001948:	4a6e      	ldr	r2, [pc, #440]	@ (8001b04 <HAL_DMA_Init+0x1d4>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d061      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 800194e:	3218      	adds	r2, #24
 8001950:	4293      	cmp	r3, r2
 8001952:	d05e      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001954:	3218      	adds	r2, #24
 8001956:	4293      	cmp	r3, r2
 8001958:	d05b      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 800195a:	3218      	adds	r2, #24
 800195c:	4293      	cmp	r3, r2
 800195e:	d058      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001960:	3218      	adds	r2, #24
 8001962:	4293      	cmp	r3, r2
 8001964:	d055      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001966:	3218      	adds	r2, #24
 8001968:	4293      	cmp	r3, r2
 800196a:	d052      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 800196c:	3218      	adds	r2, #24
 800196e:	4293      	cmp	r3, r2
 8001970:	d04f      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001972:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8001976:	4293      	cmp	r3, r2
 8001978:	d04b      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 800197a:	3218      	adds	r2, #24
 800197c:	4293      	cmp	r3, r2
 800197e:	d048      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001980:	3218      	adds	r2, #24
 8001982:	4293      	cmp	r3, r2
 8001984:	d045      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001986:	3218      	adds	r2, #24
 8001988:	4293      	cmp	r3, r2
 800198a:	d042      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 800198c:	3218      	adds	r2, #24
 800198e:	4293      	cmp	r3, r2
 8001990:	d03f      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001992:	3218      	adds	r2, #24
 8001994:	4293      	cmp	r3, r2
 8001996:	d03c      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 8001998:	3218      	adds	r2, #24
 800199a:	4293      	cmp	r3, r2
 800199c:	d039      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
 800199e:	3218      	adds	r2, #24
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d036      	beq.n	8001a12 <HAL_DMA_Init+0xe2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80019a4:	4a58      	ldr	r2, [pc, #352]	@ (8001b08 <HAL_DMA_Init+0x1d8>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	f040 812f 	bne.w	8001c0a <HAL_DMA_Init+0x2da>
    hdma->State = HAL_DMA_STATE_BUSY;
 80019ac:	2202      	movs	r2, #2
 80019ae:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80019b2:	2200      	movs	r2, #0
 80019b4:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80019b8:	68a2      	ldr	r2, [r4, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80019ba:	6818      	ldr	r0, [r3, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80019bc:	2a40      	cmp	r2, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80019be:	f36f 1010 	bfc	r0, #4, #13
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80019c2:	f000 8140 	beq.w	8001c46 <HAL_DMA_Init+0x316>
 80019c6:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 80019ca:	424a      	negs	r2, r1
 80019cc:	414a      	adcs	r2, r1
 80019ce:	0392      	lsls	r2, r2, #14
 80019d0:	e9d4 1603 	ldrd	r1, r6, [r4, #12]
 80019d4:	4331      	orrs	r1, r6
 80019d6:	6966      	ldr	r6, [r4, #20]
 80019d8:	4331      	orrs	r1, r6
 80019da:	69a6      	ldr	r6, [r4, #24]
 80019dc:	4331      	orrs	r1, r6
 80019de:	69e6      	ldr	r6, [r4, #28]
 80019e0:	4331      	orrs	r1, r6
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80019e2:	6a26      	ldr	r6, [r4, #32]
 80019e4:	ea40 1016 	orr.w	r0, r0, r6, lsr #4
 80019e8:	ea40 01d1 	orr.w	r1, r0, r1, lsr #3
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019ec:	4620      	mov	r0, r4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80019ee:	430a      	orrs	r2, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80019f0:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80019f2:	4a46      	ldr	r2, [pc, #280]	@ (8001b0c <HAL_DMA_Init+0x1dc>)
 80019f4:	441a      	add	r2, r3
 80019f6:	2314      	movs	r3, #20
 80019f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80019fc:	0092      	lsls	r2, r2, #2
 80019fe:	65e2      	str	r2, [r4, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a00:	f7ff fec6 	bl	8001790 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a04:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001a06:	f003 021f 	and.w	r2, r3, #31
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	4093      	lsls	r3, r2
 8001a0e:	6043      	str	r3, [r0, #4]
 8001a10:	e092      	b.n	8001b38 <HAL_DMA_Init+0x208>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a12:	2202      	movs	r2, #2
 8001a14:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	f022 0201 	bic.w	r2, r2, #1
 8001a24:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a26:	6822      	ldr	r2, [r4, #0]
 8001a28:	6813      	ldr	r3, [r2, #0]
 8001a2a:	07db      	lsls	r3, r3, #31
 8001a2c:	d427      	bmi.n	8001a7e <HAL_DMA_Init+0x14e>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a2e:	6813      	ldr	r3, [r2, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a30:	4837      	ldr	r0, [pc, #220]	@ (8001b10 <HAL_DMA_Init+0x1e0>)
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	69a1      	ldr	r1, [r4, #24]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a34:	4018      	ands	r0, r3
    registerValue |=  hdma->Init.Direction           |
 8001a36:	e9d4 3602 	ldrd	r3, r6, [r4, #8]
 8001a3a:	4333      	orrs	r3, r6
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a3c:	6926      	ldr	r6, [r4, #16]
 8001a3e:	4333      	orrs	r3, r6
 8001a40:	6966      	ldr	r6, [r4, #20]
 8001a42:	4333      	orrs	r3, r6
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a44:	69e6      	ldr	r6, [r4, #28]
 8001a46:	430b      	orrs	r3, r1
 8001a48:	4333      	orrs	r3, r6
            hdma->Init.Mode                | hdma->Init.Priority;
 8001a4a:	6a26      	ldr	r6, [r4, #32]
 8001a4c:	4333      	orrs	r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a4e:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8001a50:	2e04      	cmp	r6, #4
    registerValue |=  hdma->Init.Direction           |
 8001a52:	ea43 0300 	orr.w	r3, r3, r0
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a56:	bf02      	ittt	eq
 8001a58:	e9d4 070b 	ldrdeq	r0, r7, [r4, #44]	@ 0x2c
 8001a5c:	4338      	orreq	r0, r7
 8001a5e:	4303      	orreq	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001a60:	482c      	ldr	r0, [pc, #176]	@ (8001b14 <HAL_DMA_Init+0x1e4>)
 8001a62:	6800      	ldr	r0, [r0, #0]
 8001a64:	f36f 000f 	bfc	r0, #0, #16
 8001a68:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8001a6c:	d31b      	bcc.n	8001aa6 <HAL_DMA_Init+0x176>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001a6e:	6860      	ldr	r0, [r4, #4]
 8001a70:	282e      	cmp	r0, #46	@ 0x2e
 8001a72:	d810      	bhi.n	8001a96 <HAL_DMA_Init+0x166>
 8001a74:	2828      	cmp	r0, #40	@ 0x28
 8001a76:	d916      	bls.n	8001aa6 <HAL_DMA_Init+0x176>
        registerValue |= DMA_SxCR_TRBUFF;
 8001a78:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a7c:	e013      	b.n	8001aa6 <HAL_DMA_Init+0x176>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a7e:	f7ff fd1b 	bl	80014b8 <HAL_GetTick>
 8001a82:	1b80      	subs	r0, r0, r6
 8001a84:	2805      	cmp	r0, #5
 8001a86:	d9ce      	bls.n	8001a26 <HAL_DMA_Init+0xf6>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a88:	2320      	movs	r3, #32
 8001a8a:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8001a92:	2001      	movs	r0, #1
}
 8001a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a96:	383f      	subs	r0, #63	@ 0x3f
 8001a98:	2813      	cmp	r0, #19
 8001a9a:	d804      	bhi.n	8001aa6 <HAL_DMA_Init+0x176>
 8001a9c:	4f1e      	ldr	r7, [pc, #120]	@ (8001b18 <HAL_DMA_Init+0x1e8>)
 8001a9e:	fa27 f000 	lsr.w	r0, r7, r0
 8001aa2:	07c7      	lsls	r7, r0, #31
 8001aa4:	d4e8      	bmi.n	8001a78 <HAL_DMA_Init+0x148>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001aa6:	6013      	str	r3, [r2, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001aa8:	2e04      	cmp	r6, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001aaa:	6953      	ldr	r3, [r2, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001aac:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8001ab0:	ea43 0306 	orr.w	r3, r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ab4:	d136      	bne.n	8001b24 <HAL_DMA_Init+0x1f4>
      registerValue |= hdma->Init.FIFOThreshold;
 8001ab6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ab8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8001aba:	4303      	orrs	r3, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001abc:	b396      	cbz	r6, 8001b24 <HAL_DMA_Init+0x1f4>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001abe:	b939      	cbnz	r1, 8001ad0 <HAL_DMA_Init+0x1a0>
    switch (hdma->Init.FIFOThreshold)
 8001ac0:	2801      	cmp	r0, #1
 8001ac2:	d015      	beq.n	8001af0 <HAL_DMA_Init+0x1c0>
 8001ac4:	f030 0102 	bics.w	r1, r0, #2
 8001ac8:	d12c      	bne.n	8001b24 <HAL_DMA_Init+0x1f4>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001aca:	01f0      	lsls	r0, r6, #7
 8001acc:	d52a      	bpl.n	8001b24 <HAL_DMA_Init+0x1f4>
 8001ace:	e012      	b.n	8001af6 <HAL_DMA_Init+0x1c6>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001ad0:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8001ad4:	d122      	bne.n	8001b1c <HAL_DMA_Init+0x1ec>
    switch (hdma->Init.FIFOThreshold)
 8001ad6:	2803      	cmp	r0, #3
 8001ad8:	d824      	bhi.n	8001b24 <HAL_DMA_Init+0x1f4>
 8001ada:	a101      	add	r1, pc, #4	@ (adr r1, 8001ae0 <HAL_DMA_Init+0x1b0>)
 8001adc:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8001ae0:	08001af7 	.word	0x08001af7
 8001ae4:	08001acb 	.word	0x08001acb
 8001ae8:	08001af7 	.word	0x08001af7
 8001aec:	08001af1 	.word	0x08001af1
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001af0:	f1b6 7fc0 	cmp.w	r6, #25165824	@ 0x1800000
 8001af4:	d116      	bne.n	8001b24 <HAL_DMA_Init+0x1f4>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001af6:	2340      	movs	r3, #64	@ 0x40
 8001af8:	6563      	str	r3, [r4, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e7c7      	b.n	8001a8e <HAL_DMA_Init+0x15e>
 8001afe:	bf00      	nop
 8001b00:	40020010 	.word	0x40020010
 8001b04:	40020028 	.word	0x40020028
 8001b08:	58025408 	.word	0x58025408
 8001b0c:	a7fdabf8 	.word	0xa7fdabf8
 8001b10:	fe10803f 	.word	0xfe10803f
 8001b14:	5c001000 	.word	0x5c001000
 8001b18:	000f030f 	.word	0x000f030f
    switch (hdma->Init.FIFOThreshold)
 8001b1c:	2802      	cmp	r0, #2
 8001b1e:	d9ea      	bls.n	8001af6 <HAL_DMA_Init+0x1c6>
 8001b20:	2803      	cmp	r0, #3
 8001b22:	d0d2      	beq.n	8001aca <HAL_DMA_Init+0x19a>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b24:	6153      	str	r3, [r2, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b26:	4620      	mov	r0, r4
 8001b28:	f7ff fe32 	bl	8001790 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b2c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001b2e:	f003 021f 	and.w	r2, r3, #31
 8001b32:	233f      	movs	r3, #63	@ 0x3f
 8001b34:	4093      	lsls	r3, r2
 8001b36:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	42ab      	cmp	r3, r5
 8001b3c:	d045      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b3e:	4a45      	ldr	r2, [pc, #276]	@ (8001c54 <HAL_DMA_Init+0x324>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d042      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b44:	3218      	adds	r2, #24
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d03f      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b4a:	3218      	adds	r2, #24
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d03c      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b50:	3218      	adds	r2, #24
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d039      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b56:	3218      	adds	r2, #24
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d036      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b5c:	3218      	adds	r2, #24
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d033      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b62:	3218      	adds	r2, #24
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d030      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b68:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d02c      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b70:	3218      	adds	r2, #24
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d029      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b76:	3218      	adds	r2, #24
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d026      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b7c:	3218      	adds	r2, #24
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d023      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b82:	3218      	adds	r2, #24
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d020      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b88:	3218      	adds	r2, #24
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d01d      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b8e:	3218      	adds	r2, #24
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d01a      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b94:	3218      	adds	r2, #24
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d017      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8001c58 <HAL_DMA_Init+0x328>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d014      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001ba0:	3214      	adds	r2, #20
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d011      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001ba6:	3214      	adds	r2, #20
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d00e      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001bac:	3214      	adds	r2, #20
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d00b      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001bb2:	3214      	adds	r2, #20
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d008      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001bb8:	3214      	adds	r2, #20
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d005      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001bbe:	3214      	adds	r2, #20
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d002      	beq.n	8001bca <HAL_DMA_Init+0x29a>
 8001bc4:	3214      	adds	r2, #20
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d119      	bne.n	8001bfe <HAL_DMA_Init+0x2ce>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001bca:	4620      	mov	r0, r4
 8001bcc:	2500      	movs	r5, #0
 8001bce:	f7ff fe2d 	bl	800182c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001bd2:	68a3      	ldr	r3, [r4, #8]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001bd4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001bd6:	2b80      	cmp	r3, #128	@ 0x80
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001bd8:	bf04      	itt	eq
 8001bda:	2300      	moveq	r3, #0
 8001bdc:	6063      	streq	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001bde:	6863      	ldr	r3, [r4, #4]
 8001be0:	b2d9      	uxtb	r1, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001be2:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001be4:	6011      	str	r1, [r2, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001be6:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001be8:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	@ 0x64
 8001bec:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001bee:	d82c      	bhi.n	8001c4a <HAL_DMA_Init+0x31a>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001bf0:	f7ff fe66 	bl	80018c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001bf4:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8001bf6:	601d      	str	r5, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bf8:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 8001bfc:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bfe:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001c00:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c02:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001c04:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001c08:	e744      	b.n	8001a94 <HAL_DMA_Init+0x164>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001c0a:	4a14      	ldr	r2, [pc, #80]	@ (8001c5c <HAL_DMA_Init+0x32c>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	f43f aecd 	beq.w	80019ac <HAL_DMA_Init+0x7c>
 8001c12:	3214      	adds	r2, #20
 8001c14:	4293      	cmp	r3, r2
 8001c16:	f43f aec9 	beq.w	80019ac <HAL_DMA_Init+0x7c>
 8001c1a:	3214      	adds	r2, #20
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	f43f aec5 	beq.w	80019ac <HAL_DMA_Init+0x7c>
 8001c22:	3214      	adds	r2, #20
 8001c24:	4293      	cmp	r3, r2
 8001c26:	f43f aec1 	beq.w	80019ac <HAL_DMA_Init+0x7c>
 8001c2a:	3214      	adds	r2, #20
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	f43f aebd 	beq.w	80019ac <HAL_DMA_Init+0x7c>
 8001c32:	3214      	adds	r2, #20
 8001c34:	4293      	cmp	r3, r2
 8001c36:	f43f aeb9 	beq.w	80019ac <HAL_DMA_Init+0x7c>
 8001c3a:	3214      	adds	r2, #20
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	f43f aeb5 	beq.w	80019ac <HAL_DMA_Init+0x7c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c42:	2340      	movs	r3, #64	@ 0x40
 8001c44:	e721      	b.n	8001a8a <HAL_DMA_Init+0x15a>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c46:	2210      	movs	r2, #16
 8001c48:	e6c2      	b.n	80019d0 <HAL_DMA_Init+0xa0>
      hdma->DMAmuxRequestGenStatus = 0U;
 8001c4a:	e9c4 551b 	strd	r5, r5, [r4, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c4e:	6765      	str	r5, [r4, #116]	@ 0x74
 8001c50:	e7d5      	b.n	8001bfe <HAL_DMA_Init+0x2ce>
 8001c52:	bf00      	nop
 8001c54:	40020028 	.word	0x40020028
 8001c58:	58025408 	.word	0x58025408
 8001c5c:	5802541c 	.word	0x5802541c

08001c60 <HAL_DMA_Start_IT>:
{
 8001c60:	b570      	push	{r4, r5, r6, lr}
  if(hdma == NULL)
 8001c62:	4605      	mov	r5, r0
 8001c64:	2800      	cmp	r0, #0
 8001c66:	f000 80da 	beq.w	8001e1e <HAL_DMA_Start_IT+0x1be>
  __HAL_LOCK(hdma);
 8001c6a:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8001c6e:	2801      	cmp	r0, #1
 8001c70:	f000 80d7 	beq.w	8001e22 <HAL_DMA_Start_IT+0x1c2>
 8001c74:	2001      	movs	r0, #1
 8001c76:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c7a:	f895 0035 	ldrb.w	r0, [r5, #53]	@ 0x35
 8001c7e:	2801      	cmp	r0, #1
 8001c80:	f04f 0000 	mov.w	r0, #0
 8001c84:	f040 80c6 	bne.w	8001e14 <HAL_DMA_Start_IT+0x1b4>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c88:	2402      	movs	r4, #2
    __HAL_DMA_DISABLE(hdma);
 8001c8a:	4e67      	ldr	r6, [pc, #412]	@ (8001e28 <HAL_DMA_Start_IT+0x1c8>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c8c:	f885 4035 	strb.w	r4, [r5, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8001c90:	682c      	ldr	r4, [r5, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c92:	6568      	str	r0, [r5, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 8001c94:	42b4      	cmp	r4, r6
 8001c96:	d01e      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001c98:	4864      	ldr	r0, [pc, #400]	@ (8001e2c <HAL_DMA_Start_IT+0x1cc>)
 8001c9a:	4284      	cmp	r4, r0
 8001c9c:	d01b      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001c9e:	3018      	adds	r0, #24
 8001ca0:	4284      	cmp	r4, r0
 8001ca2:	d018      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001ca4:	3018      	adds	r0, #24
 8001ca6:	4284      	cmp	r4, r0
 8001ca8:	d015      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001caa:	3018      	adds	r0, #24
 8001cac:	4284      	cmp	r4, r0
 8001cae:	d012      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001cb0:	3018      	adds	r0, #24
 8001cb2:	4284      	cmp	r4, r0
 8001cb4:	d00f      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001cb6:	3018      	adds	r0, #24
 8001cb8:	4284      	cmp	r4, r0
 8001cba:	d00c      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001cbc:	3018      	adds	r0, #24
 8001cbe:	4284      	cmp	r4, r0
 8001cc0:	d009      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001cc2:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8001cc6:	4284      	cmp	r4, r0
 8001cc8:	d005      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001cca:	3018      	adds	r0, #24
 8001ccc:	4284      	cmp	r4, r0
 8001cce:	d002      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001cd0:	3018      	adds	r0, #24
 8001cd2:	4284      	cmp	r4, r0
 8001cd4:	d0ff      	beq.n	8001cd6 <HAL_DMA_Start_IT+0x76>
 8001cd6:	6820      	ldr	r0, [r4, #0]
 8001cd8:	f020 0001 	bic.w	r0, r0, #1
 8001cdc:	6020      	str	r0, [r4, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cde:	4628      	mov	r0, r5
 8001ce0:	f7ff fcb0 	bl	8001644 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ce4:	42b4      	cmp	r4, r6
 8001ce6:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8001ce8:	d053      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001cea:	4b50      	ldr	r3, [pc, #320]	@ (8001e2c <HAL_DMA_Start_IT+0x1cc>)
 8001cec:	429c      	cmp	r4, r3
 8001cee:	d050      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001cf0:	3318      	adds	r3, #24
 8001cf2:	429c      	cmp	r4, r3
 8001cf4:	d04d      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001cf6:	3318      	adds	r3, #24
 8001cf8:	429c      	cmp	r4, r3
 8001cfa:	d04a      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001cfc:	3318      	adds	r3, #24
 8001cfe:	429c      	cmp	r4, r3
 8001d00:	d047      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d02:	3318      	adds	r3, #24
 8001d04:	429c      	cmp	r4, r3
 8001d06:	d044      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d08:	3318      	adds	r3, #24
 8001d0a:	429c      	cmp	r4, r3
 8001d0c:	d041      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d0e:	3318      	adds	r3, #24
 8001d10:	429c      	cmp	r4, r3
 8001d12:	d03e      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d14:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8001d18:	429c      	cmp	r4, r3
 8001d1a:	d03a      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d1c:	3318      	adds	r3, #24
 8001d1e:	429c      	cmp	r4, r3
 8001d20:	d037      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d22:	3318      	adds	r3, #24
 8001d24:	429c      	cmp	r4, r3
 8001d26:	d034      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d28:	3318      	adds	r3, #24
 8001d2a:	429c      	cmp	r4, r3
 8001d2c:	d031      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d2e:	3318      	adds	r3, #24
 8001d30:	429c      	cmp	r4, r3
 8001d32:	d02e      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d34:	3318      	adds	r3, #24
 8001d36:	429c      	cmp	r4, r3
 8001d38:	d02b      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d3a:	3318      	adds	r3, #24
 8001d3c:	429c      	cmp	r4, r3
 8001d3e:	d028      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
 8001d40:	3318      	adds	r3, #24
 8001d42:	429c      	cmp	r4, r3
 8001d44:	d025      	beq.n	8001d92 <HAL_DMA_Start_IT+0x132>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001d46:	6823      	ldr	r3, [r4, #0]
 8001d48:	f023 030e 	bic.w	r3, r3, #14
 8001d4c:	f043 030a 	orr.w	r3, r3, #10
 8001d50:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001d52:	2a00      	cmp	r2, #0
 8001d54:	d154      	bne.n	8001e00 <HAL_DMA_Start_IT+0x1a0>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d56:	4b36      	ldr	r3, [pc, #216]	@ (8001e30 <HAL_DMA_Start_IT+0x1d0>)
 8001d58:	429c      	cmp	r4, r3
 8001d5a:	d025      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
 8001d5c:	4b35      	ldr	r3, [pc, #212]	@ (8001e34 <HAL_DMA_Start_IT+0x1d4>)
 8001d5e:	429c      	cmp	r4, r3
 8001d60:	d022      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
 8001d62:	3314      	adds	r3, #20
 8001d64:	429c      	cmp	r4, r3
 8001d66:	d01f      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
 8001d68:	3314      	adds	r3, #20
 8001d6a:	429c      	cmp	r4, r3
 8001d6c:	d01c      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
 8001d6e:	3314      	adds	r3, #20
 8001d70:	429c      	cmp	r4, r3
 8001d72:	d019      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
 8001d74:	3314      	adds	r3, #20
 8001d76:	429c      	cmp	r4, r3
 8001d78:	d016      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
 8001d7a:	3314      	adds	r3, #20
 8001d7c:	429c      	cmp	r4, r3
 8001d7e:	d013      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
 8001d80:	3314      	adds	r3, #20
 8001d82:	429c      	cmp	r4, r3
 8001d84:	d010      	beq.n	8001da8 <HAL_DMA_Start_IT+0x148>
    __HAL_DMA_ENABLE(hdma);
 8001d86:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d88:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6023      	str	r3, [r4, #0]
}
 8001d90:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001d92:	6823      	ldr	r3, [r4, #0]
 8001d94:	f023 031e 	bic.w	r3, r3, #30
 8001d98:	f043 0316 	orr.w	r3, r3, #22
 8001d9c:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001d9e:	b11a      	cbz	r2, 8001da8 <HAL_DMA_Start_IT+0x148>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001da0:	6823      	ldr	r3, [r4, #0]
 8001da2:	f043 0308 	orr.w	r3, r3, #8
 8001da6:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001da8:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	03d2      	lsls	r2, r2, #15
 8001dae:	d42c      	bmi.n	8001e0a <HAL_DMA_Start_IT+0x1aa>
      if(hdma->DMAmuxRequestGen != 0U)
 8001db0:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8001db2:	b11b      	cbz	r3, 8001dbc <HAL_DMA_Start_IT+0x15c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dba:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001dbc:	42b4      	cmp	r4, r6
 8001dbe:	d0e2      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e2c <HAL_DMA_Start_IT+0x1cc>)
 8001dc2:	429c      	cmp	r4, r3
 8001dc4:	d0df      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dc6:	3318      	adds	r3, #24
 8001dc8:	429c      	cmp	r4, r3
 8001dca:	d0dc      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dcc:	3318      	adds	r3, #24
 8001dce:	429c      	cmp	r4, r3
 8001dd0:	d0d9      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dd2:	3318      	adds	r3, #24
 8001dd4:	429c      	cmp	r4, r3
 8001dd6:	d0d6      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dd8:	3318      	adds	r3, #24
 8001dda:	429c      	cmp	r4, r3
 8001ddc:	d0d3      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dde:	3318      	adds	r3, #24
 8001de0:	429c      	cmp	r4, r3
 8001de2:	d0d0      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001de4:	3318      	adds	r3, #24
 8001de6:	429c      	cmp	r4, r3
 8001de8:	d0cd      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dea:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8001dee:	429c      	cmp	r4, r3
 8001df0:	d0c9      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001df2:	3318      	adds	r3, #24
 8001df4:	429c      	cmp	r4, r3
 8001df6:	d0c6      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001df8:	3318      	adds	r3, #24
 8001dfa:	429c      	cmp	r4, r3
 8001dfc:	d0c3      	beq.n	8001d86 <HAL_DMA_Start_IT+0x126>
 8001dfe:	e7c2      	b.n	8001d86 <HAL_DMA_Start_IT+0x126>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001e00:	6823      	ldr	r3, [r4, #0]
 8001e02:	f043 0304 	orr.w	r3, r3, #4
 8001e06:	6023      	str	r3, [r4, #0]
 8001e08:	e7a5      	b.n	8001d56 <HAL_DMA_Start_IT+0xf6>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	e7cd      	b.n	8001db0 <HAL_DMA_Start_IT+0x150>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001e14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 8001e18:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001e1c:	656b      	str	r3, [r5, #84]	@ 0x54
    return HAL_ERROR;
 8001e1e:	2001      	movs	r0, #1
 8001e20:	e7b6      	b.n	8001d90 <HAL_DMA_Start_IT+0x130>
  __HAL_LOCK(hdma);
 8001e22:	2002      	movs	r0, #2
 8001e24:	e7b4      	b.n	8001d90 <HAL_DMA_Start_IT+0x130>
 8001e26:	bf00      	nop
 8001e28:	40020010 	.word	0x40020010
 8001e2c:	40020028 	.word	0x40020028
 8001e30:	58025408 	.word	0x58025408
 8001e34:	5802541c 	.word	0x5802541c

08001e38 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0U;
 8001e38:	2300      	movs	r3, #0
{
 8001e3a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8001e3e:	9301      	str	r3, [sp, #4]
{
 8001e40:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e42:	4b84      	ldr	r3, [pc, #528]	@ (8002054 <HAL_DMA_IRQHandler+0x21c>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001e44:	4f84      	ldr	r7, [pc, #528]	@ (8002058 <HAL_DMA_IRQHandler+0x220>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e46:	681e      	ldr	r6, [r3, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001e48:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e4a:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001e4c:	42bb      	cmp	r3, r7
  tmpisr_dma  = regs_dma->ISR;
 8001e4e:	f8d5 8000 	ldr.w	r8, [r5]
  tmpisr_bdma = regs_bdma->ISR;
 8001e52:	f8d5 c000 	ldr.w	ip, [r5]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001e56:	d047      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e58:	4a80      	ldr	r2, [pc, #512]	@ (800205c <HAL_DMA_IRQHandler+0x224>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d044      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e5e:	3218      	adds	r2, #24
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d041      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e64:	3218      	adds	r2, #24
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d03e      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e6a:	3218      	adds	r2, #24
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d03b      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e70:	3218      	adds	r2, #24
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d038      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e76:	3218      	adds	r2, #24
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d035      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e7c:	3218      	adds	r2, #24
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d032      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e82:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d02e      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e8a:	3218      	adds	r2, #24
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d02b      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e90:	3218      	adds	r2, #24
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d028      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e96:	3218      	adds	r2, #24
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d025      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001e9c:	3218      	adds	r2, #24
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d022      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001ea2:	3218      	adds	r2, #24
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d01f      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001ea8:	3218      	adds	r2, #24
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d01c      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
 8001eae:	3218      	adds	r2, #24
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d019      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xb0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8001eb4:	4a6a      	ldr	r2, [pc, #424]	@ (8002060 <HAL_DMA_IRQHandler+0x228>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	f040 8136 	bne.w	8002128 <HAL_DMA_IRQHandler+0x2f0>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8001ebc:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8001ebe:	2004      	movs	r0, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8001ec0:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8001ec2:	f001 011f 	and.w	r1, r1, #31
 8001ec6:	4088      	lsls	r0, r1
 8001ec8:	ea10 0f0c 	tst.w	r0, ip
 8001ecc:	f000 8153 	beq.w	8002176 <HAL_DMA_IRQHandler+0x33e>
 8001ed0:	0756      	lsls	r6, r2, #29
 8001ed2:	f140 8150 	bpl.w	8002176 <HAL_DMA_IRQHandler+0x33e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001ed6:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8001ed8:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001eda:	f140 8144 	bpl.w	8002166 <HAL_DMA_IRQHandler+0x32e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8001ede:	03d3      	lsls	r3, r2, #15
 8001ee0:	f100 8147 	bmi.w	8002172 <HAL_DMA_IRQHandler+0x33a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ee4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001ee6:	e0a0      	b.n	800202a <HAL_DMA_IRQHandler+0x1f2>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001ee8:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001eea:	2108      	movs	r1, #8
 8001eec:	f002 021f 	and.w	r2, r2, #31
 8001ef0:	4091      	lsls	r1, r2
 8001ef2:	ea11 0f08 	tst.w	r1, r8
 8001ef6:	d00b      	beq.n	8001f10 <HAL_DMA_IRQHandler+0xd8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001ef8:	6818      	ldr	r0, [r3, #0]
 8001efa:	0740      	lsls	r0, r0, #29
 8001efc:	d508      	bpl.n	8001f10 <HAL_DMA_IRQHandler+0xd8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001efe:	6818      	ldr	r0, [r3, #0]
 8001f00:	f020 0004 	bic.w	r0, r0, #4
 8001f04:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f06:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f08:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8001f0a:	f041 0101 	orr.w	r1, r1, #1
 8001f0e:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f10:	fa28 f102 	lsr.w	r1, r8, r2
 8001f14:	07c8      	lsls	r0, r1, #31
 8001f16:	d509      	bpl.n	8001f2c <HAL_DMA_IRQHandler+0xf4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001f18:	6959      	ldr	r1, [r3, #20]
 8001f1a:	0609      	lsls	r1, r1, #24
 8001f1c:	d506      	bpl.n	8001f2c <HAL_DMA_IRQHandler+0xf4>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f1e:	2101      	movs	r1, #1
 8001f20:	4091      	lsls	r1, r2
 8001f22:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f24:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8001f26:	f041 0102 	orr.w	r1, r1, #2
 8001f2a:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f2c:	2104      	movs	r1, #4
 8001f2e:	4091      	lsls	r1, r2
 8001f30:	ea11 0f08 	tst.w	r1, r8
 8001f34:	d007      	beq.n	8001f46 <HAL_DMA_IRQHandler+0x10e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001f36:	6818      	ldr	r0, [r3, #0]
 8001f38:	0780      	lsls	r0, r0, #30
 8001f3a:	d504      	bpl.n	8001f46 <HAL_DMA_IRQHandler+0x10e>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f3c:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f3e:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8001f40:	f041 0104 	orr.w	r1, r1, #4
 8001f44:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f46:	2110      	movs	r1, #16
 8001f48:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4c:	ea12 0f08 	tst.w	r2, r8
 8001f50:	d00f      	beq.n	8001f72 <HAL_DMA_IRQHandler+0x13a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001f52:	6819      	ldr	r1, [r3, #0]
 8001f54:	0709      	lsls	r1, r1, #28
 8001f56:	d50c      	bpl.n	8001f72 <HAL_DMA_IRQHandler+0x13a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f58:	60aa      	str	r2, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	0350      	lsls	r0, r2, #13
 8001f5e:	d56c      	bpl.n	800203a <HAL_DMA_IRQHandler+0x202>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	0319      	lsls	r1, r3, #12
 8001f64:	d401      	bmi.n	8001f6a <HAL_DMA_IRQHandler+0x132>
          if(hdma->XferHalfCpltCallback != NULL)
 8001f66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001f68:	e000      	b.n	8001f6c <HAL_DMA_IRQHandler+0x134>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8001f6a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 8001f6c:	b10b      	cbz	r3, 8001f72 <HAL_DMA_IRQHandler+0x13a>
            hdma->XferHalfCpltCallback(hdma);
 8001f6e:	4620      	mov	r0, r4
 8001f70:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f72:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001f74:	2120      	movs	r1, #32
 8001f76:	f002 021f 	and.w	r2, r2, #31
 8001f7a:	4091      	lsls	r1, r2
 8001f7c:	ea11 0f08 	tst.w	r1, r8
 8001f80:	d07a      	beq.n	8002078 <HAL_DMA_IRQHandler+0x240>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001f82:	6823      	ldr	r3, [r4, #0]
 8001f84:	42bb      	cmp	r3, r7
 8001f86:	d02d      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001f88:	4834      	ldr	r0, [pc, #208]	@ (800205c <HAL_DMA_IRQHandler+0x224>)
 8001f8a:	4283      	cmp	r3, r0
 8001f8c:	d02a      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001f8e:	3018      	adds	r0, #24
 8001f90:	4283      	cmp	r3, r0
 8001f92:	d027      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001f94:	3018      	adds	r0, #24
 8001f96:	4283      	cmp	r3, r0
 8001f98:	d024      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001f9a:	3018      	adds	r0, #24
 8001f9c:	4283      	cmp	r3, r0
 8001f9e:	d021      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fa0:	3018      	adds	r0, #24
 8001fa2:	4283      	cmp	r3, r0
 8001fa4:	d01e      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fa6:	3018      	adds	r0, #24
 8001fa8:	4283      	cmp	r3, r0
 8001faa:	d01b      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fac:	3018      	adds	r0, #24
 8001fae:	4283      	cmp	r3, r0
 8001fb0:	d018      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fb2:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8001fb6:	4283      	cmp	r3, r0
 8001fb8:	d014      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fba:	3018      	adds	r0, #24
 8001fbc:	4283      	cmp	r3, r0
 8001fbe:	d011      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fc0:	3018      	adds	r0, #24
 8001fc2:	4283      	cmp	r3, r0
 8001fc4:	d00e      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fc6:	3018      	adds	r0, #24
 8001fc8:	4283      	cmp	r3, r0
 8001fca:	d00b      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fcc:	3018      	adds	r0, #24
 8001fce:	4283      	cmp	r3, r0
 8001fd0:	d008      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fd2:	3018      	adds	r0, #24
 8001fd4:	4283      	cmp	r3, r0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fd8:	3018      	adds	r0, #24
 8001fda:	4283      	cmp	r3, r0
 8001fdc:	d002      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x1ac>
 8001fde:	3018      	adds	r0, #24
 8001fe0:	4283      	cmp	r3, r0
 8001fe2:	d132      	bne.n	800204a <HAL_DMA_IRQHandler+0x212>
 8001fe4:	6818      	ldr	r0, [r3, #0]
 8001fe6:	f010 0f10 	tst.w	r0, #16
 8001fea:	d045      	beq.n	8002078 <HAL_DMA_IRQHandler+0x240>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001fec:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fee:	f894 1035 	ldrb.w	r1, [r4, #53]	@ 0x35
 8001ff2:	2904      	cmp	r1, #4
 8001ff4:	d136      	bne.n	8002064 <HAL_DMA_IRQHandler+0x22c>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ff6:	6819      	ldr	r1, [r3, #0]
 8001ff8:	f021 0116 	bic.w	r1, r1, #22
 8001ffc:	6019      	str	r1, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001ffe:	6959      	ldr	r1, [r3, #20]
 8002000:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8002004:	6159      	str	r1, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002006:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002008:	b909      	cbnz	r1, 800200e <HAL_DMA_IRQHandler+0x1d6>
 800200a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800200c:	b119      	cbz	r1, 8002016 <HAL_DMA_IRQHandler+0x1de>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800200e:	6819      	ldr	r1, [r3, #0]
 8002010:	f021 0108 	bic.w	r1, r1, #8
 8002014:	6019      	str	r1, [r3, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002016:	233f      	movs	r3, #63	@ 0x3f
 8002018:	4093      	lsls	r3, r2
 800201a:	60ab      	str	r3, [r5, #8]
          hdma->State = HAL_DMA_STATE_READY;
 800201c:	2301      	movs	r3, #1
 800201e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002022:	2300      	movs	r3, #0
 8002024:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8002028:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      if (hdma->XferErrorCallback != NULL)
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 8098 	beq.w	8002160 <HAL_DMA_IRQHandler+0x328>
        hdma->XferErrorCallback(hdma);
 8002030:	4620      	mov	r0, r4
}
 8002032:	b002      	add	sp, #8
 8002034:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8002038:	4718      	bx	r3
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	05d2      	lsls	r2, r2, #23
 800203e:	d492      	bmi.n	8001f66 <HAL_DMA_IRQHandler+0x12e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	f022 0208 	bic.w	r2, r2, #8
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	e78d      	b.n	8001f66 <HAL_DMA_IRQHandler+0x12e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800204a:	6818      	ldr	r0, [r3, #0]
 800204c:	f010 0f02 	tst.w	r0, #2
 8002050:	e7cb      	b.n	8001fea <HAL_DMA_IRQHandler+0x1b2>
 8002052:	bf00      	nop
 8002054:	24000004 	.word	0x24000004
 8002058:	40020010 	.word	0x40020010
 800205c:	40020028 	.word	0x40020028
 8002060:	58025408 	.word	0x58025408
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	0350      	lsls	r0, r2, #13
 8002068:	d543      	bpl.n	80020f2 <HAL_DMA_IRQHandler+0x2ba>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	0319      	lsls	r1, r3, #12
 800206e:	d44d      	bmi.n	800210c <HAL_DMA_IRQHandler+0x2d4>
            if(hdma->XferM1CpltCallback != NULL)
 8002070:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          if(hdma->XferCpltCallback != NULL)
 8002072:	b10b      	cbz	r3, 8002078 <HAL_DMA_IRQHandler+0x240>
            hdma->XferCpltCallback(hdma);
 8002074:	4620      	mov	r0, r4
 8002076:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002078:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800207a:	2b00      	cmp	r3, #0
 800207c:	d070      	beq.n	8002160 <HAL_DMA_IRQHandler+0x328>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800207e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002080:	07da      	lsls	r2, r3, #31
 8002082:	d54f      	bpl.n	8002124 <HAL_DMA_IRQHandler+0x2ec>
        hdma->State = HAL_DMA_STATE_ABORT;
 8002084:	2304      	movs	r3, #4
 8002086:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_DMA_DISABLE(hdma);
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	42bb      	cmp	r3, r7
 800208e:	d01e      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 8002090:	4a4f      	ldr	r2, [pc, #316]	@ (80021d0 <HAL_DMA_IRQHandler+0x398>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d01b      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 8002096:	3218      	adds	r2, #24
 8002098:	4293      	cmp	r3, r2
 800209a:	d018      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 800209c:	3218      	adds	r2, #24
 800209e:	4293      	cmp	r3, r2
 80020a0:	d015      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020a2:	3218      	adds	r2, #24
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d012      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020a8:	3218      	adds	r2, #24
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00f      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020ae:	3218      	adds	r2, #24
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d00c      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020b4:	3218      	adds	r2, #24
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d009      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020ba:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80020be:	4293      	cmp	r3, r2
 80020c0:	d005      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020c2:	3218      	adds	r2, #24
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d002      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020c8:	3218      	adds	r2, #24
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d0ff      	beq.n	80020ce <HAL_DMA_IRQHandler+0x296>
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	f022 0201 	bic.w	r2, r2, #1
 80020d4:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020d6:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80020da:	fbb6 f6f2 	udiv	r6, r6, r2
          if (++count > timeout)
 80020de:	9a01      	ldr	r2, [sp, #4]
 80020e0:	3201      	adds	r2, #1
 80020e2:	42b2      	cmp	r2, r6
 80020e4:	9201      	str	r2, [sp, #4]
 80020e6:	d913      	bls.n	8002110 <HAL_DMA_IRQHandler+0x2d8>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	07db      	lsls	r3, r3, #31
 80020ec:	d414      	bmi.n	8002118 <HAL_DMA_IRQHandler+0x2e0>
          hdma->State = HAL_DMA_STATE_READY;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e013      	b.n	800211a <HAL_DMA_IRQHandler+0x2e2>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 80020f8:	d108      	bne.n	800210c <HAL_DMA_IRQHandler+0x2d4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80020fa:	6819      	ldr	r1, [r3, #0]
 80020fc:	f021 0110 	bic.w	r1, r1, #16
 8002100:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8002102:	2301      	movs	r3, #1
            __HAL_UNLOCK(hdma);
 8002104:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8002108:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          if(hdma->XferCpltCallback != NULL)
 800210c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800210e:	e7b0      	b.n	8002072 <HAL_DMA_IRQHandler+0x23a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	07d7      	lsls	r7, r2, #31
 8002114:	d4e3      	bmi.n	80020de <HAL_DMA_IRQHandler+0x2a6>
 8002116:	e7e7      	b.n	80020e8 <HAL_DMA_IRQHandler+0x2b0>
          hdma->State = HAL_DMA_STATE_ERROR;
 8002118:	2303      	movs	r3, #3
      hdma->State = HAL_DMA_STATE_READY;
 800211a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 800211e:	2300      	movs	r3, #0
 8002120:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if (hdma->XferErrorCallback != NULL)
 8002124:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002126:	e780      	b.n	800202a <HAL_DMA_IRQHandler+0x1f2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002128:	4a2a      	ldr	r2, [pc, #168]	@ (80021d4 <HAL_DMA_IRQHandler+0x39c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	f43f aec6 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x84>
 8002130:	3214      	adds	r2, #20
 8002132:	4293      	cmp	r3, r2
 8002134:	f43f aec2 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x84>
 8002138:	3214      	adds	r2, #20
 800213a:	4293      	cmp	r3, r2
 800213c:	f43f aebe 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x84>
 8002140:	3214      	adds	r2, #20
 8002142:	4293      	cmp	r3, r2
 8002144:	f43f aeba 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x84>
 8002148:	3214      	adds	r2, #20
 800214a:	4293      	cmp	r3, r2
 800214c:	f43f aeb6 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x84>
 8002150:	3214      	adds	r2, #20
 8002152:	4293      	cmp	r3, r2
 8002154:	f43f aeb2 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x84>
 8002158:	3214      	adds	r2, #20
 800215a:	4293      	cmp	r3, r2
 800215c:	f43f aeae 	beq.w	8001ebc <HAL_DMA_IRQHandler+0x84>
}
 8002160:	b002      	add	sp, #8
 8002162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002166:	0697      	lsls	r7, r2, #26
 8002168:	d403      	bmi.n	8002172 <HAL_DMA_IRQHandler+0x33a>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	f022 0204 	bic.w	r2, r2, #4
 8002170:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8002172:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002174:	e759      	b.n	800202a <HAL_DMA_IRQHandler+0x1f2>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002176:	2002      	movs	r0, #2
 8002178:	4088      	lsls	r0, r1
 800217a:	ea10 0f0c 	tst.w	r0, ip
 800217e:	d016      	beq.n	80021ae <HAL_DMA_IRQHandler+0x376>
 8002180:	0796      	lsls	r6, r2, #30
 8002182:	d514      	bpl.n	80021ae <HAL_DMA_IRQHandler+0x376>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002184:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002186:	0410      	lsls	r0, r2, #16
 8002188:	d503      	bpl.n	8002192 <HAL_DMA_IRQHandler+0x35a>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800218a:	03d1      	lsls	r1, r2, #15
 800218c:	d40d      	bmi.n	80021aa <HAL_DMA_IRQHandler+0x372>
          if(hdma->XferM1CpltCallback != NULL)
 800218e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002190:	e74b      	b.n	800202a <HAL_DMA_IRQHandler+0x1f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002192:	f012 0220 	ands.w	r2, r2, #32
 8002196:	d108      	bne.n	80021aa <HAL_DMA_IRQHandler+0x372>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002198:	6819      	ldr	r1, [r3, #0]
 800219a:	f021 010a 	bic.w	r1, r1, #10
 800219e:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80021a0:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80021a2:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80021a6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        if(hdma->XferCpltCallback != NULL)
 80021aa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80021ac:	e73d      	b.n	800202a <HAL_DMA_IRQHandler+0x1f2>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80021ae:	2008      	movs	r0, #8
 80021b0:	4088      	lsls	r0, r1
 80021b2:	ea10 0f0c 	tst.w	r0, ip
 80021b6:	d0d3      	beq.n	8002160 <HAL_DMA_IRQHandler+0x328>
 80021b8:	0712      	lsls	r2, r2, #28
 80021ba:	d5d1      	bpl.n	8002160 <HAL_DMA_IRQHandler+0x328>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	f022 020e 	bic.w	r2, r2, #14
 80021c2:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80021c4:	2301      	movs	r3, #1
 80021c6:	fa03 f101 	lsl.w	r1, r3, r1
 80021ca:	6069      	str	r1, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80021cc:	6563      	str	r3, [r4, #84]	@ 0x54
 80021ce:	e7a4      	b.n	800211a <HAL_DMA_IRQHandler+0x2e2>
 80021d0:	40020028 	.word	0x40020028
 80021d4:	5802541c 	.word	0x5802541c

080021d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80021d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 80021dc:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021de:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 80023a4 <HAL_GPIO_Init+0x1cc>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021e2:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80021e6:	680a      	ldr	r2, [r1, #0]
 80021e8:	fa32 f503 	lsrs.w	r5, r2, r3
 80021ec:	d102      	bne.n	80021f4 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 80021ee:	b003      	add	sp, #12
 80021f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021f4:	2501      	movs	r5, #1
 80021f6:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 80021fa:	ea18 0202 	ands.w	r2, r8, r2
 80021fe:	f000 80bb 	beq.w	8002378 <HAL_GPIO_Init+0x1a0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002202:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002204:	2703      	movs	r7, #3
 8002206:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800220a:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800220e:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002212:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002214:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002218:	2f01      	cmp	r7, #1
 800221a:	d834      	bhi.n	8002286 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 800221c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800221e:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002222:	68cf      	ldr	r7, [r1, #12]
 8002224:	fa07 f70e 	lsl.w	r7, r7, lr
 8002228:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800222c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800222e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002230:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002234:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8002238:	409f      	lsls	r7, r3
 800223a:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 800223e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8002240:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002242:	2d02      	cmp	r5, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002244:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002248:	688f      	ldr	r7, [r1, #8]
 800224a:	fa07 f70e 	lsl.w	r7, r7, lr
 800224e:	ea47 0708 	orr.w	r7, r7, r8
      GPIOx->PUPDR = temp;
 8002252:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002254:	d119      	bne.n	800228a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 8002256:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800225a:	f003 0a07 	and.w	sl, r3, #7
 800225e:	f04f 0b0f 	mov.w	fp, #15
 8002262:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8002266:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 800226a:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800226e:	fa0b fb0a 	lsl.w	fp, fp, sl
 8002272:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002276:	690f      	ldr	r7, [r1, #16]
 8002278:	fa07 f70a 	lsl.w	r7, r7, sl
 800227c:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8002280:	f8c8 7020 	str.w	r7, [r8, #32]
 8002284:	e001      	b.n	800228a <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002286:	2d03      	cmp	r5, #3
 8002288:	d1da      	bne.n	8002240 <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 800228a:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800228c:	fa05 f50e 	lsl.w	r5, r5, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002290:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002294:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002298:	ea45 0507 	orr.w	r5, r5, r7
      GPIOx->MODER = temp;
 800229c:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800229e:	d06b      	beq.n	8002378 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a0:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 80022a4:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022a8:	f003 0c03 	and.w	ip, r3, #3
 80022ac:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b0:	f045 0502 	orr.w	r5, r5, #2
 80022b4:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022b8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022bc:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 80022c0:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80022c4:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022c8:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022cc:	f005 0502 	and.w	r5, r5, #2
 80022d0:	9501      	str	r5, [sp, #4]
 80022d2:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80022d4:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022d6:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022da:	4d31      	ldr	r5, [pc, #196]	@ (80023a0 <HAL_GPIO_Init+0x1c8>)
 80022dc:	42a8      	cmp	r0, r5
 80022de:	d04d      	beq.n	800237c <HAL_GPIO_Init+0x1a4>
 80022e0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022e4:	42a8      	cmp	r0, r5
 80022e6:	d04b      	beq.n	8002380 <HAL_GPIO_Init+0x1a8>
 80022e8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022ec:	42a8      	cmp	r0, r5
 80022ee:	d049      	beq.n	8002384 <HAL_GPIO_Init+0x1ac>
 80022f0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022f4:	42a8      	cmp	r0, r5
 80022f6:	d047      	beq.n	8002388 <HAL_GPIO_Init+0x1b0>
 80022f8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80022fc:	42a8      	cmp	r0, r5
 80022fe:	d045      	beq.n	800238c <HAL_GPIO_Init+0x1b4>
 8002300:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002304:	42a8      	cmp	r0, r5
 8002306:	d043      	beq.n	8002390 <HAL_GPIO_Init+0x1b8>
 8002308:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800230c:	42a8      	cmp	r0, r5
 800230e:	d041      	beq.n	8002394 <HAL_GPIO_Init+0x1bc>
 8002310:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002314:	42a8      	cmp	r0, r5
 8002316:	d03f      	beq.n	8002398 <HAL_GPIO_Init+0x1c0>
 8002318:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800231c:	42a8      	cmp	r0, r5
 800231e:	d03d      	beq.n	800239c <HAL_GPIO_Init+0x1c4>
 8002320:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002324:	42a8      	cmp	r0, r5
 8002326:	bf14      	ite	ne
 8002328:	250a      	movne	r5, #10
 800232a:	2509      	moveq	r5, #9
 800232c:	fa05 f50c 	lsl.w	r5, r5, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002330:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002334:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002338:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 800233a:	ea6f 0702 	mvn.w	r7, r2
        temp = EXTI->RTSR1;
 800233e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8002340:	bf0c      	ite	eq
 8002342:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8002344:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002346:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        EXTI->RTSR1 = temp;
 800234a:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 800234c:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
 800234e:	bf0c      	ite	eq
 8002350:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8002352:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002354:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        EXTI->FTSR1 = temp;
 8002358:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 800235a:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        temp &= ~(iocurrent);
 800235e:	bf0c      	ite	eq
 8002360:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8002362:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002364:	03f6      	lsls	r6, r6, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8002366:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800236a:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        temp &= ~(iocurrent);
 800236e:	bf54      	ite	pl
 8002370:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8002372:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8002374:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 8002378:	3301      	adds	r3, #1
 800237a:	e734      	b.n	80021e6 <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800237c:	2500      	movs	r5, #0
 800237e:	e7d5      	b.n	800232c <HAL_GPIO_Init+0x154>
 8002380:	2501      	movs	r5, #1
 8002382:	e7d3      	b.n	800232c <HAL_GPIO_Init+0x154>
 8002384:	2502      	movs	r5, #2
 8002386:	e7d1      	b.n	800232c <HAL_GPIO_Init+0x154>
 8002388:	2503      	movs	r5, #3
 800238a:	e7cf      	b.n	800232c <HAL_GPIO_Init+0x154>
 800238c:	2504      	movs	r5, #4
 800238e:	e7cd      	b.n	800232c <HAL_GPIO_Init+0x154>
 8002390:	2505      	movs	r5, #5
 8002392:	e7cb      	b.n	800232c <HAL_GPIO_Init+0x154>
 8002394:	2506      	movs	r5, #6
 8002396:	e7c9      	b.n	800232c <HAL_GPIO_Init+0x154>
 8002398:	2507      	movs	r5, #7
 800239a:	e7c7      	b.n	800232c <HAL_GPIO_Init+0x154>
 800239c:	2508      	movs	r5, #8
 800239e:	e7c5      	b.n	800232c <HAL_GPIO_Init+0x154>
 80023a0:	58020000 	.word	0x58020000
 80023a4:	58024400 	.word	0x58024400

080023a8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80023a8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80023aa:	4604      	mov	r4, r0
 80023ac:	2800      	cmp	r0, #0
 80023ae:	d054      	beq.n	800245a <HAL_I2S_Init+0xb2>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80023b0:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 80023b4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80023b8:	b91b      	cbnz	r3, 80023c2 <HAL_I2S_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80023ba:	f880 204c 	strb.w	r2, [r0, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80023be:	f7fe fce1 	bl	8000d84 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80023c2:	2302      	movs	r3, #2

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 80023c4:	6822      	ldr	r2, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 80023c6:	f884 304d 	strb.w	r3, [r4, #77]	@ 0x4d
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 80023ca:	6813      	ldr	r3, [r2, #0]
 80023cc:	07d8      	lsls	r0, r3, #31
 80023ce:	d503      	bpl.n	80023d8 <HAL_I2S_Init+0x30>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80023d0:	6813      	ldr	r3, [r2, #0]
 80023d2:	f023 0301 	bic.w	r3, r3, #1
 80023d6:	6013      	str	r3, [r2, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80023d8:	6861      	ldr	r1, [r4, #4]
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 80023da:	2300      	movs	r3, #0
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80023dc:	68e0      	ldr	r0, [r4, #12]
 80023de:	290a      	cmp	r1, #10
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 80023e0:	6513      	str	r3, [r2, #80]	@ 0x50
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80023e2:	d84a      	bhi.n	800247a <HAL_I2S_Init+0xd2>
 80023e4:	f44f 628a 	mov.w	r2, #1104	@ 0x450
 80023e8:	40ca      	lsrs	r2, r1
 80023ea:	07d1      	lsls	r1, r2, #31
 80023ec:	d545      	bpl.n	800247a <HAL_I2S_Init+0xd2>
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80023ee:	6962      	ldr	r2, [r4, #20]
 80023f0:	2a02      	cmp	r2, #2
 80023f2:	d037      	beq.n	8002464 <HAL_I2S_Init+0xbc>
        /* Channel length is 16 bits */
        packetlength = 1UL;
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80023f4:	68a5      	ldr	r5, [r4, #8]
        packetlength = 2UL;
 80023f6:	4298      	cmp	r0, r3
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 80023f8:	f04f 0100 	mov.w	r1, #0
 80023fc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002400:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
        packetlength = 2UL;
 8002404:	bf14      	ite	ne
 8002406:	2602      	movne	r6, #2
 8002408:	2601      	moveq	r6, #1
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 800240a:	f1a5 0230 	sub.w	r2, r5, #48	@ 0x30
 800240e:	4255      	negs	r5, r2
 8002410:	4155      	adcs	r5, r2
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8002412:	f001 fdd7 	bl	8003fc4 <HAL_RCCEx_GetPeriphCLKFreq>
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002416:	6923      	ldr	r3, [r4, #16]
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002418:	210a      	movs	r1, #10
 800241a:	6962      	ldr	r2, [r4, #20]
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800241c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002420:	bf15      	itete	ne
 8002422:	2320      	movne	r3, #32
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002424:	f44f 7380 	moveq.w	r3, #256	@ 0x100
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002428:	40eb      	lsrne	r3, r5
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800242a:	40eb      	lsreq	r3, r5
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800242c:	bf18      	it	ne
 800242e:	4373      	mulne	r3, r6
 8002430:	fbb0 f3f3 	udiv	r3, r0, r3
 8002434:	434b      	muls	r3, r1
 8002436:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800243a:	220a      	movs	r2, #10
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800243c:	3305      	adds	r3, #5
      tmp = tmp / 10UL;
 800243e:	fbb3 f3f2 	udiv	r3, r3, r2

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8002442:	085a      	lsrs	r2, r3, #1
      i2sdiv = 2UL;
      i2sodd = 0UL;
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8002444:	f013 0301 	ands.w	r3, r3, #1
 8002448:	d001      	beq.n	800244e <HAL_I2S_Init+0xa6>
 800244a:	2a01      	cmp	r2, #1
 800244c:	d001      	beq.n	8002452 <HAL_I2S_Init+0xaa>
 800244e:	2aff      	cmp	r2, #255	@ 0xff
 8002450:	d905      	bls.n	800245e <HAL_I2S_Init+0xb6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002452:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002454:	f043 0310 	orr.w	r3, r3, #16
 8002458:	6523      	str	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 800245a:	2001      	movs	r0, #1

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 800245c:	bd70      	pop	{r4, r5, r6, pc}
      i2sodd = 1UL;
 800245e:	2a00      	cmp	r2, #0
 8002460:	bf08      	it	eq
 8002462:	2301      	moveq	r3, #1
    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8002464:	6820      	ldr	r0, [r4, #0]
 8002466:	061b      	lsls	r3, r3, #24
 8002468:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800246a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800246e:	f021 72ff 	bic.w	r2, r1, #33423360	@ 0x1fe0000
 8002472:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002476:	4313      	orrs	r3, r2
 8002478:	6503      	str	r3, [r0, #80]	@ 0x50
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 800247a:	6822      	ldr	r2, [r4, #0]
 800247c:	481d      	ldr	r0, [pc, #116]	@ (80024f4 <HAL_I2S_Init+0x14c>)
 800247e:	6d15      	ldr	r5, [r2, #80]	@ 0x50
 8002480:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
 8002484:	4028      	ands	r0, r5
 8002486:	430b      	orrs	r3, r1
 8002488:	290a      	cmp	r1, #10
 800248a:	ea43 0300 	orr.w	r3, r3, r0
 800248e:	68e0      	ldr	r0, [r4, #12]
 8002490:	ea43 0300 	orr.w	r3, r3, r0
 8002494:	69a0      	ldr	r0, [r4, #24]
 8002496:	ea43 0300 	orr.w	r3, r3, r0
 800249a:	6a20      	ldr	r0, [r4, #32]
 800249c:	ea43 0300 	orr.w	r3, r3, r0
 80024a0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80024a2:	ea43 0300 	orr.w	r3, r3, r0
 80024a6:	6920      	ldr	r0, [r4, #16]
 80024a8:	ea43 0300 	orr.w	r3, r3, r0
  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 80024ac:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 80024ae:	f043 0301 	orr.w	r3, r3, #1
 80024b2:	6513      	str	r3, [r2, #80]	@ 0x50
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 80024b4:	f640 73f8 	movw	r3, #4088	@ 0xff8
 80024b8:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 80024ba:	6813      	ldr	r3, [r2, #0]
 80024bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024c0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 80024c2:	68d3      	ldr	r3, [r2, #12]
 80024c4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024c8:	ea43 0300 	orr.w	r3, r3, r0
 80024cc:	60d3      	str	r3, [r2, #12]
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80024ce:	d80a      	bhi.n	80024e6 <HAL_I2S_Init+0x13e>
 80024d0:	f44f 638a 	mov.w	r3, #1104	@ 0x450
 80024d4:	40cb      	lsrs	r3, r1
 80024d6:	07db      	lsls	r3, r3, #31
 80024d8:	d505      	bpl.n	80024e6 <HAL_I2S_Init+0x13e>
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 80024da:	68d3      	ldr	r3, [r2, #12]
 80024dc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80024de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024e2:	430b      	orrs	r3, r1
 80024e4:	60d3      	str	r3, [r2, #12]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80024e6:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80024e8:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80024ea:	6520      	str	r0, [r4, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 80024ec:	f884 304d 	strb.w	r3, [r4, #77]	@ 0x4d
  return HAL_OK;
 80024f0:	e7b4      	b.n	800245c <HAL_I2S_Init+0xb4>
 80024f2:	bf00      	nop
 80024f4:	fdff9040 	.word	0xfdff9040

080024f8 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80024f8:	4613      	mov	r3, r2
  HAL_StatusTypeDef errorcode = HAL_OK;

  if ((pData == NULL) || (Size == 0UL))
 80024fa:	460a      	mov	r2, r1
{
 80024fc:	b570      	push	{r4, r5, r6, lr}
 80024fe:	4604      	mov	r4, r0
  if ((pData == NULL) || (Size == 0UL))
 8002500:	2900      	cmp	r1, #0
 8002502:	d02c      	beq.n	800255e <HAL_I2S_Receive_DMA+0x66>
 8002504:	b35b      	cbz	r3, 800255e <HAL_I2S_Receive_DMA+0x66>
  {
    return HAL_ERROR;
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002506:	f890 104d 	ldrb.w	r1, [r0, #77]	@ 0x4d
 800250a:	2901      	cmp	r1, #1
 800250c:	b2ce      	uxtb	r6, r1
 800250e:	d13f      	bne.n	8002590 <HAL_I2S_Receive_DMA+0x98>
  {
    return HAL_BUSY;
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002510:	f890 104c 	ldrb.w	r1, [r0, #76]	@ 0x4c
 8002514:	2901      	cmp	r1, #1
 8002516:	d03b      	beq.n	8002590 <HAL_I2S_Receive_DMA+0x98>

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8002518:	2500      	movs	r5, #0
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 800251a:	2104      	movs	r1, #4
  __HAL_LOCK(hi2s);
 800251c:	f880 604c 	strb.w	r6, [r0, #76]	@ 0x4c
  hi2s->pRxBuffPtr  = pData;
 8002520:	6342      	str	r2, [r0, #52]	@ 0x34
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8002522:	f880 104d 	strb.w	r1, [r0, #77]	@ 0x4d
  hi2s->RxXferSize  = Size;
  hi2s->RxXferCount = Size;

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 8002526:	62c5      	str	r5, [r0, #44]	@ 0x2c
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8002528:	6505      	str	r5, [r0, #80]	@ 0x50
  hi2s->RxXferSize  = Size;
 800252a:	8703      	strh	r3, [r0, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 800252c:	8743      	strh	r3, [r0, #58]	@ 0x3a
  hi2s->TxXferSize  = (uint16_t)0UL;
 800252e:	8605      	strh	r5, [r0, #48]	@ 0x30
  hi2s->TxXferCount = (uint16_t)0UL;


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002530:	4b18      	ldr	r3, [pc, #96]	@ (8002594 <HAL_I2S_Receive_DMA+0x9c>)
  hi2s->TxXferCount = (uint16_t)0UL;
 8002532:	8645      	strh	r5, [r0, #50]	@ 0x32
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002534:	6c80      	ldr	r0, [r0, #72]	@ 0x48

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002536:	6821      	ldr	r1, [r4, #0]
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002538:	6403      	str	r3, [r0, #64]	@ 0x40
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800253a:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <HAL_I2S_Receive_DMA+0xa0>)
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 800253c:	3130      	adds	r1, #48	@ 0x30
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800253e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002540:	4b16      	ldr	r3, [pc, #88]	@ (800259c <HAL_I2S_Receive_DMA+0xa4>)
 8002542:	64c3      	str	r3, [r0, #76]	@ 0x4c
                                 hi2s->RxXferCount))
 8002544:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002546:	b29b      	uxth	r3, r3
 8002548:	f7ff fb8a 	bl	8001c60 <HAL_DMA_Start_IT>
 800254c:	b148      	cbz	r0, 8002562 <HAL_I2S_Receive_DMA+0x6a>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800254e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002550:	f043 0308 	orr.w	r3, r3, #8
 8002554:	6523      	str	r3, [r4, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8002556:	f884 604d 	strb.w	r6, [r4, #77]	@ 0x4d
    errorcode = HAL_ERROR;
    __HAL_UNLOCK(hi2s);
 800255a:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
    return HAL_ERROR;
 800255e:	2001      	movs	r0, #1
  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);

  __HAL_UNLOCK(hi2s);
  return errorcode;
}
 8002560:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8002562:	6823      	ldr	r3, [r4, #0]
 8002564:	689a      	ldr	r2, [r3, #8]
 8002566:	0451      	lsls	r1, r2, #17
 8002568:	d403      	bmi.n	8002572 <HAL_I2S_Receive_DMA+0x7a>
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002570:	609a      	str	r2, [r3, #8]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	07d2      	lsls	r2, r2, #31
 8002576:	d403      	bmi.n	8002580 <HAL_I2S_Receive_DMA+0x88>
    __HAL_I2S_ENABLE(hi2s);
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	f042 0201 	orr.w	r2, r2, #1
 800257e:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002586:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hi2s);
 8002588:	2300      	movs	r3, #0
 800258a:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  return errorcode;
 800258e:	e7e7      	b.n	8002560 <HAL_I2S_Receive_DMA+0x68>
    return HAL_BUSY;
 8002590:	2002      	movs	r0, #2
 8002592:	e7e5      	b.n	8002560 <HAL_I2S_Receive_DMA+0x68>
 8002594:	080025a1 	.word	0x080025a1
 8002598:	080025ab 	.word	0x080025ab
 800259c:	080025cf 	.word	0x080025cf

080025a0 <I2S_DMARxHalfCplt>:

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80025a0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 80025a2:	b508      	push	{r3, lr}
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80025a4:	f7fe fab8 	bl	8000b18 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80025a8:	bd08      	pop	{r3, pc}

080025aa <I2S_DMARxCplt>:
{
 80025aa:	b508      	push	{r3, lr}
 80025ac:	4603      	mov	r3, r0
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025ae:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	b942      	cbnz	r2, 80025c6 <I2S_DMARxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 80025b4:	6801      	ldr	r1, [r0, #0]
 80025b6:	688b      	ldr	r3, [r1, #8]
 80025b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025bc:	608b      	str	r3, [r1, #8]
    hi2s->State = HAL_I2S_STATE_READY;
 80025be:	2301      	movs	r3, #1
    hi2s->RxXferCount = (uint16_t)0UL;
 80025c0:	8742      	strh	r2, [r0, #58]	@ 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 80025c2:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
  HAL_I2S_RxCpltCallback(hi2s);
 80025c6:	f7fe fac3 	bl	8000b50 <HAL_I2S_RxCpltCallback>
}
 80025ca:	bd08      	pop	{r3, pc}

080025cc <HAL_I2S_ErrorCallback>:
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
 80025cc:	4770      	bx	lr

080025ce <I2S_DMAError>:
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025ce:	6b80      	ldr	r0, [r0, #56]	@ 0x38

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 80025d0:	6802      	ldr	r2, [r0, #0]
{
 80025d2:	b508      	push	{r3, lr}
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 80025d4:	6893      	ldr	r3, [r2, #8]
 80025d6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80025da:	6093      	str	r3, [r2, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 80025dc:	2300      	movs	r3, #0
 80025de:	8643      	strh	r3, [r0, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 80025e0:	8743      	strh	r3, [r0, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 80025e2:	2301      	movs	r3, #1
 80025e4:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80025e8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80025ea:	f043 0308 	orr.w	r3, r3, #8
 80025ee:	6503      	str	r3, [r0, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80025f0:	f7ff ffec 	bl	80025cc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80025f4:	bd08      	pop	{r3, pc}
	...

080025f8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80025f8:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80025fa:	4c10      	ldr	r4, [pc, #64]	@ (800263c <HAL_PWREx_ConfigSupply+0x44>)
 80025fc:	68e3      	ldr	r3, [r4, #12]
 80025fe:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002602:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002604:	d105      	bne.n	8002612 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	1a18      	subs	r0, r3, r0
 800260c:	bf18      	it	ne
 800260e:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8002610:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002612:	f023 0307 	bic.w	r3, r3, #7
 8002616:	4318      	orrs	r0, r3
 8002618:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 800261a:	f7fe ff4d 	bl	80014b8 <HAL_GetTick>
 800261e:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002620:	6863      	ldr	r3, [r4, #4]
 8002622:	049b      	lsls	r3, r3, #18
 8002624:	d501      	bpl.n	800262a <HAL_PWREx_ConfigSupply+0x32>
      return HAL_OK;
 8002626:	2000      	movs	r0, #0
 8002628:	e7f2      	b.n	8002610 <HAL_PWREx_ConfigSupply+0x18>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800262a:	f7fe ff45 	bl	80014b8 <HAL_GetTick>
 800262e:	1b40      	subs	r0, r0, r5
 8002630:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002634:	d9f4      	bls.n	8002620 <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 8002636:	2001      	movs	r0, #1
 8002638:	e7ea      	b.n	8002610 <HAL_PWREx_ConfigSupply+0x18>
 800263a:	bf00      	nop
 800263c:	58024800 	.word	0x58024800

08002640 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002642:	4604      	mov	r4, r0
 8002644:	2800      	cmp	r0, #0
 8002646:	d074      	beq.n	8002732 <HAL_RCC_OscConfig+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002648:	6803      	ldr	r3, [r0, #0]
 800264a:	07d8      	lsls	r0, r3, #31
 800264c:	d45e      	bmi.n	800270c <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800264e:	6823      	ldr	r3, [r4, #0]
 8002650:	0799      	lsls	r1, r3, #30
 8002652:	f100 80ad 	bmi.w	80027b0 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002656:	6823      	ldr	r3, [r4, #0]
 8002658:	06da      	lsls	r2, r3, #27
 800265a:	d527      	bpl.n	80026ac <HAL_RCC_OscConfig+0x6c>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800265c:	4a9c      	ldr	r2, [pc, #624]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 800265e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002660:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002662:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002666:	2b08      	cmp	r3, #8
 8002668:	d007      	beq.n	800267a <HAL_RCC_OscConfig+0x3a>
 800266a:	2b18      	cmp	r3, #24
 800266c:	f040 8103 	bne.w	8002876 <HAL_RCC_OscConfig+0x236>
 8002670:	f001 0303 	and.w	r3, r1, #3
 8002674:	2b01      	cmp	r3, #1
 8002676:	f040 80fe 	bne.w	8002876 <HAL_RCC_OscConfig+0x236>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800267a:	6813      	ldr	r3, [r2, #0]
 800267c:	05db      	lsls	r3, r3, #23
 800267e:	d502      	bpl.n	8002686 <HAL_RCC_OscConfig+0x46>
 8002680:	69e3      	ldr	r3, [r4, #28]
 8002682:	2b80      	cmp	r3, #128	@ 0x80
 8002684:	d155      	bne.n	8002732 <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002686:	f7fe ff33 	bl	80014f0 <HAL_GetREVID>
 800268a:	f241 0303 	movw	r3, #4099	@ 0x1003
 800268e:	6a21      	ldr	r1, [r4, #32]
 8002690:	4298      	cmp	r0, r3
 8002692:	4b8f      	ldr	r3, [pc, #572]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 8002694:	f200 80e8 	bhi.w	8002868 <HAL_RCC_OscConfig+0x228>
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	2920      	cmp	r1, #32
 800269c:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 80026a0:	bf0c      	ite	eq
 80026a2:	f042 4280 	orreq.w	r2, r2, #1073741824	@ 0x40000000
 80026a6:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 80026aa:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	0719      	lsls	r1, r3, #28
 80026b0:	f100 8123 	bmi.w	80028fa <HAL_RCC_OscConfig+0x2ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026b4:	6823      	ldr	r3, [r4, #0]
 80026b6:	069a      	lsls	r2, r3, #26
 80026b8:	f100 8144 	bmi.w	8002944 <HAL_RCC_OscConfig+0x304>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026bc:	6823      	ldr	r3, [r4, #0]
 80026be:	075d      	lsls	r5, r3, #29
 80026c0:	d51e      	bpl.n	8002700 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026c2:	4d84      	ldr	r5, [pc, #528]	@ (80028d4 <HAL_RCC_OscConfig+0x294>)
 80026c4:	682b      	ldr	r3, [r5, #0]
 80026c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026ca:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026cc:	f7fe fef4 	bl	80014b8 <HAL_GetTick>
 80026d0:	4606      	mov	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80026d2:	682b      	ldr	r3, [r5, #0]
 80026d4:	05da      	lsls	r2, r3, #23
 80026d6:	f140 815a 	bpl.w	800298e <HAL_RCC_OscConfig+0x34e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026da:	68a3      	ldr	r3, [r4, #8]
 80026dc:	4d7c      	ldr	r5, [pc, #496]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 80026de:	2b01      	cmp	r3, #1
 80026e0:	f040 815c 	bne.w	800299c <HAL_RCC_OscConfig+0x35c>
 80026e4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ec:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80026f0:	f7fe fee2 	bl	80014b8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026f4:	4e76      	ldr	r6, [pc, #472]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 80026f6:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026f8:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80026fa:	079b      	lsls	r3, r3, #30
 80026fc:	f140 8174 	bpl.w	80029e8 <HAL_RCC_OscConfig+0x3a8>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002700:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002702:	2900      	cmp	r1, #0
 8002704:	f040 8177 	bne.w	80029f6 <HAL_RCC_OscConfig+0x3b6>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8002708:	2000      	movs	r0, #0
 800270a:	e02b      	b.n	8002764 <HAL_RCC_OscConfig+0x124>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270c:	4a70      	ldr	r2, [pc, #448]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 800270e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002710:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002712:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002716:	2b10      	cmp	r3, #16
 8002718:	d005      	beq.n	8002726 <HAL_RCC_OscConfig+0xe6>
 800271a:	2b18      	cmp	r3, #24
 800271c:	d10b      	bne.n	8002736 <HAL_RCC_OscConfig+0xf6>
 800271e:	f001 0303 	and.w	r3, r1, #3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d107      	bne.n	8002736 <HAL_RCC_OscConfig+0xf6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002726:	6813      	ldr	r3, [r2, #0]
 8002728:	039a      	lsls	r2, r3, #14
 800272a:	d590      	bpl.n	800264e <HAL_RCC_OscConfig+0xe>
 800272c:	6863      	ldr	r3, [r4, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d18d      	bne.n	800264e <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8002732:	2001      	movs	r0, #1
 8002734:	e016      	b.n	8002764 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002736:	6863      	ldr	r3, [r4, #4]
 8002738:	4d65      	ldr	r5, [pc, #404]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 800273a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800273e:	d112      	bne.n	8002766 <HAL_RCC_OscConfig+0x126>
 8002740:	682b      	ldr	r3, [r5, #0]
 8002742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002746:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002748:	f7fe feb6 	bl	80014b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800274c:	4e60      	ldr	r6, [pc, #384]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 800274e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002750:	6833      	ldr	r3, [r6, #0]
 8002752:	039b      	lsls	r3, r3, #14
 8002754:	f53f af7b 	bmi.w	800264e <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002758:	f7fe feae 	bl	80014b8 <HAL_GetTick>
 800275c:	1b40      	subs	r0, r0, r5
 800275e:	2864      	cmp	r0, #100	@ 0x64
 8002760:	d9f6      	bls.n	8002750 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8002762:	2003      	movs	r0, #3
}
 8002764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002766:	b9a3      	cbnz	r3, 8002792 <HAL_RCC_OscConfig+0x152>
 8002768:	682b      	ldr	r3, [r5, #0]
 800276a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800276e:	602b      	str	r3, [r5, #0]
 8002770:	682b      	ldr	r3, [r5, #0]
 8002772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002776:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002778:	f7fe fe9e 	bl	80014b8 <HAL_GetTick>
 800277c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800277e:	682b      	ldr	r3, [r5, #0]
 8002780:	039f      	lsls	r7, r3, #14
 8002782:	f57f af64 	bpl.w	800264e <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002786:	f7fe fe97 	bl	80014b8 <HAL_GetTick>
 800278a:	1b80      	subs	r0, r0, r6
 800278c:	2864      	cmp	r0, #100	@ 0x64
 800278e:	d9f6      	bls.n	800277e <HAL_RCC_OscConfig+0x13e>
 8002790:	e7e7      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002792:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002796:	682b      	ldr	r3, [r5, #0]
 8002798:	d103      	bne.n	80027a2 <HAL_RCC_OscConfig+0x162>
 800279a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800279e:	602b      	str	r3, [r5, #0]
 80027a0:	e7ce      	b.n	8002740 <HAL_RCC_OscConfig+0x100>
 80027a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027a6:	602b      	str	r3, [r5, #0]
 80027a8:	682b      	ldr	r3, [r5, #0]
 80027aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027ae:	e7ca      	b.n	8002746 <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027b0:	4947      	ldr	r1, [pc, #284]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 80027b2:	68e2      	ldr	r2, [r4, #12]
 80027b4:	690b      	ldr	r3, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027b6:	6a88      	ldr	r0, [r1, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80027b8:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80027bc:	d003      	beq.n	80027c6 <HAL_RCC_OscConfig+0x186>
 80027be:	2b18      	cmp	r3, #24
 80027c0:	d12a      	bne.n	8002818 <HAL_RCC_OscConfig+0x1d8>
 80027c2:	0780      	lsls	r0, r0, #30
 80027c4:	d128      	bne.n	8002818 <HAL_RCC_OscConfig+0x1d8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027c6:	680b      	ldr	r3, [r1, #0]
 80027c8:	075b      	lsls	r3, r3, #29
 80027ca:	d501      	bpl.n	80027d0 <HAL_RCC_OscConfig+0x190>
 80027cc:	2a00      	cmp	r2, #0
 80027ce:	d0b0      	beq.n	8002732 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027d0:	4d3f      	ldr	r5, [pc, #252]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 80027d2:	682b      	ldr	r3, [r5, #0]
 80027d4:	f023 0319 	bic.w	r3, r3, #25
 80027d8:	4313      	orrs	r3, r2
 80027da:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80027dc:	f7fe fe6c 	bl	80014b8 <HAL_GetTick>
 80027e0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027e2:	682b      	ldr	r3, [r5, #0]
 80027e4:	075f      	lsls	r7, r3, #29
 80027e6:	d511      	bpl.n	800280c <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e8:	f7fe fe82 	bl	80014f0 <HAL_GetREVID>
 80027ec:	f241 0303 	movw	r3, #4099	@ 0x1003
 80027f0:	6922      	ldr	r2, [r4, #16]
 80027f2:	4298      	cmp	r0, r3
 80027f4:	686b      	ldr	r3, [r5, #4]
 80027f6:	d822      	bhi.n	800283e <HAL_RCC_OscConfig+0x1fe>
 80027f8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80027fc:	2a40      	cmp	r2, #64	@ 0x40
 80027fe:	bf0c      	ite	eq
 8002800:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8002804:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8002808:	606b      	str	r3, [r5, #4]
 800280a:	e724      	b.n	8002656 <HAL_RCC_OscConfig+0x16>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800280c:	f7fe fe54 	bl	80014b8 <HAL_GetTick>
 8002810:	1b80      	subs	r0, r0, r6
 8002812:	2802      	cmp	r0, #2
 8002814:	d9e5      	bls.n	80027e2 <HAL_RCC_OscConfig+0x1a2>
 8002816:	e7a4      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002818:	4d2d      	ldr	r5, [pc, #180]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800281a:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800281c:	b1a2      	cbz	r2, 8002848 <HAL_RCC_OscConfig+0x208>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800281e:	f023 0319 	bic.w	r3, r3, #25
 8002822:	4313      	orrs	r3, r2
 8002824:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002826:	f7fe fe47 	bl	80014b8 <HAL_GetTick>
 800282a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800282c:	682b      	ldr	r3, [r5, #0]
 800282e:	0758      	lsls	r0, r3, #29
 8002830:	d4da      	bmi.n	80027e8 <HAL_RCC_OscConfig+0x1a8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002832:	f7fe fe41 	bl	80014b8 <HAL_GetTick>
 8002836:	1b80      	subs	r0, r0, r6
 8002838:	2802      	cmp	r0, #2
 800283a:	d9f7      	bls.n	800282c <HAL_RCC_OscConfig+0x1ec>
 800283c:	e791      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002842:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002846:	e7df      	b.n	8002808 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 8002848:	f023 0301 	bic.w	r3, r3, #1
 800284c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800284e:	f7fe fe33 	bl	80014b8 <HAL_GetTick>
 8002852:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002854:	682b      	ldr	r3, [r5, #0]
 8002856:	0759      	lsls	r1, r3, #29
 8002858:	f57f aefd 	bpl.w	8002656 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800285c:	f7fe fe2c 	bl	80014b8 <HAL_GetTick>
 8002860:	1b80      	subs	r0, r0, r6
 8002862:	2802      	cmp	r0, #2
 8002864:	d9f6      	bls.n	8002854 <HAL_RCC_OscConfig+0x214>
 8002866:	e77c      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002868:	68da      	ldr	r2, [r3, #12]
 800286a:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 800286e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002872:	60da      	str	r2, [r3, #12]
 8002874:	e71a      	b.n	80026ac <HAL_RCC_OscConfig+0x6c>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002876:	69e3      	ldr	r3, [r4, #28]
 8002878:	4d15      	ldr	r5, [pc, #84]	@ (80028d0 <HAL_RCC_OscConfig+0x290>)
 800287a:	b36b      	cbz	r3, 80028d8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_CSI_ENABLE();
 800287c:	682b      	ldr	r3, [r5, #0]
 800287e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002882:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002884:	f7fe fe18 	bl	80014b8 <HAL_GetTick>
 8002888:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800288a:	682b      	ldr	r3, [r5, #0]
 800288c:	05df      	lsls	r7, r3, #23
 800288e:	d511      	bpl.n	80028b4 <HAL_RCC_OscConfig+0x274>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002890:	f7fe fe2e 	bl	80014f0 <HAL_GetREVID>
 8002894:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002898:	6a22      	ldr	r2, [r4, #32]
 800289a:	4298      	cmp	r0, r3
 800289c:	d810      	bhi.n	80028c0 <HAL_RCC_OscConfig+0x280>
 800289e:	686b      	ldr	r3, [r5, #4]
 80028a0:	2a20      	cmp	r2, #32
 80028a2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80028a6:	bf0c      	ite	eq
 80028a8:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 80028ac:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 80028b0:	606b      	str	r3, [r5, #4]
 80028b2:	e6fb      	b.n	80026ac <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80028b4:	f7fe fe00 	bl	80014b8 <HAL_GetTick>
 80028b8:	1b80      	subs	r0, r0, r6
 80028ba:	2802      	cmp	r0, #2
 80028bc:	d9e5      	bls.n	800288a <HAL_RCC_OscConfig+0x24a>
 80028be:	e750      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028c0:	68eb      	ldr	r3, [r5, #12]
 80028c2:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80028c6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80028ca:	60eb      	str	r3, [r5, #12]
 80028cc:	e6ee      	b.n	80026ac <HAL_RCC_OscConfig+0x6c>
 80028ce:	bf00      	nop
 80028d0:	58024400 	.word	0x58024400
 80028d4:	58024800 	.word	0x58024800
        __HAL_RCC_CSI_DISABLE();
 80028d8:	682b      	ldr	r3, [r5, #0]
 80028da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028de:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80028e0:	f7fe fdea 	bl	80014b8 <HAL_GetTick>
 80028e4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80028e6:	682b      	ldr	r3, [r5, #0]
 80028e8:	05d8      	lsls	r0, r3, #23
 80028ea:	f57f aedf 	bpl.w	80026ac <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80028ee:	f7fe fde3 	bl	80014b8 <HAL_GetTick>
 80028f2:	1b80      	subs	r0, r0, r6
 80028f4:	2802      	cmp	r0, #2
 80028f6:	d9f6      	bls.n	80028e6 <HAL_RCC_OscConfig+0x2a6>
 80028f8:	e733      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028fa:	6963      	ldr	r3, [r4, #20]
 80028fc:	4da3      	ldr	r5, [pc, #652]	@ (8002b8c <HAL_RCC_OscConfig+0x54c>)
 80028fe:	b183      	cbz	r3, 8002922 <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_LSI_ENABLE();
 8002900:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002902:	f043 0301 	orr.w	r3, r3, #1
 8002906:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8002908:	f7fe fdd6 	bl	80014b8 <HAL_GetTick>
 800290c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800290e:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002910:	079b      	lsls	r3, r3, #30
 8002912:	f53f aecf 	bmi.w	80026b4 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002916:	f7fe fdcf 	bl	80014b8 <HAL_GetTick>
 800291a:	1b80      	subs	r0, r0, r6
 800291c:	2802      	cmp	r0, #2
 800291e:	d9f6      	bls.n	800290e <HAL_RCC_OscConfig+0x2ce>
 8002920:	e71f      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8002922:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800292a:	f7fe fdc5 	bl	80014b8 <HAL_GetTick>
 800292e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002930:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002932:	079f      	lsls	r7, r3, #30
 8002934:	f57f aebe 	bpl.w	80026b4 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002938:	f7fe fdbe 	bl	80014b8 <HAL_GetTick>
 800293c:	1b80      	subs	r0, r0, r6
 800293e:	2802      	cmp	r0, #2
 8002940:	d9f6      	bls.n	8002930 <HAL_RCC_OscConfig+0x2f0>
 8002942:	e70e      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002944:	69a3      	ldr	r3, [r4, #24]
 8002946:	4d91      	ldr	r5, [pc, #580]	@ (8002b8c <HAL_RCC_OscConfig+0x54c>)
 8002948:	b183      	cbz	r3, 800296c <HAL_RCC_OscConfig+0x32c>
      __HAL_RCC_HSI48_ENABLE();
 800294a:	682b      	ldr	r3, [r5, #0]
 800294c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002950:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002952:	f7fe fdb1 	bl	80014b8 <HAL_GetTick>
 8002956:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002958:	682b      	ldr	r3, [r5, #0]
 800295a:	0498      	lsls	r0, r3, #18
 800295c:	f53f aeae 	bmi.w	80026bc <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002960:	f7fe fdaa 	bl	80014b8 <HAL_GetTick>
 8002964:	1b80      	subs	r0, r0, r6
 8002966:	2802      	cmp	r0, #2
 8002968:	d9f6      	bls.n	8002958 <HAL_RCC_OscConfig+0x318>
 800296a:	e6fa      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 800296c:	682b      	ldr	r3, [r5, #0]
 800296e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002972:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002974:	f7fe fda0 	bl	80014b8 <HAL_GetTick>
 8002978:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800297a:	682b      	ldr	r3, [r5, #0]
 800297c:	0499      	lsls	r1, r3, #18
 800297e:	f57f ae9d 	bpl.w	80026bc <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002982:	f7fe fd99 	bl	80014b8 <HAL_GetTick>
 8002986:	1b80      	subs	r0, r0, r6
 8002988:	2802      	cmp	r0, #2
 800298a:	d9f6      	bls.n	800297a <HAL_RCC_OscConfig+0x33a>
 800298c:	e6e9      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800298e:	f7fe fd93 	bl	80014b8 <HAL_GetTick>
 8002992:	1b80      	subs	r0, r0, r6
 8002994:	2864      	cmp	r0, #100	@ 0x64
 8002996:	f67f ae9c 	bls.w	80026d2 <HAL_RCC_OscConfig+0x92>
 800299a:	e6e2      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800299c:	b9b3      	cbnz	r3, 80029cc <HAL_RCC_OscConfig+0x38c>
 800299e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a0:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029a4:	f023 0301 	bic.w	r3, r3, #1
 80029a8:	672b      	str	r3, [r5, #112]	@ 0x70
 80029aa:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80029ac:	f023 0304 	bic.w	r3, r3, #4
 80029b0:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80029b2:	f7fe fd81 	bl	80014b8 <HAL_GetTick>
 80029b6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029b8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80029ba:	0798      	lsls	r0, r3, #30
 80029bc:	f57f aea0 	bpl.w	8002700 <HAL_RCC_OscConfig+0xc0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029c0:	f7fe fd7a 	bl	80014b8 <HAL_GetTick>
 80029c4:	1b80      	subs	r0, r0, r6
 80029c6:	42b8      	cmp	r0, r7
 80029c8:	d9f6      	bls.n	80029b8 <HAL_RCC_OscConfig+0x378>
 80029ca:	e6ca      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029cc:	2b05      	cmp	r3, #5
 80029ce:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80029d0:	d103      	bne.n	80029da <HAL_RCC_OscConfig+0x39a>
 80029d2:	f043 0304 	orr.w	r3, r3, #4
 80029d6:	672b      	str	r3, [r5, #112]	@ 0x70
 80029d8:	e684      	b.n	80026e4 <HAL_RCC_OscConfig+0xa4>
 80029da:	f023 0301 	bic.w	r3, r3, #1
 80029de:	672b      	str	r3, [r5, #112]	@ 0x70
 80029e0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80029e2:	f023 0304 	bic.w	r3, r3, #4
 80029e6:	e680      	b.n	80026ea <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e8:	f7fe fd66 	bl	80014b8 <HAL_GetTick>
 80029ec:	1b40      	subs	r0, r0, r5
 80029ee:	42b8      	cmp	r0, r7
 80029f0:	f67f ae82 	bls.w	80026f8 <HAL_RCC_OscConfig+0xb8>
 80029f4:	e6b5      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80029f6:	4d65      	ldr	r5, [pc, #404]	@ (8002b8c <HAL_RCC_OscConfig+0x54c>)
 80029f8:	692b      	ldr	r3, [r5, #16]
 80029fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029fe:	2b18      	cmp	r3, #24
 8002a00:	d078      	beq.n	8002af4 <HAL_RCC_OscConfig+0x4b4>
        __HAL_RCC_PLL_DISABLE();
 8002a02:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a04:	2902      	cmp	r1, #2
        __HAL_RCC_PLL_DISABLE();
 8002a06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a0a:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a0c:	d165      	bne.n	8002ada <HAL_RCC_OscConfig+0x49a>
        tickstart = HAL_GetTick();
 8002a0e:	f7fe fd53 	bl	80014b8 <HAL_GetTick>
 8002a12:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	0199      	lsls	r1, r3, #6
 8002a18:	d459      	bmi.n	8002ace <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a1a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002a1c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002a1e:	f423 737c 	bic.w	r3, r3, #1008	@ 0x3f0
 8002a22:	f023 0303 	bic.w	r3, r3, #3
 8002a26:	4313      	orrs	r3, r2
 8002a28:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002a2a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002a2e:	62ab      	str	r3, [r5, #40]	@ 0x28
 8002a30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002a32:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002a34:	3b01      	subs	r3, #1
 8002a36:	3a01      	subs	r2, #1
 8002a38:	025b      	lsls	r3, r3, #9
 8002a3a:	0412      	lsls	r2, r2, #16
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002a42:	4313      	orrs	r3, r2
 8002a44:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002a46:	3a01      	subs	r2, #1
 8002a48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002a50:	3a01      	subs	r2, #1
 8002a52:	0612      	lsls	r2, r2, #24
 8002a54:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002a5c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002a5e:	f023 0301 	bic.w	r3, r3, #1
 8002a62:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a64:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002a66:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002a68:	f36f 03cf 	bfc	r3, #3, #13
 8002a6c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002a70:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002a72:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002a74:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002a76:	f023 030c 	bic.w	r3, r3, #12
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002a7e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002a80:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8002a82:	f023 0302 	bic.w	r3, r3, #2
 8002a86:	4313      	orrs	r3, r2
 8002a88:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a8a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a90:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a92:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a98:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002a9a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002aa0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002aa2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002aaa:	682b      	ldr	r3, [r5, #0]
 8002aac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ab0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002ab2:	f7fe fd01 	bl	80014b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ab6:	4d35      	ldr	r5, [pc, #212]	@ (8002b8c <HAL_RCC_OscConfig+0x54c>)
        tickstart = HAL_GetTick();
 8002ab8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002aba:	682b      	ldr	r3, [r5, #0]
 8002abc:	019a      	lsls	r2, r3, #6
 8002abe:	f53f ae23 	bmi.w	8002708 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac2:	f7fe fcf9 	bl	80014b8 <HAL_GetTick>
 8002ac6:	1b00      	subs	r0, r0, r4
 8002ac8:	2802      	cmp	r0, #2
 8002aca:	d9f6      	bls.n	8002aba <HAL_RCC_OscConfig+0x47a>
 8002acc:	e649      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ace:	f7fe fcf3 	bl	80014b8 <HAL_GetTick>
 8002ad2:	1b80      	subs	r0, r0, r6
 8002ad4:	2802      	cmp	r0, #2
 8002ad6:	d99d      	bls.n	8002a14 <HAL_RCC_OscConfig+0x3d4>
 8002ad8:	e643      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8002ada:	f7fe fced 	bl	80014b8 <HAL_GetTick>
 8002ade:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ae0:	682b      	ldr	r3, [r5, #0]
 8002ae2:	019b      	lsls	r3, r3, #6
 8002ae4:	f57f ae10 	bpl.w	8002708 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7fe fce6 	bl	80014b8 <HAL_GetTick>
 8002aec:	1b00      	subs	r0, r0, r4
 8002aee:	2802      	cmp	r0, #2
 8002af0:	d9f6      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x4a0>
 8002af2:	e636      	b.n	8002762 <HAL_RCC_OscConfig+0x122>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002af4:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002af6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002af8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002afa:	f43f ae1a 	beq.w	8002732 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002afe:	f002 0103 	and.w	r1, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b02:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002b04:	4281      	cmp	r1, r0
 8002b06:	f47f ae14 	bne.w	8002732 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b0a:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b0e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002b10:	428a      	cmp	r2, r1
 8002b12:	f47f ae0e 	bne.w	8002732 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b16:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002b18:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8002b1c:	3a01      	subs	r2, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b1e:	4291      	cmp	r1, r2
 8002b20:	f47f ae07 	bne.w	8002732 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b24:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002b26:	f3c3 2146 	ubfx	r1, r3, #9, #7
 8002b2a:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002b2c:	4291      	cmp	r1, r2
 8002b2e:	f47f ae00 	bne.w	8002732 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b32:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002b34:	f3c3 4106 	ubfx	r1, r3, #16, #7
 8002b38:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b3a:	4291      	cmp	r1, r2
 8002b3c:	f47f adf9 	bne.w	8002732 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002b40:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002b42:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8002b46:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	f47f adf2 	bne.w	8002732 <HAL_RCC_OscConfig+0xf2>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002b4e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002b50:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002b52:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002b56:	429a      	cmp	r2, r3
 8002b58:	f43f add6 	beq.w	8002708 <HAL_RCC_OscConfig+0xc8>
          __HAL_RCC_PLLFRACN_DISABLE();
 8002b5c:	4d0b      	ldr	r5, [pc, #44]	@ (8002b8c <HAL_RCC_OscConfig+0x54c>)
 8002b5e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002b60:	f023 0301 	bic.w	r3, r3, #1
 8002b64:	62eb      	str	r3, [r5, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8002b66:	f7fe fca7 	bl	80014b8 <HAL_GetTick>
 8002b6a:	4606      	mov	r6, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002b6c:	f7fe fca4 	bl	80014b8 <HAL_GetTick>
 8002b70:	42b0      	cmp	r0, r6
 8002b72:	d0fb      	beq.n	8002b6c <HAL_RCC_OscConfig+0x52c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b74:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002b76:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002b78:	f36f 03cf 	bfc	r3, #3, #13
 8002b7c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002b80:	636b      	str	r3, [r5, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002b82:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8002b8a:	e5bd      	b.n	8002708 <HAL_RCC_OscConfig+0xc8>
 8002b8c:	58024400 	.word	0x58024400

08002b90 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b90:	4b49      	ldr	r3, [pc, #292]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x128>)
 8002b92:	691a      	ldr	r2, [r3, #16]
 8002b94:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002b98:	2a10      	cmp	r2, #16
{
 8002b9a:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b9c:	f000 8088 	beq.w	8002cb0 <HAL_RCC_GetSysClockFreq+0x120>
 8002ba0:	2a18      	cmp	r2, #24
 8002ba2:	d00c      	beq.n	8002bbe <HAL_RCC_GetSysClockFreq+0x2e>
 8002ba4:	2a00      	cmp	r2, #0
 8002ba6:	f040 8085 	bne.w	8002cb4 <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4843      	ldr	r0, [pc, #268]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x12c>)
 8002bae:	f012 0f20 	tst.w	r2, #32
 8002bb2:	d003      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002bba:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8002bbc:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002bbe:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002bc0:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002bc2:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      if (pllm != 0U)
 8002bc4:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002bc8:	f3c5 1005 	ubfx	r0, r5, #4, #6
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002bcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 8002bce:	d0f5      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002bd0:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002bd4:	f004 0401 	and.w	r4, r4, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002bd8:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bdc:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002be0:	4362      	muls	r2, r4
 8002be2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
        switch (pllsource)
 8002be6:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002be8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bec:	ee06 2a90 	vmov	s13, r2
 8002bf0:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8002bf4:	d04e      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0x104>
 8002bf6:	2902      	cmp	r1, #2
 8002bf8:	d03e      	beq.n	8002c78 <HAL_RCC_GetSysClockFreq+0xe8>
 8002bfa:	2900      	cmp	r1, #0
 8002bfc:	d14a      	bne.n	8002c94 <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	0692      	lsls	r2, r2, #26
 8002c02:	d527      	bpl.n	8002c54 <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002c04:	6819      	ldr	r1, [r3, #0]
 8002c06:	4a2d      	ldr	r2, [pc, #180]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x12c>)
 8002c08:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002c0e:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c14:	ee07 2a90 	vmov	s15, r2
 8002c18:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8002c1c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8002c20:	ee07 3a10 	vmov	s14, r3
 8002c24:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002c28:	ee37 7a26 	vadd.f32	s14, s14, s13
 8002c2c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8002c30:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002c34:	4b20      	ldr	r3, [pc, #128]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x128>)
 8002c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c38:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002c3c:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002c3e:	ee07 3a10 	vmov	s14, r3
 8002c42:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002c46:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002c4a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8002c4e:	ee17 0a90 	vmov	r0, s15
 8002c52:	e7b3      	b.n	8002bbc <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c5a:	ee07 3a90 	vmov	s15, r3
 8002c5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c66:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002c6a:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002cc0 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c6e:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8002c72:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 8002c76:	e7dd      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c7e:	ee07 3a90 	vmov	s15, r3
 8002c82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c8a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002c8e:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 8002cc4 <HAL_RCC_GetSysClockFreq+0x134>
 8002c92:	e7ec      	b.n	8002c6e <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c9a:	ee07 3a90 	vmov	s15, r3
 8002c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ca6:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002caa:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 8002cc8 <HAL_RCC_GetSysClockFreq+0x138>
 8002cae:	e7de      	b.n	8002c6e <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cb0:	4806      	ldr	r0, [pc, #24]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0x13c>)
 8002cb2:	e783      	b.n	8002bbc <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8002cb4:	4806      	ldr	r0, [pc, #24]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0x140>)
 8002cb6:	e781      	b.n	8002bbc <HAL_RCC_GetSysClockFreq+0x2c>
 8002cb8:	58024400 	.word	0x58024400
 8002cbc:	03d09000 	.word	0x03d09000
 8002cc0:	4c742400 	.word	0x4c742400
 8002cc4:	4af42400 	.word	0x4af42400
 8002cc8:	4a742400 	.word	0x4a742400
 8002ccc:	007a1200 	.word	0x007a1200
 8002cd0:	003d0900 	.word	0x003d0900

08002cd4 <HAL_RCC_ClockConfig>:
{
 8002cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cd8:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002cda:	4604      	mov	r4, r0
 8002cdc:	b910      	cbnz	r0, 8002ce4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002cde:	2001      	movs	r0, #1
}
 8002ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ce4:	4a88      	ldr	r2, [pc, #544]	@ (8002f08 <HAL_RCC_ClockConfig+0x234>)
 8002ce6:	6813      	ldr	r3, [r2, #0]
 8002ce8:	f003 030f 	and.w	r3, r3, #15
 8002cec:	428b      	cmp	r3, r1
 8002cee:	f0c0 8093 	bcc.w	8002e18 <HAL_RCC_ClockConfig+0x144>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002cf2:	6823      	ldr	r3, [r4, #0]
 8002cf4:	075f      	lsls	r7, r3, #29
 8002cf6:	f100 809b 	bmi.w	8002e30 <HAL_RCC_ClockConfig+0x15c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cfa:	071e      	lsls	r6, r3, #28
 8002cfc:	d50b      	bpl.n	8002d16 <HAL_RCC_ClockConfig+0x42>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002cfe:	4983      	ldr	r1, [pc, #524]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002d00:	6960      	ldr	r0, [r4, #20]
 8002d02:	69ca      	ldr	r2, [r1, #28]
 8002d04:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002d08:	4290      	cmp	r0, r2
 8002d0a:	d904      	bls.n	8002d16 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d0c:	69ca      	ldr	r2, [r1, #28]
 8002d0e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002d12:	4302      	orrs	r2, r0
 8002d14:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d16:	06d8      	lsls	r0, r3, #27
 8002d18:	d50b      	bpl.n	8002d32 <HAL_RCC_ClockConfig+0x5e>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d1a:	497c      	ldr	r1, [pc, #496]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002d1c:	69a0      	ldr	r0, [r4, #24]
 8002d1e:	69ca      	ldr	r2, [r1, #28]
 8002d20:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8002d24:	4290      	cmp	r0, r2
 8002d26:	d904      	bls.n	8002d32 <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d28:	69ca      	ldr	r2, [r1, #28]
 8002d2a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002d2e:	4302      	orrs	r2, r0
 8002d30:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d32:	0699      	lsls	r1, r3, #26
 8002d34:	d50b      	bpl.n	8002d4e <HAL_RCC_ClockConfig+0x7a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d36:	4975      	ldr	r1, [pc, #468]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002d38:	69e0      	ldr	r0, [r4, #28]
 8002d3a:	6a0a      	ldr	r2, [r1, #32]
 8002d3c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002d40:	4290      	cmp	r0, r2
 8002d42:	d904      	bls.n	8002d4e <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d44:	6a0a      	ldr	r2, [r1, #32]
 8002d46:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002d4a:	4302      	orrs	r2, r0
 8002d4c:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d4e:	079a      	lsls	r2, r3, #30
 8002d50:	d50b      	bpl.n	8002d6a <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d52:	496e      	ldr	r1, [pc, #440]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002d54:	68e0      	ldr	r0, [r4, #12]
 8002d56:	698a      	ldr	r2, [r1, #24]
 8002d58:	f002 020f 	and.w	r2, r2, #15
 8002d5c:	4290      	cmp	r0, r2
 8002d5e:	d904      	bls.n	8002d6a <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d60:	698a      	ldr	r2, [r1, #24]
 8002d62:	f022 020f 	bic.w	r2, r2, #15
 8002d66:	4302      	orrs	r2, r0
 8002d68:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d6a:	07df      	lsls	r7, r3, #31
 8002d6c:	d46e      	bmi.n	8002e4c <HAL_RCC_ClockConfig+0x178>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	079e      	lsls	r6, r3, #30
 8002d72:	f100 80a1 	bmi.w	8002eb8 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d76:	4964      	ldr	r1, [pc, #400]	@ (8002f08 <HAL_RCC_ClockConfig+0x234>)
 8002d78:	680a      	ldr	r2, [r1, #0]
 8002d7a:	f002 020f 	and.w	r2, r2, #15
 8002d7e:	42aa      	cmp	r2, r5
 8002d80:	f200 80a8 	bhi.w	8002ed4 <HAL_RCC_ClockConfig+0x200>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d84:	0758      	lsls	r0, r3, #29
 8002d86:	f100 80b1 	bmi.w	8002eec <HAL_RCC_ClockConfig+0x218>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d8a:	0719      	lsls	r1, r3, #28
 8002d8c:	d50b      	bpl.n	8002da6 <HAL_RCC_ClockConfig+0xd2>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d8e:	495f      	ldr	r1, [pc, #380]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002d90:	6960      	ldr	r0, [r4, #20]
 8002d92:	69ca      	ldr	r2, [r1, #28]
 8002d94:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002d98:	4290      	cmp	r0, r2
 8002d9a:	d204      	bcs.n	8002da6 <HAL_RCC_ClockConfig+0xd2>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d9c:	69ca      	ldr	r2, [r1, #28]
 8002d9e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002da2:	4302      	orrs	r2, r0
 8002da4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da6:	06da      	lsls	r2, r3, #27
 8002da8:	d50b      	bpl.n	8002dc2 <HAL_RCC_ClockConfig+0xee>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002daa:	4958      	ldr	r1, [pc, #352]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002dac:	69a0      	ldr	r0, [r4, #24]
 8002dae:	69ca      	ldr	r2, [r1, #28]
 8002db0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8002db4:	4290      	cmp	r0, r2
 8002db6:	d204      	bcs.n	8002dc2 <HAL_RCC_ClockConfig+0xee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002db8:	69ca      	ldr	r2, [r1, #28]
 8002dba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002dbe:	4302      	orrs	r2, r0
 8002dc0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dc2:	069b      	lsls	r3, r3, #26
 8002dc4:	d50b      	bpl.n	8002dde <HAL_RCC_ClockConfig+0x10a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dc6:	4a51      	ldr	r2, [pc, #324]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002dc8:	69e1      	ldr	r1, [r4, #28]
 8002dca:	6a13      	ldr	r3, [r2, #32]
 8002dcc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dd0:	4299      	cmp	r1, r3
 8002dd2:	d204      	bcs.n	8002dde <HAL_RCC_ClockConfig+0x10a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002dd4:	6a13      	ldr	r3, [r2, #32]
 8002dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dda:	430b      	orrs	r3, r1
 8002ddc:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002dde:	f7ff fed7 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8002de2:	494a      	ldr	r1, [pc, #296]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002de4:	4a4a      	ldr	r2, [pc, #296]	@ (8002f10 <HAL_RCC_ClockConfig+0x23c>)
 8002de6:	698b      	ldr	r3, [r1, #24]
 8002de8:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002dec:	5cd3      	ldrb	r3, [r2, r3]
 8002dee:	f003 031f 	and.w	r3, r3, #31
 8002df2:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002df4:	698b      	ldr	r3, [r1, #24]
 8002df6:	f003 030f 	and.w	r3, r3, #15
 8002dfa:	5cd3      	ldrb	r3, [r2, r3]
 8002dfc:	4a45      	ldr	r2, [pc, #276]	@ (8002f14 <HAL_RCC_ClockConfig+0x240>)
 8002dfe:	f003 031f 	and.w	r3, r3, #31
 8002e02:	fa20 f303 	lsr.w	r3, r0, r3
 8002e06:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8002e08:	4b43      	ldr	r3, [pc, #268]	@ (8002f18 <HAL_RCC_ClockConfig+0x244>)
 8002e0a:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8002e0c:	4b43      	ldr	r3, [pc, #268]	@ (8002f1c <HAL_RCC_ClockConfig+0x248>)
}
 8002e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8002e12:	6818      	ldr	r0, [r3, #0]
 8002e14:	f7fe b972 	b.w	80010fc <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e18:	6813      	ldr	r3, [r2, #0]
 8002e1a:	f023 030f 	bic.w	r3, r3, #15
 8002e1e:	430b      	orrs	r3, r1
 8002e20:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	6813      	ldr	r3, [r2, #0]
 8002e24:	f003 030f 	and.w	r3, r3, #15
 8002e28:	428b      	cmp	r3, r1
 8002e2a:	f47f af58 	bne.w	8002cde <HAL_RCC_ClockConfig+0xa>
 8002e2e:	e760      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x1e>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e30:	4936      	ldr	r1, [pc, #216]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002e32:	6920      	ldr	r0, [r4, #16]
 8002e34:	698a      	ldr	r2, [r1, #24]
 8002e36:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002e3a:	4290      	cmp	r0, r2
 8002e3c:	f67f af5d 	bls.w	8002cfa <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e40:	698a      	ldr	r2, [r1, #24]
 8002e42:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002e46:	4302      	orrs	r2, r0
 8002e48:	618a      	str	r2, [r1, #24]
 8002e4a:	e756      	b.n	8002cfa <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002e4c:	4b2f      	ldr	r3, [pc, #188]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002e4e:	68a1      	ldr	r1, [r4, #8]
 8002e50:	699a      	ldr	r2, [r3, #24]
 8002e52:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 8002e56:	430a      	orrs	r2, r1
 8002e58:	619a      	str	r2, [r3, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e5a:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e5c:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e5e:	2902      	cmp	r1, #2
 8002e60:	d11d      	bne.n	8002e9e <HAL_RCC_ClockConfig+0x1ca>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e62:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e66:	f43f af3a 	beq.w	8002cde <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e6a:	691a      	ldr	r2, [r3, #16]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e6c:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e70:	4f26      	ldr	r7, [pc, #152]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e72:	f022 0207 	bic.w	r2, r2, #7
 8002e76:	430a      	orrs	r2, r1
 8002e78:	611a      	str	r2, [r3, #16]
    tickstart = HAL_GetTick();
 8002e7a:	f7fe fb1d 	bl	80014b8 <HAL_GetTick>
 8002e7e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	6862      	ldr	r2, [r4, #4]
 8002e84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e88:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8002e8c:	f43f af6f 	beq.w	8002d6e <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e90:	f7fe fb12 	bl	80014b8 <HAL_GetTick>
 8002e94:	1b80      	subs	r0, r0, r6
 8002e96:	4540      	cmp	r0, r8
 8002e98:	d9f2      	bls.n	8002e80 <HAL_RCC_ClockConfig+0x1ac>
        return HAL_TIMEOUT;
 8002e9a:	2003      	movs	r0, #3
 8002e9c:	e720      	b.n	8002ce0 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e9e:	2903      	cmp	r1, #3
 8002ea0:	d102      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ea2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002ea6:	e7de      	b.n	8002e66 <HAL_RCC_ClockConfig+0x192>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002ea8:	2901      	cmp	r1, #1
 8002eaa:	d102      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0x1de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002eac:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002eb0:	e7d9      	b.n	8002e66 <HAL_RCC_ClockConfig+0x192>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002eb2:	f012 0f04 	tst.w	r2, #4
 8002eb6:	e7d6      	b.n	8002e66 <HAL_RCC_ClockConfig+0x192>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002eb8:	4914      	ldr	r1, [pc, #80]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002eba:	68e0      	ldr	r0, [r4, #12]
 8002ebc:	698a      	ldr	r2, [r1, #24]
 8002ebe:	f002 020f 	and.w	r2, r2, #15
 8002ec2:	4290      	cmp	r0, r2
 8002ec4:	f4bf af57 	bcs.w	8002d76 <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ec8:	698a      	ldr	r2, [r1, #24]
 8002eca:	f022 020f 	bic.w	r2, r2, #15
 8002ece:	4302      	orrs	r2, r0
 8002ed0:	618a      	str	r2, [r1, #24]
 8002ed2:	e750      	b.n	8002d76 <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed4:	680a      	ldr	r2, [r1, #0]
 8002ed6:	f022 020f 	bic.w	r2, r2, #15
 8002eda:	432a      	orrs	r2, r5
 8002edc:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ede:	680a      	ldr	r2, [r1, #0]
 8002ee0:	f002 020f 	and.w	r2, r2, #15
 8002ee4:	42aa      	cmp	r2, r5
 8002ee6:	f47f aefa 	bne.w	8002cde <HAL_RCC_ClockConfig+0xa>
 8002eea:	e74b      	b.n	8002d84 <HAL_RCC_ClockConfig+0xb0>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002eec:	4907      	ldr	r1, [pc, #28]	@ (8002f0c <HAL_RCC_ClockConfig+0x238>)
 8002eee:	6920      	ldr	r0, [r4, #16]
 8002ef0:	698a      	ldr	r2, [r1, #24]
 8002ef2:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002ef6:	4290      	cmp	r0, r2
 8002ef8:	f4bf af47 	bcs.w	8002d8a <HAL_RCC_ClockConfig+0xb6>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002efc:	698a      	ldr	r2, [r1, #24]
 8002efe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002f02:	4302      	orrs	r2, r0
 8002f04:	618a      	str	r2, [r1, #24]
 8002f06:	e740      	b.n	8002d8a <HAL_RCC_ClockConfig+0xb6>
 8002f08:	52002000 	.word	0x52002000
 8002f0c:	58024400 	.word	0x58024400
 8002f10:	0800d24c 	.word	0x0800d24c
 8002f14:	24000000 	.word	0x24000000
 8002f18:	24000004 	.word	0x24000004
 8002f1c:	2400000c 	.word	0x2400000c

08002f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f20:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002f22:	f7ff fe35 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 8002f26:	4a0b      	ldr	r2, [pc, #44]	@ (8002f54 <HAL_RCC_GetHCLKFreq+0x34>)
 8002f28:	490b      	ldr	r1, [pc, #44]	@ (8002f58 <HAL_RCC_GetHCLKFreq+0x38>)
 8002f2a:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f2c:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002f2e:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f32:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002f36:	5ccb      	ldrb	r3, [r1, r3]
 8002f38:	f003 031f 	and.w	r3, r3, #31
 8002f3c:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f40:	5c88      	ldrb	r0, [r1, r2]
 8002f42:	4a06      	ldr	r2, [pc, #24]	@ (8002f5c <HAL_RCC_GetHCLKFreq+0x3c>)
 8002f44:	f000 001f 	and.w	r0, r0, #31
 8002f48:	fa23 f000 	lsr.w	r0, r3, r0
 8002f4c:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f4e:	4a04      	ldr	r2, [pc, #16]	@ (8002f60 <HAL_RCC_GetHCLKFreq+0x40>)
 8002f50:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8002f52:	bd08      	pop	{r3, pc}
 8002f54:	58024400 	.word	0x58024400
 8002f58:	0800d24c 	.word	0x0800d24c
 8002f5c:	24000000 	.word	0x24000000
 8002f60:	24000004 	.word	0x24000004

08002f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f64:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002f66:	f7ff ffdb 	bl	8002f20 <HAL_RCC_GetHCLKFreq>
 8002f6a:	4b05      	ldr	r3, [pc, #20]	@ (8002f80 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002f6c:	4a05      	ldr	r2, [pc, #20]	@ (8002f84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002f74:	5cd3      	ldrb	r3, [r2, r3]
 8002f76:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002f7a:	40d8      	lsrs	r0, r3
 8002f7c:	bd08      	pop	{r3, pc}
 8002f7e:	bf00      	nop
 8002f80:	58024400 	.word	0x58024400
 8002f84:	0800d24c 	.word	0x0800d24c

08002f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f88:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002f8a:	f7ff ffc9 	bl	8002f20 <HAL_RCC_GetHCLKFreq>
 8002f8e:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002f90:	4a05      	ldr	r2, [pc, #20]	@ (8002fa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002f98:	5cd3      	ldrb	r3, [r2, r3]
 8002f9a:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002f9e:	40d8      	lsrs	r0, r3
 8002fa0:	bd08      	pop	{r3, pc}
 8002fa2:	bf00      	nop
 8002fa4:	58024400 	.word	0x58024400
 8002fa8:	0800d24c 	.word	0x0800d24c

08002fac <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8002fac:	233f      	movs	r3, #63	@ 0x3f
 8002fae:	6003      	str	r3, [r0, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002fb0:	4b11      	ldr	r3, [pc, #68]	@ (8002ff8 <HAL_RCC_GetClockConfig+0x4c>)
 8002fb2:	691a      	ldr	r2, [r3, #16]
 8002fb4:	f002 0207 	and.w	r2, r2, #7
 8002fb8:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8002fba:	699a      	ldr	r2, [r3, #24]
 8002fbc:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 8002fc0:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8002fc2:	699a      	ldr	r2, [r3, #24]
 8002fc4:	f002 020f 	and.w	r2, r2, #15
 8002fc8:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8002fca:	699a      	ldr	r2, [r3, #24]
 8002fcc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002fd0:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8002fd2:	69da      	ldr	r2, [r3, #28]
 8002fd4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002fd8:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002fda:	69da      	ldr	r2, [r3, #28]
 8002fdc:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8002fe0:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fe8:	61c3      	str	r3, [r0, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002fea:	4b04      	ldr	r3, [pc, #16]	@ (8002ffc <HAL_RCC_GetClockConfig+0x50>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	600b      	str	r3, [r1, #0]
}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	58024400 	.word	0x58024400
 8002ffc:	52002000 	.word	0x52002000

08003000 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003002:	4c39      	ldr	r4, [pc, #228]	@ (80030e8 <RCCEx_PLL2_Config+0xe8>)
{
 8003004:	4606      	mov	r6, r0
 8003006:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003008:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	2b03      	cmp	r3, #3
 8003010:	d067      	beq.n	80030e2 <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003018:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800301a:	f7fe fa4d 	bl	80014b8 <HAL_GetTick>
 800301e:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003020:	6823      	ldr	r3, [r4, #0]
 8003022:	011a      	lsls	r2, r3, #4
 8003024:	d449      	bmi.n	80030ba <RCCEx_PLL2_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003026:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003028:	6832      	ldr	r2, [r6, #0]
 800302a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800302e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8003032:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003034:	68b3      	ldr	r3, [r6, #8]
 8003036:	68f2      	ldr	r2, [r6, #12]
 8003038:	3b01      	subs	r3, #1
 800303a:	3a01      	subs	r2, #1
 800303c:	025b      	lsls	r3, r3, #9
 800303e:	0412      	lsls	r2, r2, #16
 8003040:	b29b      	uxth	r3, r3
 8003042:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003046:	4313      	orrs	r3, r2
 8003048:	6872      	ldr	r2, [r6, #4]
 800304a:	3a01      	subs	r2, #1
 800304c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003050:	4313      	orrs	r3, r2
 8003052:	6932      	ldr	r2, [r6, #16]
 8003054:	3a01      	subs	r2, #1
 8003056:	0612      	lsls	r2, r2, #24
 8003058:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800305c:	4313      	orrs	r3, r2
 800305e:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003060:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003062:	6972      	ldr	r2, [r6, #20]
 8003064:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003068:	4313      	orrs	r3, r2
 800306a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800306c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800306e:	69b2      	ldr	r2, [r6, #24]
 8003070:	f023 0320 	bic.w	r3, r3, #32
 8003074:	4313      	orrs	r3, r2
 8003076:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003078:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800307a:	f023 0310 	bic.w	r3, r3, #16
 800307e:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003080:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003082:	69f2      	ldr	r2, [r6, #28]
 8003084:	f36f 03cf 	bfc	r3, #3, #13
 8003088:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800308c:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800308e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003090:	f043 0310 	orr.w	r3, r3, #16
 8003094:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003096:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003098:	b9b5      	cbnz	r5, 80030c8 <RCCEx_PLL2_Config+0xc8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800309a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800309e:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80030a0:	4c11      	ldr	r4, [pc, #68]	@ (80030e8 <RCCEx_PLL2_Config+0xe8>)
 80030a2:	6823      	ldr	r3, [r4, #0]
 80030a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80030a8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030aa:	f7fe fa05 	bl	80014b8 <HAL_GetTick>
 80030ae:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80030b0:	6823      	ldr	r3, [r4, #0]
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	d50f      	bpl.n	80030d6 <RCCEx_PLL2_Config+0xd6>
    }

  }


  return status;
 80030b6:	2000      	movs	r0, #0
 80030b8:	e005      	b.n	80030c6 <RCCEx_PLL2_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80030ba:	f7fe f9fd 	bl	80014b8 <HAL_GetTick>
 80030be:	1bc0      	subs	r0, r0, r7
 80030c0:	2802      	cmp	r0, #2
 80030c2:	d9ad      	bls.n	8003020 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 80030c4:	2003      	movs	r0, #3
}
 80030c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 80030c8:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80030ca:	bf0c      	ite	eq
 80030cc:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80030d0:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 80030d4:	e7e3      	b.n	800309e <RCCEx_PLL2_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80030d6:	f7fe f9ef 	bl	80014b8 <HAL_GetTick>
 80030da:	1b40      	subs	r0, r0, r5
 80030dc:	2802      	cmp	r0, #2
 80030de:	d9e7      	bls.n	80030b0 <RCCEx_PLL2_Config+0xb0>
 80030e0:	e7f0      	b.n	80030c4 <RCCEx_PLL2_Config+0xc4>
    return HAL_ERROR;
 80030e2:	2001      	movs	r0, #1
 80030e4:	e7ef      	b.n	80030c6 <RCCEx_PLL2_Config+0xc6>
 80030e6:	bf00      	nop
 80030e8:	58024400 	.word	0x58024400

080030ec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80030ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80030ee:	4c39      	ldr	r4, [pc, #228]	@ (80031d4 <RCCEx_PLL3_Config+0xe8>)
{
 80030f0:	4606      	mov	r6, r0
 80030f2:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80030f4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80030f6:	f003 0303 	and.w	r3, r3, #3
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	d067      	beq.n	80031ce <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80030fe:	6823      	ldr	r3, [r4, #0]
 8003100:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003104:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003106:	f7fe f9d7 	bl	80014b8 <HAL_GetTick>
 800310a:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800310c:	6823      	ldr	r3, [r4, #0]
 800310e:	009a      	lsls	r2, r3, #2
 8003110:	d449      	bmi.n	80031a6 <RCCEx_PLL3_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003112:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003114:	6832      	ldr	r2, [r6, #0]
 8003116:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 800311a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800311e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003120:	68b3      	ldr	r3, [r6, #8]
 8003122:	68f2      	ldr	r2, [r6, #12]
 8003124:	3b01      	subs	r3, #1
 8003126:	3a01      	subs	r2, #1
 8003128:	025b      	lsls	r3, r3, #9
 800312a:	0412      	lsls	r2, r2, #16
 800312c:	b29b      	uxth	r3, r3
 800312e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003132:	4313      	orrs	r3, r2
 8003134:	6872      	ldr	r2, [r6, #4]
 8003136:	3a01      	subs	r2, #1
 8003138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800313c:	4313      	orrs	r3, r2
 800313e:	6932      	ldr	r2, [r6, #16]
 8003140:	3a01      	subs	r2, #1
 8003142:	0612      	lsls	r2, r2, #24
 8003144:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8003148:	4313      	orrs	r3, r2
 800314a:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800314c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800314e:	6972      	ldr	r2, [r6, #20]
 8003150:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003154:	4313      	orrs	r3, r2
 8003156:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003158:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800315a:	69b2      	ldr	r2, [r6, #24]
 800315c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003160:	4313      	orrs	r3, r2
 8003162:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003164:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003166:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800316a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800316c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800316e:	69f2      	ldr	r2, [r6, #28]
 8003170:	f36f 03cf 	bfc	r3, #3, #13
 8003174:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003178:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800317a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800317c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003180:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003182:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003184:	b9b5      	cbnz	r5, 80031b4 <RCCEx_PLL3_Config+0xc8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003186:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800318a:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800318c:	4c11      	ldr	r4, [pc, #68]	@ (80031d4 <RCCEx_PLL3_Config+0xe8>)
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003194:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003196:	f7fe f98f 	bl	80014b8 <HAL_GetTick>
 800319a:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	d50f      	bpl.n	80031c2 <RCCEx_PLL3_Config+0xd6>
    }

  }


  return status;
 80031a2:	2000      	movs	r0, #0
 80031a4:	e005      	b.n	80031b2 <RCCEx_PLL3_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80031a6:	f7fe f987 	bl	80014b8 <HAL_GetTick>
 80031aa:	1bc0      	subs	r0, r0, r7
 80031ac:	2802      	cmp	r0, #2
 80031ae:	d9ad      	bls.n	800310c <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 80031b0:	2003      	movs	r0, #3
}
 80031b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 80031b4:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80031b6:	bf0c      	ite	eq
 80031b8:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80031bc:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 80031c0:	e7e3      	b.n	800318a <RCCEx_PLL3_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80031c2:	f7fe f979 	bl	80014b8 <HAL_GetTick>
 80031c6:	1b40      	subs	r0, r0, r5
 80031c8:	2802      	cmp	r0, #2
 80031ca:	d9e7      	bls.n	800319c <RCCEx_PLL3_Config+0xb0>
 80031cc:	e7f0      	b.n	80031b0 <RCCEx_PLL3_Config+0xc4>
    return HAL_ERROR;
 80031ce:	2001      	movs	r0, #1
 80031d0:	e7ef      	b.n	80031b2 <RCCEx_PLL3_Config+0xc6>
 80031d2:	bf00      	nop
 80031d4:	58024400 	.word	0x58024400

080031d8 <HAL_RCCEx_PeriphCLKConfig>:
{
 80031d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031dc:	6803      	ldr	r3, [r0, #0]
{
 80031de:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031e0:	0118      	lsls	r0, r3, #4
 80031e2:	d51e      	bpl.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80031e4:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 80031e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031ea:	d02b      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 80031ec:	d80f      	bhi.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x36>
 80031ee:	b1d3      	cbz	r3, 8003226 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80031f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031f4:	d01d      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x5a>
 80031f6:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80031f8:	682b      	ldr	r3, [r5, #0]
 80031fa:	05d9      	lsls	r1, r3, #23
 80031fc:	d551      	bpl.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 80031fe:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003200:	2b04      	cmp	r3, #4
 8003202:	d84d      	bhi.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8003204:	e8df f003 	tbb	[pc, r3]
 8003208:	29463f24 	.word	0x29463f24
 800320c:	29          	.byte	0x29
 800320d:	00          	.byte	0x00
    switch (PeriphClkInit->SpdifrxClockSelection)
 800320e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003212:	d1f0      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003214:	4a85      	ldr	r2, [pc, #532]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003216:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8003218:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800321a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800321e:	430b      	orrs	r3, r1
 8003220:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003222:	2600      	movs	r6, #0
 8003224:	e7e8      	b.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x20>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003226:	4a81      	ldr	r2, [pc, #516]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003228:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800322a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800322e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003230:	e7f0      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003232:	2102      	movs	r1, #2
 8003234:	f105 0008 	add.w	r0, r5, #8
 8003238:	f7ff fee2 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800323c:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800323e:	2800      	cmp	r0, #0
 8003240:	d1da      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8003242:	e7e7      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003244:	2102      	movs	r1, #2
 8003246:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800324a:	f7ff ff4f 	bl	80030ec <RCCEx_PLL3_Config>
 800324e:	e7f5      	b.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x64>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003250:	4a76      	ldr	r2, [pc, #472]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003252:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003254:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003258:	62d3      	str	r3, [r2, #44]	@ 0x2c
    switch (PeriphClkInit->SpdifrxClockSelection)
 800325a:	4634      	mov	r4, r6
    if (ret == HAL_OK)
 800325c:	bb1c      	cbnz	r4, 80032a6 <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800325e:	4a73      	ldr	r2, [pc, #460]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003260:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8003262:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003264:	f023 0307 	bic.w	r3, r3, #7
 8003268:	430b      	orrs	r3, r1
 800326a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800326c:	682b      	ldr	r3, [r5, #0]
 800326e:	059a      	lsls	r2, r3, #22
 8003270:	d528      	bpl.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003272:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8003274:	2b80      	cmp	r3, #128	@ 0x80
 8003276:	d043      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003278:	d817      	bhi.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
 800327a:	b3a3      	cbz	r3, 80032e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 800327c:	2b40      	cmp	r3, #64	@ 0x40
 800327e:	d038      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x11a>
 8003280:	2601      	movs	r6, #1
 8003282:	4634      	mov	r4, r6
 8003284:	e01e      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xec>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003286:	2100      	movs	r1, #0
 8003288:	f105 0008 	add.w	r0, r5, #8
 800328c:	f7ff feb8 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003290:	4604      	mov	r4, r0
        break;
 8003292:	e7e3      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x84>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003294:	2100      	movs	r1, #0
 8003296:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800329a:	f7ff ff27 	bl	80030ec <RCCEx_PLL3_Config>
 800329e:	e7f7      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai1ClockSelection)
 80032a0:	2601      	movs	r6, #1
 80032a2:	4634      	mov	r4, r6
 80032a4:	e7e2      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x94>
      status = ret;
 80032a6:	4626      	mov	r6, r4
 80032a8:	e7e0      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai23ClockSelection)
 80032aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80032ac:	d002      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80032ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b2:	d1e5      	bne.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 80032b4:	bb54      	cbnz	r4, 800330c <HAL_RCCEx_PeriphCLKConfig+0x134>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80032b6:	4a5d      	ldr	r2, [pc, #372]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032b8:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 80032ba:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80032bc:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 80032c0:	430b      	orrs	r3, r1
 80032c2:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80032c4:	682b      	ldr	r3, [r5, #0]
 80032c6:	055b      	lsls	r3, r3, #21
 80032c8:	d531      	bpl.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4AClockSelection)
 80032ca:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 80032ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032d2:	d049      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80032d4:	d81c      	bhi.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x138>
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d039      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x176>
 80032da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032de:	d03c      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x182>
 80032e0:	2601      	movs	r6, #1
 80032e2:	4634      	mov	r4, r6
 80032e4:	e023      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x156>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032e6:	4a51      	ldr	r2, [pc, #324]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032e8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80032ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80032f0:	e7e0      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032f2:	2100      	movs	r1, #0
 80032f4:	f105 0008 	add.w	r0, r5, #8
 80032f8:	f7ff fe82 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032fc:	4604      	mov	r4, r0
        break;
 80032fe:	e7d9      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003300:	2100      	movs	r1, #0
 8003302:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003306:	f7ff fef1 	bl	80030ec <RCCEx_PLL3_Config>
 800330a:	e7f7      	b.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x124>
      status = ret;
 800330c:	4626      	mov	r6, r4
 800330e:	e7d9      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003310:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003314:	d002      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x144>
 8003316:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800331a:	d1e1      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x108>
    if (ret == HAL_OK)
 800331c:	bb54      	cbnz	r4, 8003374 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800331e:	4a43      	ldr	r2, [pc, #268]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003320:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8003324:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003326:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 800332a:	430b      	orrs	r3, r1
 800332c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800332e:	682b      	ldr	r3, [r5, #0]
 8003330:	051f      	lsls	r7, r3, #20
 8003332:	d530      	bpl.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003334:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 8003338:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800333c:	d045      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 800333e:	d81b      	bhi.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8003340:	b3b3      	cbz	r3, 80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003342:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003346:	d039      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003348:	2601      	movs	r6, #1
 800334a:	4634      	mov	r4, r6
 800334c:	e023      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800334e:	4a37      	ldr	r2, [pc, #220]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003350:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003352:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003356:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003358:	e7e0      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800335a:	2100      	movs	r1, #0
 800335c:	f105 0008 	add.w	r0, r5, #8
 8003360:	f7ff fe4e 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003364:	4604      	mov	r4, r0
        break;
 8003366:	e7d9      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003368:	2100      	movs	r1, #0
 800336a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800336e:	f7ff febd 	bl	80030ec <RCCEx_PLL3_Config>
 8003372:	e7f7      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      status = ret;
 8003374:	4626      	mov	r6, r4
 8003376:	e7da      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003378:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800337c:	d002      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800337e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003382:	d1e1      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x170>
    if (ret == HAL_OK)
 8003384:	bb3c      	cbnz	r4, 80033d6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003386:	4a29      	ldr	r2, [pc, #164]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003388:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 800338c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800338e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003392:	430b      	orrs	r3, r1
 8003394:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003396:	682b      	ldr	r3, [r5, #0]
 8003398:	0198      	lsls	r0, r3, #6
 800339a:	d528      	bpl.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch (PeriphClkInit->QspiClockSelection)
 800339c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800339e:	2b20      	cmp	r3, #32
 80033a0:	d03b      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x242>
 80033a2:	d81a      	bhi.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x202>
 80033a4:	b1db      	cbz	r3, 80033de <HAL_RCCEx_PeriphCLKConfig+0x206>
 80033a6:	2b10      	cmp	r3, #16
 80033a8:	d031      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x236>
 80033aa:	2601      	movs	r6, #1
 80033ac:	4634      	mov	r4, r6
 80033ae:	e01e      	b.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x216>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033b0:	4a1e      	ldr	r2, [pc, #120]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033b2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80033b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80033ba:	e7e3      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033bc:	2100      	movs	r1, #0
 80033be:	f105 0008 	add.w	r0, r5, #8
 80033c2:	f7ff fe1d 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033c6:	4604      	mov	r4, r0
        break;
 80033c8:	e7dc      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033ca:	2100      	movs	r1, #0
 80033cc:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80033d0:	f7ff fe8c 	bl	80030ec <RCCEx_PLL3_Config>
 80033d4:	e7f7      	b.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      status = ret;
 80033d6:	4626      	mov	r6, r4
 80033d8:	e7dd      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->QspiClockSelection)
 80033da:	2b30      	cmp	r3, #48	@ 0x30
 80033dc:	d1e5      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    if (ret == HAL_OK)
 80033de:	bb1c      	cbnz	r4, 8003428 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80033e0:	4a12      	ldr	r2, [pc, #72]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033e2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80033e4:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80033e6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80033ea:	430b      	orrs	r3, r1
 80033ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80033ee:	682b      	ldr	r3, [r5, #0]
 80033f0:	04d9      	lsls	r1, r3, #19
 80033f2:	d52c      	bpl.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi123ClockSelection)
 80033f4:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80033f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033fa:	d074      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 80033fc:	d818      	bhi.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x258>
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d064      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8003402:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003406:	d067      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8003408:	2601      	movs	r6, #1
 800340a:	4634      	mov	r4, r6
 800340c:	e01f      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800340e:	4a07      	ldr	r2, [pc, #28]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003410:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003412:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003416:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003418:	e7e1      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800341a:	2102      	movs	r1, #2
 800341c:	f105 0008 	add.w	r0, r5, #8
 8003420:	f7ff fdee 	bl	8003000 <RCCEx_PLL2_Config>
 8003424:	4604      	mov	r4, r0
        break;
 8003426:	e7da      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x206>
      status = ret;
 8003428:	4626      	mov	r6, r4
 800342a:	e7e0      	b.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x216>
 800342c:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi123ClockSelection)
 8003430:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003434:	d002      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003436:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800343a:	d1e5      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x230>
    if (ret == HAL_OK)
 800343c:	2c00      	cmp	r4, #0
 800343e:	d158      	bne.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x31a>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003440:	4a9d      	ldr	r2, [pc, #628]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003442:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8003444:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003446:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800344a:	430b      	orrs	r3, r1
 800344c:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800344e:	682b      	ldr	r3, [r5, #0]
 8003450:	049a      	lsls	r2, r3, #18
 8003452:	d50b      	bpl.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003454:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003456:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800345a:	d064      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800345c:	d84b      	bhi.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
 800345e:	2b00      	cmp	r3, #0
 8003460:	d051      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8003462:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003466:	d057      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x340>
 8003468:	2601      	movs	r6, #1
 800346a:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800346c:	682b      	ldr	r3, [r5, #0]
 800346e:	045b      	lsls	r3, r3, #17
 8003470:	d50c      	bpl.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003472:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 8003476:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800347a:	d075      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x390>
 800347c:	d85b      	bhi.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800347e:	2b00      	cmp	r3, #0
 8003480:	d061      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003482:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003486:	d068      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003488:	2601      	movs	r6, #1
 800348a:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800348c:	682b      	ldr	r3, [r5, #0]
 800348e:	041f      	lsls	r7, r3, #16
 8003490:	d511      	bpl.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch (PeriphClkInit->FdcanClockSelection)
 8003492:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8003494:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003498:	d06e      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 800349a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800349e:	d071      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d176      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if (ret == HAL_OK)
 80034a4:	2c00      	cmp	r4, #0
 80034a6:	d177      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80034a8:	4a83      	ldr	r2, [pc, #524]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80034aa:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 80034ac:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80034ae:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80034b2:	430b      	orrs	r3, r1
 80034b4:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80034b6:	682b      	ldr	r3, [r5, #0]
 80034b8:	01d8      	lsls	r0, r3, #7
 80034ba:	d57d      	bpl.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FmcClockSelection)
 80034bc:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80034be:	2b03      	cmp	r3, #3
 80034c0:	f200 80bf 	bhi.w	8003642 <HAL_RCCEx_PeriphCLKConfig+0x46a>
 80034c4:	e8df f003 	tbb	[pc, r3]
 80034c8:	6fb66a6f 	.word	0x6fb66a6f
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034cc:	4a7a      	ldr	r2, [pc, #488]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80034ce:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80034d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80034d6:	e7b1      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034d8:	2100      	movs	r1, #0
 80034da:	f105 0008 	add.w	r0, r5, #8
 80034de:	f7ff fd8f 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034e2:	4604      	mov	r4, r0
        break;
 80034e4:	e7aa      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034e6:	2100      	movs	r1, #0
 80034e8:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80034ec:	f7ff fdfe 	bl	80030ec <RCCEx_PLL3_Config>
 80034f0:	e7f7      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x30a>
      status = ret;
 80034f2:	4626      	mov	r6, r4
 80034f4:	e7ab      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi45ClockSelection)
 80034f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80034fa:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80034fe:	d002      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8003500:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003504:	d1b0      	bne.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x290>
    if (ret == HAL_OK)
 8003506:	b9a4      	cbnz	r4, 8003532 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003508:	4a6b      	ldr	r2, [pc, #428]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800350a:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 800350c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800350e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003512:	430b      	orrs	r3, r1
 8003514:	6513      	str	r3, [r2, #80]	@ 0x50
 8003516:	e7a9      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x294>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003518:	2101      	movs	r1, #1
 800351a:	f105 0008 	add.w	r0, r5, #8
 800351e:	f7ff fd6f 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003522:	4604      	mov	r4, r0
        break;
 8003524:	e7ef      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x32e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003526:	2101      	movs	r1, #1
 8003528:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800352c:	f7ff fdde 	bl	80030ec <RCCEx_PLL3_Config>
 8003530:	e7f7      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x34a>
      status = ret;
 8003532:	4626      	mov	r6, r4
 8003534:	e79a      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003536:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800353a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800353e:	d002      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003540:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003544:	d1a0      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    if (ret == HAL_OK)
 8003546:	b9ac      	cbnz	r4, 8003574 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003548:	4a5b      	ldr	r2, [pc, #364]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800354a:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 800354e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003550:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003554:	430b      	orrs	r3, r1
 8003556:	6593      	str	r3, [r2, #88]	@ 0x58
 8003558:	e798      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800355a:	2101      	movs	r1, #1
 800355c:	f105 0008 	add.w	r0, r5, #8
 8003560:	f7ff fd4e 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003564:	4604      	mov	r4, r0
        break;
 8003566:	e7ee      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x36e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003568:	2101      	movs	r1, #1
 800356a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800356e:	f7ff fdbd 	bl	80030ec <RCCEx_PLL3_Config>
 8003572:	e7f7      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      status = ret;
 8003574:	4626      	mov	r6, r4
 8003576:	e789      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003578:	4a4f      	ldr	r2, [pc, #316]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800357a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800357c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003580:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003582:	e78f      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003584:	2101      	movs	r1, #1
 8003586:	f105 0008 	add.w	r0, r5, #8
 800358a:	f7ff fd39 	bl	8003000 <RCCEx_PLL2_Config>
 800358e:	4604      	mov	r4, r0
        break;
 8003590:	e788      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    switch (PeriphClkInit->FdcanClockSelection)
 8003592:	2601      	movs	r6, #1
 8003594:	4634      	mov	r4, r6
 8003596:	e78e      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      status = ret;
 8003598:	4626      	mov	r6, r4
 800359a:	e78c      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800359c:	4a46      	ldr	r2, [pc, #280]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800359e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80035a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80035a6:	2c00      	cmp	r4, #0
 80035a8:	d14e      	bne.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x470>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80035aa:	4a43      	ldr	r2, [pc, #268]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80035ac:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 80035ae:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80035b0:	f023 0303 	bic.w	r3, r3, #3
 80035b4:	430b      	orrs	r3, r1
 80035b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035b8:	682b      	ldr	r3, [r5, #0]
 80035ba:	0259      	lsls	r1, r3, #9
 80035bc:	d54e      	bpl.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x484>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035be:	4f3f      	ldr	r7, [pc, #252]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c6:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80035c8:	f7fd ff76 	bl	80014b8 <HAL_GetTick>
 80035cc:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	05da      	lsls	r2, r3, #23
 80035d2:	d53b      	bpl.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x474>
    if (ret == HAL_OK)
 80035d4:	2c00      	cmp	r4, #0
 80035d6:	d175      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80035d8:	4b37      	ldr	r3, [pc, #220]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80035da:	f8d5 00b4 	ldr.w	r0, [r5, #180]	@ 0xb4
 80035de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035e0:	4042      	eors	r2, r0
 80035e2:	f412 7f40 	tst.w	r2, #768	@ 0x300
 80035e6:	d00b      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035e8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80035ea:	6f19      	ldr	r1, [r3, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035ec:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80035f0:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80035f4:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035f6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80035f8:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80035fc:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80035fe:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003600:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8003604:	d042      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x4b4>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003606:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 800360a:	492b      	ldr	r1, [pc, #172]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800360c:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8003610:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8003614:	d14b      	bne.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x4d6>
 8003616:	6908      	ldr	r0, [r1, #16]
 8003618:	4a29      	ldr	r2, [pc, #164]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 800361a:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 800361e:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8003622:	4302      	orrs	r2, r0
 8003624:	610a      	str	r2, [r1, #16]
 8003626:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800362a:	4a23      	ldr	r2, [pc, #140]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800362c:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800362e:	430b      	orrs	r3, r1
 8003630:	6713      	str	r3, [r2, #112]	@ 0x70
 8003632:	e013      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x484>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003634:	2102      	movs	r1, #2
 8003636:	f105 0008 	add.w	r0, r5, #8
 800363a:	f7ff fce1 	bl	8003000 <RCCEx_PLL2_Config>
 800363e:	4604      	mov	r4, r0
        break;
 8003640:	e7b1      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch (PeriphClkInit->FmcClockSelection)
 8003642:	2601      	movs	r6, #1
 8003644:	4634      	mov	r4, r6
 8003646:	e7b7      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      status = ret;
 8003648:	4626      	mov	r6, r4
 800364a:	e7b5      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800364c:	f7fd ff34 	bl	80014b8 <HAL_GetTick>
 8003650:	eba0 0008 	sub.w	r0, r0, r8
 8003654:	2864      	cmp	r0, #100	@ 0x64
 8003656:	d9ba      	bls.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 8003658:	2603      	movs	r6, #3
 800365a:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800365c:	682b      	ldr	r3, [r5, #0]
 800365e:	07d8      	lsls	r0, r3, #31
 8003660:	d509      	bpl.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x49e>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003662:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 8003664:	2b10      	cmp	r3, #16
 8003666:	d045      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8003668:	d82e      	bhi.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800366a:	2b00      	cmp	r3, #0
 800366c:	d032      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800366e:	2b08      	cmp	r3, #8
 8003670:	d039      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8003672:	2601      	movs	r6, #1
 8003674:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003676:	682b      	ldr	r3, [r5, #0]
 8003678:	0799      	lsls	r1, r3, #30
 800367a:	d551      	bpl.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x548>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800367c:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800367e:	2b05      	cmp	r3, #5
 8003680:	d864      	bhi.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x574>
 8003682:	e8df f003 	tbb	[pc, r3]
 8003686:	3f45      	.short	0x3f45
 8003688:	4545455d 	.word	0x4545455d
        tickstart = HAL_GetTick();
 800368c:	f7fd ff14 	bl	80014b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003690:	f8df 8024 	ldr.w	r8, [pc, #36]	@ 80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        tickstart = HAL_GetTick();
 8003694:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003696:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800369a:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800369e:	079b      	lsls	r3, r3, #30
 80036a0:	d4b1      	bmi.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x42e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036a2:	f7fd ff09 	bl	80014b8 <HAL_GetTick>
 80036a6:	1bc0      	subs	r0, r0, r7
 80036a8:	4548      	cmp	r0, r9
 80036aa:	d9f6      	bls.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80036ac:	e7d4      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x480>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036ae:	690a      	ldr	r2, [r1, #16]
 80036b0:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80036b4:	e7b6      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 80036b6:	bf00      	nop
 80036b8:	58024400 	.word	0x58024400
 80036bc:	58024800 	.word	0x58024800
 80036c0:	00ffffcf 	.word	0x00ffffcf
      status = ret;
 80036c4:	4626      	mov	r6, r4
 80036c6:	e7c9      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x484>
    switch (PeriphClkInit->Usart16ClockSelection)
 80036c8:	f023 0208 	bic.w	r2, r3, #8
 80036cc:	2a20      	cmp	r2, #32
 80036ce:	d001      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80036d0:	2b18      	cmp	r3, #24
 80036d2:	d1ce      	bne.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    if (ret == HAL_OK)
 80036d4:	b9a4      	cbnz	r4, 8003700 <HAL_RCCEx_PeriphCLKConfig+0x528>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80036d6:	4a20      	ldr	r2, [pc, #128]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 80036d8:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 80036da:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80036dc:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80036e0:	430b      	orrs	r3, r1
 80036e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80036e4:	e7c7      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036e6:	2101      	movs	r1, #1
 80036e8:	f105 0008 	add.w	r0, r5, #8
 80036ec:	f7ff fc88 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036f0:	4604      	mov	r4, r0
        break;
 80036f2:	e7ef      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036f4:	2101      	movs	r1, #1
 80036f6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80036fa:	f7ff fcf7 	bl	80030ec <RCCEx_PLL3_Config>
 80036fe:	e7f7      	b.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x518>
      status = ret;
 8003700:	4626      	mov	r6, r4
 8003702:	e7b8      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003704:	2101      	movs	r1, #1
 8003706:	f105 0008 	add.w	r0, r5, #8
 800370a:	f7ff fc79 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800370e:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8003710:	b9fc      	cbnz	r4, 8003752 <HAL_RCCEx_PeriphCLKConfig+0x57a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003712:	4a11      	ldr	r2, [pc, #68]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 8003714:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 8003716:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003718:	f023 0307 	bic.w	r3, r3, #7
 800371c:	430b      	orrs	r3, r1
 800371e:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003720:	682b      	ldr	r3, [r5, #0]
 8003722:	075a      	lsls	r2, r3, #29
 8003724:	d52b      	bpl.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003726:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800372a:	2b05      	cmp	r3, #5
 800372c:	f200 816e 	bhi.w	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x834>
 8003730:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003734:	0014001a 	.word	0x0014001a
 8003738:	001a0166 	.word	0x001a0166
 800373c:	001a001a 	.word	0x001a001a
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003740:	2101      	movs	r1, #1
 8003742:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003746:	f7ff fcd1 	bl	80030ec <RCCEx_PLL3_Config>
 800374a:	e7e0      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800374c:	2601      	movs	r6, #1
 800374e:	4634      	mov	r4, r6
 8003750:	e7e6      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x548>
      status = ret;
 8003752:	4626      	mov	r6, r4
 8003754:	e7e4      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x548>
 8003756:	bf00      	nop
 8003758:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800375c:	2101      	movs	r1, #1
 800375e:	f105 0008 	add.w	r0, r5, #8
 8003762:	f7ff fc4d 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003766:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8003768:	2c00      	cmp	r4, #0
 800376a:	f040 8152 	bne.w	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800376e:	4aaa      	ldr	r2, [pc, #680]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003770:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 8003774:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003776:	f023 0307 	bic.w	r3, r3, #7
 800377a:	430b      	orrs	r3, r1
 800377c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800377e:	682b      	ldr	r3, [r5, #0]
 8003780:	069b      	lsls	r3, r3, #26
 8003782:	d510      	bpl.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003784:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8003788:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800378c:	f000 8160 	beq.w	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x878>
 8003790:	f200 8144 	bhi.w	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x844>
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 814a 	beq.w	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x856>
 800379a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800379e:	f000 8150 	beq.w	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x86a>
 80037a2:	2601      	movs	r6, #1
 80037a4:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80037a6:	682b      	ldr	r3, [r5, #0]
 80037a8:	065f      	lsls	r7, r3, #25
 80037aa:	d510      	bpl.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80037ac:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 80037b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037b4:	f000 816e 	beq.w	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80037b8:	f200 8152 	bhi.w	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x888>
 80037bc:	2b00      	cmp	r3, #0
 80037be:	f000 8158 	beq.w	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80037c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c6:	f000 815e 	beq.w	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 80037ca:	2601      	movs	r6, #1
 80037cc:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80037ce:	682b      	ldr	r3, [r5, #0]
 80037d0:	0618      	lsls	r0, r3, #24
 80037d2:	d510      	bpl.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80037d4:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 80037d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037dc:	f000 817c 	beq.w	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x900>
 80037e0:	f200 8160 	bhi.w	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 8166 	beq.w	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 80037ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ee:	f000 816c 	beq.w	8003aca <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 80037f2:	2601      	movs	r6, #1
 80037f4:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80037f6:	682b      	ldr	r3, [r5, #0]
 80037f8:	0719      	lsls	r1, r3, #28
 80037fa:	d514      	bpl.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x64e>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80037fc:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 8003800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003804:	d107      	bne.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x63e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003806:	2102      	movs	r1, #2
 8003808:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800380c:	f7ff fc6e 	bl	80030ec <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8003810:	2800      	cmp	r0, #0
 8003812:	bf18      	it	ne
 8003814:	2601      	movne	r6, #1
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003816:	4a80      	ldr	r2, [pc, #512]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003818:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 800381c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800381e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003822:	430b      	orrs	r3, r1
 8003824:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003826:	682b      	ldr	r3, [r5, #0]
 8003828:	06da      	lsls	r2, r3, #27
 800382a:	d514      	bpl.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800382c:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8003830:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003834:	d107      	bne.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x66e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003836:	2102      	movs	r1, #2
 8003838:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800383c:	f7ff fc56 	bl	80030ec <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8003840:	2800      	cmp	r0, #0
 8003842:	bf18      	it	ne
 8003844:	2601      	movne	r6, #1
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003846:	4a74      	ldr	r2, [pc, #464]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003848:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 800384c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800384e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003852:	430b      	orrs	r3, r1
 8003854:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003856:	682b      	ldr	r3, [r5, #0]
 8003858:	031b      	lsls	r3, r3, #12
 800385a:	d51b      	bpl.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    switch (PeriphClkInit->AdcClockSelection)
 800385c:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 8003860:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8003864:	f000 8140 	beq.w	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8003868:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 800386c:	d007      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800386e:	2900      	cmp	r1, #0
 8003870:	f040 8140 	bne.w	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003874:	f105 0008 	add.w	r0, r5, #8
 8003878:	f7ff fbc2 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800387c:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 800387e:	2c00      	cmp	r4, #0
 8003880:	f040 813b 	bne.w	8003afa <HAL_RCCEx_PeriphCLKConfig+0x922>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003884:	4a64      	ldr	r2, [pc, #400]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003886:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 800388a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800388c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003890:	430b      	orrs	r3, r1
 8003892:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003894:	682b      	ldr	r3, [r5, #0]
 8003896:	035f      	lsls	r7, r3, #13
 8003898:	d50f      	bpl.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    switch (PeriphClkInit->UsbClockSelection)
 800389a:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 800389e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038a2:	f000 813b 	beq.w	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x944>
 80038a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80038aa:	f000 812d 	beq.w	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x930>
 80038ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038b2:	f000 8124 	beq.w	8003afe <HAL_RCCEx_PeriphCLKConfig+0x926>
 80038b6:	2601      	movs	r6, #1
 80038b8:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80038ba:	682b      	ldr	r3, [r5, #0]
 80038bc:	03d8      	lsls	r0, r3, #15
 80038be:	d509      	bpl.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->SdmmcClockSelection)
 80038c0:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 8133 	beq.w	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x956>
 80038c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038cc:	f000 813d 	beq.w	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x972>
 80038d0:	2601      	movs	r6, #1
 80038d2:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038d4:	682b      	ldr	r3, [r5, #0]
 80038d6:	0099      	lsls	r1, r3, #2
 80038d8:	d507      	bpl.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x712>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038da:	2102      	movs	r1, #2
 80038dc:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80038e0:	f7ff fc04 	bl	80030ec <RCCEx_PLL3_Config>
      status = HAL_ERROR;
 80038e4:	2800      	cmp	r0, #0
 80038e6:	bf18      	it	ne
 80038e8:	2601      	movne	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80038ea:	e9d5 3100 	ldrd	r3, r1, [r5]
 80038ee:	039a      	lsls	r2, r3, #14
 80038f0:	f140 8143 	bpl.w	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x9a2>
    switch (PeriphClkInit->RngClockSelection)
 80038f4:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 80038f8:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 80038fc:	f000 813f 	beq.w	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 8003900:	f200 812c 	bhi.w	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x984>
 8003904:	2800      	cmp	r0, #0
 8003906:	f000 812f 	beq.w	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x990>
 800390a:	2401      	movs	r4, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800390c:	02df      	lsls	r7, r3, #11
 800390e:	d506      	bpl.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x746>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003910:	4841      	ldr	r0, [pc, #260]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003912:	6f6e      	ldr	r6, [r5, #116]	@ 0x74
 8003914:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003916:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800391a:	4332      	orrs	r2, r6
 800391c:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800391e:	00de      	lsls	r6, r3, #3
 8003920:	d507      	bpl.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x75a>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003922:	483d      	ldr	r0, [pc, #244]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003924:	f8d5 60b8 	ldr.w	r6, [r5, #184]	@ 0xb8
 8003928:	6902      	ldr	r2, [r0, #16]
 800392a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800392e:	4332      	orrs	r2, r6
 8003930:	6102      	str	r2, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003932:	0298      	lsls	r0, r3, #10
 8003934:	d506      	bpl.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x76c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003936:	4838      	ldr	r0, [pc, #224]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003938:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
 800393a:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800393c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8003940:	4332      	orrs	r2, r6
 8003942:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003944:	005a      	lsls	r2, r3, #1
 8003946:	d509      	bpl.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x784>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003948:	4a33      	ldr	r2, [pc, #204]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800394a:	6910      	ldr	r0, [r2, #16]
 800394c:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8003950:	6110      	str	r0, [r2, #16]
 8003952:	6910      	ldr	r0, [r2, #16]
 8003954:	f8d5 60bc 	ldr.w	r6, [r5, #188]	@ 0xbc
 8003958:	4330      	orrs	r0, r6
 800395a:	6110      	str	r0, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800395c:	2b00      	cmp	r3, #0
 800395e:	da06      	bge.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x796>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003960:	482d      	ldr	r0, [pc, #180]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003962:	6d6e      	ldr	r6, [r5, #84]	@ 0x54
 8003964:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8003966:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800396a:	4332      	orrs	r2, r6
 800396c:	64c2      	str	r2, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800396e:	021f      	lsls	r7, r3, #8
 8003970:	d507      	bpl.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003972:	4a29      	ldr	r2, [pc, #164]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8003974:	f8d5 008c 	ldr.w	r0, [r5, #140]	@ 0x8c
 8003978:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800397a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800397e:	4303      	orrs	r3, r0
 8003980:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003982:	07ce      	lsls	r6, r1, #31
 8003984:	d506      	bpl.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003986:	2100      	movs	r1, #0
 8003988:	f105 0008 	add.w	r0, r5, #8
 800398c:	f7ff fb38 	bl	8003000 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8003990:	4607      	mov	r7, r0
 8003992:	b900      	cbnz	r0, 8003996 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    switch (PeriphClkInit->RngClockSelection)
 8003994:	4627      	mov	r7, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003996:	686b      	ldr	r3, [r5, #4]
 8003998:	079c      	lsls	r4, r3, #30
 800399a:	d506      	bpl.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800399c:	2101      	movs	r1, #1
 800399e:	f105 0008 	add.w	r0, r5, #8
 80039a2:	f7ff fb2d 	bl	8003000 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80039a6:	4606      	mov	r6, r0
 80039a8:	b900      	cbnz	r0, 80039ac <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    switch (PeriphClkInit->RngClockSelection)
 80039aa:	463e      	mov	r6, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80039ac:	686b      	ldr	r3, [r5, #4]
 80039ae:	0758      	lsls	r0, r3, #29
 80039b0:	d506      	bpl.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039b2:	2102      	movs	r1, #2
 80039b4:	f105 0008 	add.w	r0, r5, #8
 80039b8:	f7ff fb22 	bl	8003000 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80039bc:	4604      	mov	r4, r0
 80039be:	b900      	cbnz	r0, 80039c2 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    switch (PeriphClkInit->RngClockSelection)
 80039c0:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80039c2:	686b      	ldr	r3, [r5, #4]
 80039c4:	0719      	lsls	r1, r3, #28
 80039c6:	d506      	bpl.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039c8:	2100      	movs	r1, #0
 80039ca:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80039ce:	f7ff fb8d 	bl	80030ec <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80039d2:	4606      	mov	r6, r0
 80039d4:	b900      	cbnz	r0, 80039d8 <HAL_RCCEx_PeriphCLKConfig+0x800>
    switch (PeriphClkInit->RngClockSelection)
 80039d6:	4626      	mov	r6, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80039d8:	686b      	ldr	r3, [r5, #4]
 80039da:	06da      	lsls	r2, r3, #27
 80039dc:	d506      	bpl.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x814>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039de:	2101      	movs	r1, #1
 80039e0:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80039e4:	f7ff fb82 	bl	80030ec <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80039e8:	4604      	mov	r4, r0
 80039ea:	b900      	cbnz	r0, 80039ee <HAL_RCCEx_PeriphCLKConfig+0x816>
    switch (PeriphClkInit->RngClockSelection)
 80039ec:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80039ee:	686b      	ldr	r3, [r5, #4]
 80039f0:	069b      	lsls	r3, r3, #26
 80039f2:	f100 80ca 	bmi.w	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
  if (status == HAL_OK)
 80039f6:	1e20      	subs	r0, r4, #0
 80039f8:	bf18      	it	ne
 80039fa:	2001      	movne	r0, #1
}
 80039fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a00:	2101      	movs	r1, #1
 8003a02:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003a06:	f7ff fb71 	bl	80030ec <RCCEx_PLL3_Config>
 8003a0a:	e6ac      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x58e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003a0c:	2601      	movs	r6, #1
 8003a0e:	4634      	mov	r4, r6
 8003a10:	e6b5      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      status = ret;
 8003a12:	4626      	mov	r6, r4
 8003a14:	e6b3      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003a16:	bf00      	nop
 8003a18:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003a1c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003a20:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003a24:	d003      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x856>
 8003a26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a2a:	f47f aeba 	bne.w	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    if (ret == HAL_OK)
 8003a2e:	b9ac      	cbnz	r4, 8003a5c <HAL_RCCEx_PeriphCLKConfig+0x884>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a30:	4a5b      	ldr	r2, [pc, #364]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003a32:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 8003a36:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003a38:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003a3c:	430b      	orrs	r3, r1
 8003a3e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a40:	e6b1      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a42:	2100      	movs	r1, #0
 8003a44:	f105 0008 	add.w	r0, r5, #8
 8003a48:	f7ff fada 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a4c:	4604      	mov	r4, r0
        break;
 8003a4e:	e7ee      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x856>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a50:	2102      	movs	r1, #2
 8003a52:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003a56:	f7ff fb49 	bl	80030ec <RCCEx_PLL3_Config>
 8003a5a:	e7f7      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x874>
      status = ret;
 8003a5c:	4626      	mov	r6, r4
 8003a5e:	e6a2      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003a60:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003a64:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 8003a68:	d003      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8003a6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a6e:	f47f aeac 	bne.w	80037ca <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    if (ret == HAL_OK)
 8003a72:	b9ac      	cbnz	r4, 8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a74:	4a4a      	ldr	r2, [pc, #296]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003a76:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 8003a7a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003a7c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8003a80:	430b      	orrs	r3, r1
 8003a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a84:	e6a3      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x5f6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a86:	2100      	movs	r1, #0
 8003a88:	f105 0008 	add.w	r0, r5, #8
 8003a8c:	f7ff fab8 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a90:	4604      	mov	r4, r0
        break;
 8003a92:	e7ee      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a94:	2102      	movs	r1, #2
 8003a96:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003a9a:	f7ff fb27 	bl	80030ec <RCCEx_PLL3_Config>
 8003a9e:	e7f7      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      status = ret;
 8003aa0:	4626      	mov	r6, r4
 8003aa2:	e694      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003aa4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003aa8:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8003aac:	d003      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8003aae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003ab2:	f47f ae9e 	bne.w	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x61a>
    if (ret == HAL_OK)
 8003ab6:	b9ac      	cbnz	r4, 8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003ab8:	4a39      	ldr	r2, [pc, #228]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003aba:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 8003abe:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003ac0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003ac4:	430b      	orrs	r3, r1
 8003ac6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ac8:	e695      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003aca:	2100      	movs	r1, #0
 8003acc:	f105 0008 	add.w	r0, r5, #8
 8003ad0:	f7ff fa96 	bl	8003000 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ad4:	4604      	mov	r4, r0
        break;
 8003ad6:	e7ee      	b.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ad8:	2102      	movs	r1, #2
 8003ada:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003ade:	f7ff fb05 	bl	80030ec <RCCEx_PLL3_Config>
 8003ae2:	e7f7      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
      status = ret;
 8003ae4:	4626      	mov	r6, r4
 8003ae6:	e686      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ae8:	2102      	movs	r1, #2
 8003aea:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003aee:	f7ff fafd 	bl	80030ec <RCCEx_PLL3_Config>
 8003af2:	e6c3      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
    switch (PeriphClkInit->AdcClockSelection)
 8003af4:	2601      	movs	r6, #1
 8003af6:	4634      	mov	r4, r6
 8003af8:	e6cc      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      status = ret;
 8003afa:	4626      	mov	r6, r4
 8003afc:	e6ca      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003afe:	4a28      	ldr	r2, [pc, #160]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003b00:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003b02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b06:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003b08:	b97c      	cbnz	r4, 8003b2a <HAL_RCCEx_PeriphCLKConfig+0x952>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b0a:	4a25      	ldr	r2, [pc, #148]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003b0c:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 8003b10:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003b12:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003b16:	430b      	orrs	r3, r1
 8003b18:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b1a:	e6ce      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003b22:	f7ff fae3 	bl	80030ec <RCCEx_PLL3_Config>
 8003b26:	4604      	mov	r4, r0
        break;
 8003b28:	e7ee      	b.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x930>
      status = ret;
 8003b2a:	4626      	mov	r6, r4
 8003b2c:	e6c5      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003b30:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003b32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b36:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003b38:	b974      	cbnz	r4, 8003b58 <HAL_RCCEx_PeriphCLKConfig+0x980>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003b3a:	4a19      	ldr	r2, [pc, #100]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003b3c:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8003b3e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b44:	430b      	orrs	r3, r1
 8003b46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b48:	e6c4      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b4a:	2102      	movs	r1, #2
 8003b4c:	f105 0008 	add.w	r0, r5, #8
 8003b50:	f7ff fa56 	bl	8003000 <RCCEx_PLL2_Config>
 8003b54:	4604      	mov	r4, r0
        break;
 8003b56:	e7ef      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 8003b58:	4626      	mov	r6, r4
 8003b5a:	e6bb      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->RngClockSelection)
 8003b5c:	f420 7280 	bic.w	r2, r0, #256	@ 0x100
 8003b60:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8003b64:	f47f aed1 	bne.w	800390a <HAL_RCCEx_PeriphCLKConfig+0x732>
    if (ret == HAL_OK)
 8003b68:	2c00      	cmp	r4, #0
 8003b6a:	f47f aecf 	bne.w	800390c <HAL_RCCEx_PeriphCLKConfig+0x734>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b6e:	4c0c      	ldr	r4, [pc, #48]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003b70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003b72:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003b76:	4302      	orrs	r2, r0
 8003b78:	6562      	str	r2, [r4, #84]	@ 0x54
      status = HAL_ERROR;
 8003b7a:	4634      	mov	r4, r6
 8003b7c:	e6c6      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x734>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b7e:	4f08      	ldr	r7, [pc, #32]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003b80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b82:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003b86:	62fa      	str	r2, [r7, #44]	@ 0x2c
        break;
 8003b88:	e7ee      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x990>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b8a:	2102      	movs	r1, #2
 8003b8c:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8003b90:	f7ff faac 	bl	80030ec <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8003b94:	2800      	cmp	r0, #0
 8003b96:	f43f af2e 	beq.w	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x81e>
  return HAL_ERROR;
 8003b9a:	2001      	movs	r0, #1
 8003b9c:	e72e      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x824>
 8003b9e:	bf00      	nop
 8003ba0:	58024400 	.word	0x58024400

08003ba4 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8003ba4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003ba6:	f7ff f9bb 	bl	8002f20 <HAL_RCC_GetHCLKFreq>
 8003baa:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8003bac:	4a05      	ldr	r2, [pc, #20]	@ (8003bc4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8003bae:	6a1b      	ldr	r3, [r3, #32]
 8003bb0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003bb4:	5cd3      	ldrb	r3, [r2, r3]
 8003bb6:	f003 031f 	and.w	r3, r3, #31
}
 8003bba:	40d8      	lsrs	r0, r3
 8003bbc:	bd08      	pop	{r3, pc}
 8003bbe:	bf00      	nop
 8003bc0:	58024400 	.word	0x58024400
 8003bc4:	0800d24c 	.word	0x0800d24c

08003bc8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bc8:	494f      	ldr	r1, [pc, #316]	@ (8003d08 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8003bca:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bcc:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003bce:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003bd0:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll2m != 0U)
 8003bd2:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003bd6:	f3c6 3305 	ubfx	r3, r6, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003bda:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 8003bdc:	f000 8090 	beq.w	8003d00 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003be0:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003be4:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003be8:	f3c5 1200 	ubfx	r2, r5, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bec:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003bf4:	4353      	muls	r3, r2
    switch (pllsource)
 8003bf6:	2c01      	cmp	r4, #1
 8003bf8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bfc:	ee06 3a90 	vmov	s13, r3
 8003c00:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8003c04:	d06e      	beq.n	8003ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 8003c06:	2c02      	cmp	r4, #2
 8003c08:	d05e      	beq.n	8003cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 8003c0a:	2c00      	cmp	r4, #0
 8003c0c:	d16a      	bne.n	8003ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c0e:	680b      	ldr	r3, [r1, #0]
 8003c10:	069b      	lsls	r3, r3, #26
 8003c12:	d547      	bpl.n	8003ca4 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c14:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c16:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c18:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8003c1c:	4a3b      	ldr	r2, [pc, #236]	@ (8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c22:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c24:	ee07 2a90 	vmov	s15, r2
 8003c28:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003c2c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8003c30:	ee07 3a10 	vmov	s14, r3
 8003c34:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c38:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003c3c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003c40:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003c44:	4a30      	ldr	r2, [pc, #192]	@ (8003d08 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8003c46:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003c48:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003c4c:	ee07 3a10 	vmov	s14, r3
 8003c50:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c54:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003c58:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c5c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003c60:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003c64:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003c66:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003c6a:	ee07 3a10 	vmov	s14, r3
 8003c6e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c72:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003c76:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c7a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003c7e:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003c82:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003c84:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003c88:	ee06 3a90 	vmov	s13, r3
 8003c8c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003c90:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003c94:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003c98:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8003c9c:	ee17 3a90 	vmov	r3, s15
 8003ca0:	6083      	str	r3, [r0, #8]
}
 8003ca2:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003ca4:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003ca6:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8003d10 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8003caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cae:	ee07 3a90 	vmov	s15, r3
 8003cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cba:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003cbe:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8003cc2:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8003cc6:	e7bd      	b.n	8003c44 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003cc8:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003cca:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8003d14 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8003cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd2:	ee07 3a90 	vmov	s15, r3
 8003cd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cde:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003ce2:	e7ec      	b.n	8003cbe <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003ce4:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003ce6:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8003d18 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8003cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cee:	ee07 3a90 	vmov	s15, r3
 8003cf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cfa:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003cfe:	e7de      	b.n	8003cbe <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003d00:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003d04:	e7cc      	b.n	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 8003d06:	bf00      	nop
 8003d08:	58024400 	.word	0x58024400
 8003d0c:	03d09000 	.word	0x03d09000
 8003d10:	4c742400 	.word	0x4c742400
 8003d14:	4af42400 	.word	0x4af42400
 8003d18:	4a742400 	.word	0x4a742400

08003d1c <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d1c:	494f      	ldr	r1, [pc, #316]	@ (8003e5c <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8003d1e:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d20:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003d22:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003d24:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll3m != 0U)
 8003d26:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003d2a:	f3c6 5305 	ubfx	r3, r6, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003d2e:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 8003d30:	f000 8090 	beq.w	8003e54 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d34:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003d38:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003d3c:	f3c5 2200 	ubfx	r2, r5, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d40:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003d48:	4353      	muls	r3, r2
    switch (pllsource)
 8003d4a:	2c01      	cmp	r4, #1
 8003d4c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d50:	ee06 3a90 	vmov	s13, r3
 8003d54:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8003d58:	d06e      	beq.n	8003e38 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 8003d5a:	2c02      	cmp	r4, #2
 8003d5c:	d05e      	beq.n	8003e1c <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8003d5e:	2c00      	cmp	r4, #0
 8003d60:	d16a      	bne.n	8003e38 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d62:	680b      	ldr	r3, [r1, #0]
 8003d64:	069b      	lsls	r3, r3, #26
 8003d66:	d547      	bpl.n	8003df8 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d68:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d6c:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8003d70:	4a3b      	ldr	r2, [pc, #236]	@ (8003e60 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d76:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d78:	ee07 2a90 	vmov	s15, r2
 8003d7c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003d80:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8003d84:	ee07 3a10 	vmov	s14, r3
 8003d88:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003d8c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003d90:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003d94:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003d98:	4a30      	ldr	r2, [pc, #192]	@ (8003e5c <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8003d9a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003d9c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003da0:	ee07 3a10 	vmov	s14, r3
 8003da4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003da8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003dac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003db0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003db4:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003db8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003dba:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003dbe:	ee07 3a10 	vmov	s14, r3
 8003dc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003dc6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003dca:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003dce:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003dd2:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003dd6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003dd8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003ddc:	ee06 3a90 	vmov	s13, r3
 8003de0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003de4:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003de8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003dec:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8003df0:	ee17 3a90 	vmov	r3, s15
 8003df4:	6083      	str	r3, [r0, #8]
}
 8003df6:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003df8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003dfa:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8003e64 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8003dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e02:	ee07 3a90 	vmov	s15, r3
 8003e06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e0e:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e12:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8003e16:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8003e1a:	e7bd      	b.n	8003d98 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e1c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003e1e:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8003e68 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8003e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e26:	ee07 3a90 	vmov	s15, r3
 8003e2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e32:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003e36:	e7ec      	b.n	8003e12 <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e38:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003e3a:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8003e6c <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8003e3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e42:	ee07 3a90 	vmov	s15, r3
 8003e46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e4e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003e52:	e7de      	b.n	8003e12 <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003e54:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003e58:	e7cc      	b.n	8003df4 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8003e5a:	bf00      	nop
 8003e5c:	58024400 	.word	0x58024400
 8003e60:	03d09000 	.word	0x03d09000
 8003e64:	4c742400 	.word	0x4c742400
 8003e68:	4af42400 	.word	0x4af42400
 8003e6c:	4a742400 	.word	0x4a742400

08003e70 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e70:	494f      	ldr	r1, [pc, #316]	@ (8003fb0 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 8003e72:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e74:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8003e76:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8003e78:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll1m != 0U)
 8003e7a:	f416 7f7c 	tst.w	r6, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8003e7e:	f3c6 1305 	ubfx	r3, r6, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003e82:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  if (pll1m != 0U)
 8003e84:	f000 8090 	beq.w	8003fa8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e88:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003e8c:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8003e90:	f005 0201 	and.w	r2, r5, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e94:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003e9c:	4353      	muls	r3, r2
    switch (pllsource)
 8003e9e:	2c01      	cmp	r4, #1
 8003ea0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ea4:	ee06 3a90 	vmov	s13, r3
 8003ea8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8003eac:	d04e      	beq.n	8003f4c <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 8003eae:	2c02      	cmp	r4, #2
 8003eb0:	d05e      	beq.n	8003f70 <HAL_RCCEx_GetPLL1ClockFreq+0x100>
 8003eb2:	2c00      	cmp	r4, #0
 8003eb4:	d16a      	bne.n	8003f8c <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003eb6:	680b      	ldr	r3, [r1, #0]
 8003eb8:	069b      	lsls	r3, r3, #26
 8003eba:	d567      	bpl.n	8003f8c <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ebc:	680a      	ldr	r2, [r1, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ebe:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ec0:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8003ec4:	4a3b      	ldr	r2, [pc, #236]	@ (8003fb4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003eca:	40ca      	lsrs	r2, r1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ecc:	ee07 2a90 	vmov	s15, r2
 8003ed0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003ed4:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8003ed8:	ee07 3a10 	vmov	s14, r3
 8003edc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003ee0:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003ee4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003ee8:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8003eec:	4a30      	ldr	r2, [pc, #192]	@ (8003fb0 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8003eee:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003ef0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003ef4:	ee07 3a10 	vmov	s14, r3
 8003ef8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003efc:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003f00:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003f04:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003f08:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8003f0c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003f0e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003f12:	ee07 3a10 	vmov	s14, r3
 8003f16:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003f1a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003f1e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003f22:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003f26:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8003f2a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003f2c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003f30:	ee06 3a90 	vmov	s13, r3
 8003f34:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003f38:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003f3c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003f40:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8003f44:	ee17 3a90 	vmov	r3, s15
 8003f48:	6083      	str	r3, [r0, #8]
}
 8003f4a:	bd70      	pop	{r4, r5, r6, pc}
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f4c:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8003f4e:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8003fb8 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8003f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f56:	ee07 3a90 	vmov	s15, r3
 8003f5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f62:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f66:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8003f6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8003f6e:	e7bd      	b.n	8003eec <HAL_RCCEx_GetPLL1ClockFreq+0x7c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f70:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8003f72:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8003fbc <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8003f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f86:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003f8a:	e7ec      	b.n	8003f66 <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f8c:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8003f8e:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8003fc0 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8003f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f96:	ee07 3a90 	vmov	s15, r3
 8003f9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fa2:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003fa6:	e7de      	b.n	8003f66 <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003fa8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8003fac:	e7cc      	b.n	8003f48 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8003fae:	bf00      	nop
 8003fb0:	58024400 	.word	0x58024400
 8003fb4:	03d09000 	.word	0x03d09000
 8003fb8:	4a742400 	.word	0x4a742400
 8003fbc:	4af42400 	.word	0x4af42400
 8003fc0:	4c742400 	.word	0x4c742400

08003fc4 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8003fc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8003fc6:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8003fca:	430b      	orrs	r3, r1
 8003fcc:	d115      	bne.n	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0x36>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8003fce:	4b9d      	ldr	r3, [pc, #628]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003fd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003fd2:	f002 0207 	and.w	r2, r2, #7
    switch (saiclocksource)
 8003fd6:	2a04      	cmp	r2, #4
 8003fd8:	d82d      	bhi.n	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8003fda:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003fde:	001c      	.short	0x001c
 8003fe0:	000500e1 	.word	0x000500e1
 8003fe4:	00410151 	.word	0x00410151
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003fe8:	6818      	ldr	r0, [r3, #0]
 8003fea:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8003fee:	f000 80df 	beq.w	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003ff2:	a801      	add	r0, sp, #4
 8003ff4:	f7ff fe92 	bl	8003d1c <HAL_RCCEx_GetPLL3ClockFreq>
 8003ff8:	e0d9      	b.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8003ffa:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8003ffe:	430b      	orrs	r3, r1
 8004000:	d11b      	bne.n	800403a <HAL_RCCEx_GetPeriphCLKFreq+0x76>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004002:	4b90      	ldr	r3, [pc, #576]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8004004:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004006:	f402 72e0 	and.w	r2, r2, #448	@ 0x1c0
    switch (saiclocksource)
 800400a:	2a80      	cmp	r2, #128	@ 0x80
 800400c:	d0ec      	beq.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 800400e:	d80c      	bhi.n	800402a <HAL_RCCEx_GetPeriphCLKFreq+0x66>
    switch (srcclk)
 8004010:	2a00      	cmp	r2, #0
 8004012:	f040 80c5 	bne.w	80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004016:	6818      	ldr	r0, [r3, #0]
 8004018:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800401c:	f000 80c8 	beq.w	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004020:	a801      	add	r0, sp, #4
 8004022:	f7ff ff25 	bl	8003e70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004026:	9802      	ldr	r0, [sp, #8]
 8004028:	e0c2      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
    switch (saiclocksource)
 800402a:	2ac0      	cmp	r2, #192	@ 0xc0
 800402c:	f000 8128 	beq.w	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8004030:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    switch (saiclocksource)
 8004034:	d014      	beq.n	8004060 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
          frequency = 0;
 8004036:	2000      	movs	r0, #0
 8004038:	e0ba      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800403a:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 800403e:	430b      	orrs	r3, r1
 8004040:	d12e      	bne.n	80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8004042:	4b80      	ldr	r3, [pc, #512]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8004044:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004046:	f402 0260 	and.w	r2, r2, #14680064	@ 0xe00000
    switch (saiclocksource)
 800404a:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 800404e:	d0cb      	beq.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8004050:	d9de      	bls.n	8004010 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
 8004052:	f5b2 0fc0 	cmp.w	r2, #6291456	@ 0x600000
 8004056:	f000 8113 	beq.w	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 800405a:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 800405e:	e7e9      	b.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004060:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004062:	6819      	ldr	r1, [r3, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004064:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004068:	0748      	lsls	r0, r1, #29
 800406a:	d506      	bpl.n	800407a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800406c:	b92a      	cbnz	r2, 800407a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800406e:	681b      	ldr	r3, [r3, #0]
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004070:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004074:	4874      	ldr	r0, [pc, #464]	@ (8004248 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004076:	40d8      	lsrs	r0, r3
 8004078:	e09a      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800407a:	4b72      	ldr	r3, [pc, #456]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800407c:	6819      	ldr	r1, [r3, #0]
 800407e:	05c9      	lsls	r1, r1, #23
 8004080:	d503      	bpl.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8004082:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 8004086:	f000 80fd 	beq.w	8004284 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004090:	f000 808e 	beq.w	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          frequency = 0;
 8004094:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8004098:	486c      	ldr	r0, [pc, #432]	@ (800424c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800409a:	bf18      	it	ne
 800409c:	2000      	movne	r0, #0
 800409e:	e087      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80040a0:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 80040a4:	430b      	orrs	r3, r1
 80040a6:	d11f      	bne.n	80040e8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80040a8:	4b66      	ldr	r3, [pc, #408]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80040aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80040ac:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
    switch (saiclocksource)
 80040b0:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 80040b4:	d098      	beq.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 80040b6:	d9ab      	bls.n	8004010 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
 80040b8:	f1b2 7f40 	cmp.w	r2, #50331648	@ 0x3000000
 80040bc:	f000 80e0 	beq.w	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 80040c0:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
    switch (srcclk)
 80040c4:	d1b7      	bne.n	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80040c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80040c8:	6819      	ldr	r1, [r3, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80040ca:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040ce:	681b      	ldr	r3, [r3, #0]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80040d0:	0748      	lsls	r0, r1, #29
 80040d2:	d501      	bpl.n	80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 80040d4:	2a00      	cmp	r2, #0
 80040d6:	d0cb      	beq.n	8004070 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80040d8:	05d9      	lsls	r1, r3, #23
 80040da:	d503      	bpl.n	80040e4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80040dc:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 80040e0:	f000 80d0 	beq.w	8004284 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80040e4:	4b57      	ldr	r3, [pc, #348]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80040e6:	e7d0      	b.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80040e8:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 80040ec:	430b      	orrs	r3, r1
 80040ee:	d10f      	bne.n	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80040f0:	4b54      	ldr	r3, [pc, #336]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80040f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040f4:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
    switch (srcclk)
 80040f8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80040fc:	f43f af74 	beq.w	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8004100:	d986      	bls.n	8004010 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
 8004102:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 8004106:	f000 80bb 	beq.w	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 800410a:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 800410e:	e7d9      	b.n	80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004110:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 8004114:	430b      	orrs	r3, r1
 8004116:	d132      	bne.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004118:	4a4a      	ldr	r2, [pc, #296]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800411a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800411c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8004120:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004124:	f000 8081 	beq.w	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8004128:	d80d      	bhi.n	8004146 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 800412a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800412e:	d016      	beq.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8004130:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004134:	d01b      	beq.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8004136:	2b00      	cmp	r3, #0
 8004138:	f47f af7d 	bne.w	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
}
 800413c:	b005      	add	sp, #20
 800413e:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8004142:	f7fe bf0f 	b.w	8002f64 <HAL_RCC_GetPCLK1Freq>
    switch (srcclk)
 8004146:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800414a:	d074      	beq.n	8004236 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800414c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
    switch (srcclk)
 8004150:	f47f af71 	bne.w	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004154:	6810      	ldr	r0, [r2, #0]
          frequency = HSE_VALUE;
 8004156:	4b3d      	ldr	r3, [pc, #244]	@ (800424c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8004158:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800415c:	e06f      	b.n	800423e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800415e:	6810      	ldr	r0, [r2, #0]
 8004160:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004164:	d024      	beq.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004166:	a801      	add	r0, sp, #4
 8004168:	f7ff fd2e 	bl	8003bc8 <HAL_RCCEx_GetPLL2ClockFreq>
 800416c:	e75b      	b.n	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800416e:	6810      	ldr	r0, [r2, #0]
 8004170:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004174:	d01c      	beq.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004176:	a801      	add	r0, sp, #4
 8004178:	f7ff fdd0 	bl	8003d1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800417c:	e753      	b.n	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800417e:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8004182:	430b      	orrs	r3, r1
 8004184:	d120      	bne.n	80041c8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004186:	4b2f      	ldr	r3, [pc, #188]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8004188:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800418a:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
    switch (srcclk)
 800418e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8004192:	d010      	beq.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8004194:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8004198:	d095      	beq.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
 800419a:	2a00      	cmp	r2, #0
 800419c:	f47f af4b 	bne.w	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80041a0:	6818      	ldr	r0, [r3, #0]
 80041a2:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80041a6:	d003      	beq.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041a8:	a801      	add	r0, sp, #4
 80041aa:	f7ff fd0d 	bl	8003bc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80041ae:	9801      	ldr	r0, [sp, #4]
}
 80041b0:	b005      	add	sp, #20
 80041b2:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80041b6:	6818      	ldr	r0, [r3, #0]
 80041b8:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80041bc:	d0f8      	beq.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80041be:	a801      	add	r0, sp, #4
 80041c0:	f7ff fdac 	bl	8003d1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80041c4:	9803      	ldr	r0, [sp, #12]
 80041c6:	e7f3      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80041c8:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 80041cc:	430b      	orrs	r3, r1
 80041ce:	d10c      	bne.n	80041ea <HAL_RCCEx_GetPeriphCLKFreq+0x226>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80041d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80041d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 80041d4:	03d2      	lsls	r2, r2, #15
 80041d6:	f57f af1e 	bpl.w	8004016 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80041e0:	d0e6      	beq.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041e2:	a801      	add	r0, sp, #4
 80041e4:	f7ff fcf0 	bl	8003bc8 <HAL_RCCEx_GetPLL2ClockFreq>
 80041e8:	e7ec      	b.n	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80041ea:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 80041ee:	430b      	orrs	r3, r1
 80041f0:	d130      	bne.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80041f2:	4a14      	ldr	r2, [pc, #80]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80041f4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80041f6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 80041fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041fe:	d014      	beq.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8004200:	d80d      	bhi.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8004202:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004206:	d0aa      	beq.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8004208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800420c:	d0af      	beq.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800420e:	2b00      	cmp	r3, #0
 8004210:	f47f af11 	bne.w	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
}
 8004214:	b005      	add	sp, #20
 8004216:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800421a:	f7ff bcc3 	b.w	8003ba4 <HAL_RCCEx_GetD3PCLK1Freq>
    switch (srcclk)
 800421e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004222:	d008      	beq.n	8004236 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8004224:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004228:	e792      	b.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800422a:	6810      	ldr	r0, [r2, #0]
 800422c:	f010 0004 	ands.w	r0, r0, #4
 8004230:	d0be      	beq.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004232:	6813      	ldr	r3, [r2, #0]
 8004234:	e71c      	b.n	8004070 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004236:	6810      	ldr	r0, [r2, #0]
          frequency = CSI_VALUE;
 8004238:	4b05      	ldr	r3, [pc, #20]	@ (8004250 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800423a:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
          frequency = HSE_VALUE;
 800423e:	bf18      	it	ne
 8004240:	4618      	movne	r0, r3
 8004242:	e7b5      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
 8004244:	58024400 	.word	0x58024400
 8004248:	03d09000 	.word	0x03d09000
 800424c:	007a1200 	.word	0x007a1200
 8004250:	003d0900 	.word	0x003d0900
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8004254:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8004258:	4308      	orrs	r0, r1
 800425a:	f47f aeec 	bne.w	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800425e:	4a0a      	ldr	r2, [pc, #40]	@ (8004288 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004260:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004262:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8004266:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800426a:	d007      	beq.n	800427c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800426c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004270:	f43f af75 	beq.w	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8004274:	2b00      	cmp	r3, #0
 8004276:	f47f aede 	bne.w	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 800427a:	e76b      	b.n	8004154 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800427c:	6810      	ldr	r0, [r2, #0]
 800427e:	e6cb      	b.n	8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        frequency = EXTERNAL_CLOCK_VALUE;
 8004280:	4802      	ldr	r0, [pc, #8]	@ (800428c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004282:	e795      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          frequency = CSI_VALUE;
 8004284:	4802      	ldr	r0, [pc, #8]	@ (8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004286:	e793      	b.n	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
 8004288:	58024400 	.word	0x58024400
 800428c:	00bb8000 	.word	0x00bb8000
 8004290:	003d0900 	.word	0x003d0900

08004294 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004294:	b538      	push	{r3, r4, r5, lr}

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004296:	4a0a      	ldr	r2, [pc, #40]	@ (80042c0 <HAL_RTC_WaitForSynchro+0x2c>)
{
 8004298:	4604      	mov	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800429a:	6803      	ldr	r3, [r0, #0]
 800429c:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800429e:	f7fd f90b 	bl	80014b8 <HAL_GetTick>
 80042a2:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80042a4:	6823      	ldr	r3, [r4, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	069b      	lsls	r3, r3, #26
 80042aa:	d501      	bpl.n	80042b0 <HAL_RTC_WaitForSynchro+0x1c>
      {
        return HAL_TIMEOUT;
      }
    }

  return HAL_OK;
 80042ac:	2000      	movs	r0, #0
}
 80042ae:	bd38      	pop	{r3, r4, r5, pc}
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80042b0:	f7fd f902 	bl	80014b8 <HAL_GetTick>
 80042b4:	1b40      	subs	r0, r0, r5
 80042b6:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80042ba:	d9f3      	bls.n	80042a4 <HAL_RTC_WaitForSynchro+0x10>
        return HAL_TIMEOUT;
 80042bc:	2003      	movs	r0, #3
 80042be:	e7f6      	b.n	80042ae <HAL_RTC_WaitForSynchro+0x1a>
 80042c0:	0003ff5f 	.word	0x0003ff5f

080042c4 <RTC_EnterInitMode>:
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80042c4:	6802      	ldr	r2, [r0, #0]
{
 80042c6:	b570      	push	{r4, r5, r6, lr}
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80042c8:	68d4      	ldr	r4, [r2, #12]
{
 80042ca:	4605      	mov	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80042cc:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 80042d0:	d11a      	bne.n	8004308 <RTC_EnterInitMode+0x44>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80042d2:	f04f 33ff 	mov.w	r3, #4294967295
 80042d6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80042d8:	f7fd f8ee 	bl	80014b8 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 80042dc:	4623      	mov	r3, r4
    tickstart = HAL_GetTick();
 80042de:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80042e0:	682a      	ldr	r2, [r5, #0]
 80042e2:	68d4      	ldr	r4, [r2, #12]
 80042e4:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 80042e8:	d101      	bne.n	80042ee <RTC_EnterInitMode+0x2a>
 80042ea:	2b03      	cmp	r3, #3
 80042ec:	d101      	bne.n	80042f2 <RTC_EnterInitMode+0x2e>
      }
    }
  }

  return status;
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80042f2:	f7fd f8e1 	bl	80014b8 <HAL_GetTick>
 80042f6:	1b80      	subs	r0, r0, r6
 80042f8:	4623      	mov	r3, r4
 80042fa:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80042fe:	d9ef      	bls.n	80042e0 <RTC_EnterInitMode+0x1c>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	f885 3021 	strb.w	r3, [r5, #33]	@ 0x21
 8004306:	e7eb      	b.n	80042e0 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8004308:	2300      	movs	r3, #0
 800430a:	e7f0      	b.n	80042ee <RTC_EnterInitMode+0x2a>

0800430c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800430c:	b538      	push	{r3, r4, r5, lr}

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800430e:	4c0f      	ldr	r4, [pc, #60]	@ (800434c <RTC_ExitInitMode+0x40>)
{
 8004310:	4605      	mov	r5, r0
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004312:	68e3      	ldr	r3, [r4, #12]
 8004314:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004318:	60e3      	str	r3, [r4, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800431a:	68a3      	ldr	r3, [r4, #8]
 800431c:	069b      	lsls	r3, r3, #26
 800431e:	d406      	bmi.n	800432e <RTC_ExitInitMode+0x22>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004320:	f7ff ffb8 	bl	8004294 <HAL_RTC_WaitForSynchro>
 8004324:	b110      	cbz	r0, 800432c <RTC_ExitInitMode+0x20>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004326:	2003      	movs	r0, #3
 8004328:	f885 0021 	strb.w	r0, [r5, #33]	@ 0x21
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
  }

  return status;
}
 800432c:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800432e:	68a3      	ldr	r3, [r4, #8]
 8004330:	f023 0320 	bic.w	r3, r3, #32
 8004334:	60a3      	str	r3, [r4, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004336:	f7ff ffad 	bl	8004294 <HAL_RTC_WaitForSynchro>
 800433a:	b110      	cbz	r0, 8004342 <RTC_ExitInitMode+0x36>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800433c:	2003      	movs	r0, #3
 800433e:	f885 0021 	strb.w	r0, [r5, #33]	@ 0x21
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004342:	68a3      	ldr	r3, [r4, #8]
 8004344:	f043 0320 	orr.w	r3, r3, #32
 8004348:	60a3      	str	r3, [r4, #8]
  return status;
 800434a:	e7ef      	b.n	800432c <RTC_ExitInitMode+0x20>
 800434c:	58004000 	.word	0x58004000

08004350 <HAL_RTC_Init>:
{
 8004350:	b538      	push	{r3, r4, r5, lr}
  if(hrtc != NULL)
 8004352:	4604      	mov	r4, r0
 8004354:	2800      	cmp	r0, #0
 8004356:	d045      	beq.n	80043e4 <HAL_RTC_Init+0x94>
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004358:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800435c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004360:	b91b      	cbnz	r3, 800436a <HAL_RTC_Init+0x1a>
      hrtc->Lock = HAL_UNLOCKED;
 8004362:	f880 2020 	strb.w	r2, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 8004366:	f7fc fe8b 	bl	8001080 <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800436a:	2302      	movs	r3, #2
 800436c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004370:	6823      	ldr	r3, [r4, #0]
 8004372:	68da      	ldr	r2, [r3, #12]
 8004374:	06d2      	lsls	r2, r2, #27
 8004376:	d504      	bpl.n	8004382 <HAL_RTC_Init+0x32>
      hrtc->State = HAL_RTC_STATE_READY;
 8004378:	2301      	movs	r3, #1
 800437a:	2000      	movs	r0, #0
 800437c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 8004380:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004382:	22ca      	movs	r2, #202	@ 0xca
      status = RTC_EnterInitMode(hrtc);
 8004384:	4620      	mov	r0, r4
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004386:	625a      	str	r2, [r3, #36]	@ 0x24
 8004388:	2253      	movs	r2, #83	@ 0x53
 800438a:	625a      	str	r2, [r3, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 800438c:	f7ff ff9a 	bl	80042c4 <RTC_EnterInitMode>
      if (status == HAL_OK)
 8004390:	bb10      	cbnz	r0, 80043d8 <HAL_RTC_Init+0x88>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004392:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004394:	6920      	ldr	r0, [r4, #16]
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004396:	6893      	ldr	r3, [r2, #8]
 8004398:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800439c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043a0:	6093      	str	r3, [r2, #8]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80043a2:	6863      	ldr	r3, [r4, #4]
 80043a4:	6891      	ldr	r1, [r2, #8]
 80043a6:	4303      	orrs	r3, r0
 80043a8:	69a0      	ldr	r0, [r4, #24]
 80043aa:	4303      	orrs	r3, r0
        status = RTC_ExitInitMode(hrtc);
 80043ac:	4620      	mov	r0, r4
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80043ae:	430b      	orrs	r3, r1
 80043b0:	6093      	str	r3, [r2, #8]
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 80043b2:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 80043b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80043ba:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 80043bc:	f7ff ffa6 	bl	800430c <RTC_ExitInitMode>
      if(status == HAL_OK)
 80043c0:	b950      	cbnz	r0, 80043d8 <HAL_RTC_Init+0x88>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80043c2:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80043c4:	6965      	ldr	r5, [r4, #20]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80043c6:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80043c8:	f023 0303 	bic.w	r3, r3, #3
 80043cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80043ce:	69e3      	ldr	r3, [r4, #28]
 80043d0:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 80043d2:	432b      	orrs	r3, r5
 80043d4:	430b      	orrs	r3, r1
 80043d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	22ff      	movs	r2, #255	@ 0xff
 80043dc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 80043de:	2800      	cmp	r0, #0
 80043e0:	d0ca      	beq.n	8004378 <HAL_RTC_Init+0x28>
 80043e2:	e7cd      	b.n	8004380 <HAL_RTC_Init+0x30>
  HAL_StatusTypeDef status = HAL_ERROR;
 80043e4:	2001      	movs	r0, #1
 80043e6:	e7cb      	b.n	8004380 <HAL_RTC_Init+0x30>

080043e8 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80043e8:	0903      	lsrs	r3, r0, #4
  return (tmp + (Value & 0x0FU));
 80043ea:	f000 000f 	and.w	r0, r0, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80043ee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 80043f2:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 80043f6:	b2c0      	uxtb	r0, r0
 80043f8:	4770      	bx	lr

080043fa <HAL_RTC_GetTime>:
{
 80043fa:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80043fc:	6803      	ldr	r3, [r0, #0]
 80043fe:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004400:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004402:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004404:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004406:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800440a:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800440e:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004412:	6088      	str	r0, [r1, #8]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004414:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004418:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800441c:	704d      	strb	r5, [r1, #1]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800441e:	7008      	strb	r0, [r1, #0]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8004420:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004422:	70cb      	strb	r3, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8004424:	b952      	cbnz	r2, 800443c <HAL_RTC_GetTime+0x42>
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004426:	f7ff ffdf 	bl	80043e8 <RTC_Bcd2ToByte>
 800442a:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800442c:	4628      	mov	r0, r5
 800442e:	f7ff ffdb 	bl	80043e8 <RTC_Bcd2ToByte>
 8004432:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004434:	4620      	mov	r0, r4
 8004436:	f7ff ffd7 	bl	80043e8 <RTC_Bcd2ToByte>
 800443a:	7088      	strb	r0, [r1, #2]
}
 800443c:	2000      	movs	r0, #0
 800443e:	bd38      	pop	{r3, r4, r5, pc}

08004440 <HAL_RTC_GetDate>:
{
 8004440:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004442:	6803      	ldr	r3, [r0, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004446:	f3c3 4007 	ubfx	r0, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800444a:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800444e:	f003 043f 	and.w	r4, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004452:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004456:	70c8      	strb	r0, [r1, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004458:	704d      	strb	r5, [r1, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800445a:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800445c:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 800445e:	b952      	cbnz	r2, 8004476 <HAL_RTC_GetDate+0x36>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004460:	f7ff ffc2 	bl	80043e8 <RTC_Bcd2ToByte>
 8004464:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004466:	4628      	mov	r0, r5
 8004468:	f7ff ffbe 	bl	80043e8 <RTC_Bcd2ToByte>
 800446c:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800446e:	4620      	mov	r0, r4
 8004470:	f7ff ffba 	bl	80043e8 <RTC_Bcd2ToByte>
 8004474:	7088      	strb	r0, [r1, #2]
}
 8004476:	2000      	movs	r0, #0
 8004478:	bd38      	pop	{r3, r4, r5, pc}

0800447a <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800447a:	4770      	bx	lr

0800447c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800447c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004480:	2b01      	cmp	r3, #1
 8004482:	d133      	bne.n	80044ec <HAL_TIM_Base_Start_IT+0x70>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004484:	2302      	movs	r3, #2
 8004486:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800448a:	6803      	ldr	r3, [r0, #0]
 800448c:	68da      	ldr	r2, [r3, #12]
 800448e:	f042 0201 	orr.w	r2, r2, #1
 8004492:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004494:	4a16      	ldr	r2, [pc, #88]	@ (80044f0 <HAL_TIM_Base_Start_IT+0x74>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d01a      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x54>
 800449a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800449e:	d017      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x54>
 80044a0:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d013      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x54>
 80044a8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d00f      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x54>
 80044b0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00b      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x54>
 80044b8:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80044bc:	4293      	cmp	r3, r2
 80044be:	d007      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x54>
 80044c0:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d003      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x54>
 80044c8:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d107      	bne.n	80044e0 <HAL_TIM_Base_Start_IT+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044d0:	6899      	ldr	r1, [r3, #8]
 80044d2:	4a08      	ldr	r2, [pc, #32]	@ (80044f4 <HAL_TIM_Base_Start_IT+0x78>)
 80044d4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d6:	2a06      	cmp	r2, #6
 80044d8:	d006      	beq.n	80044e8 <HAL_TIM_Base_Start_IT+0x6c>
 80044da:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80044de:	d003      	beq.n	80044e8 <HAL_TIM_Base_Start_IT+0x6c>
    {
      __HAL_TIM_ENABLE(htim);
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	f042 0201 	orr.w	r2, r2, #1
 80044e6:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80044e8:	2000      	movs	r0, #0
 80044ea:	4770      	bx	lr
    return HAL_ERROR;
 80044ec:	2001      	movs	r0, #1
}
 80044ee:	4770      	bx	lr
 80044f0:	40010000 	.word	0x40010000
 80044f4:	00010007 	.word	0x00010007

080044f8 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80044f8:	4770      	bx	lr

080044fa <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80044fa:	4770      	bx	lr

080044fc <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80044fc:	4770      	bx	lr

080044fe <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80044fe:	4770      	bx	lr

08004500 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8004500:	6803      	ldr	r3, [r0, #0]
{
 8004502:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8004504:	68dd      	ldr	r5, [r3, #12]
{
 8004506:	4604      	mov	r4, r0
  uint32_t itflag   = htim->Instance->SR;
 8004508:	691e      	ldr	r6, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800450a:	07b2      	lsls	r2, r6, #30
 800450c:	d50d      	bpl.n	800452a <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800450e:	07a9      	lsls	r1, r5, #30
 8004510:	d50b      	bpl.n	800452a <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004512:	f06f 0202 	mvn.w	r2, #2
 8004516:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004518:	2201      	movs	r2, #1
 800451a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	079a      	lsls	r2, r3, #30
 8004520:	d075      	beq.n	800460e <HAL_TIM_IRQHandler+0x10e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004522:	f7ff ffea 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004526:	2300      	movs	r3, #0
 8004528:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800452a:	0773      	lsls	r3, r6, #29
 800452c:	d510      	bpl.n	8004550 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800452e:	0768      	lsls	r0, r5, #29
 8004530:	d50e      	bpl.n	8004550 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004532:	6823      	ldr	r3, [r4, #0]
 8004534:	f06f 0204 	mvn.w	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8004538:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800453a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800453c:	2202      	movs	r2, #2
 800453e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004546:	d068      	beq.n	800461a <HAL_TIM_IRQHandler+0x11a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004548:	f7ff ffd7 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454c:	2300      	movs	r3, #0
 800454e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004550:	0731      	lsls	r1, r6, #28
 8004552:	d50f      	bpl.n	8004574 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004554:	072a      	lsls	r2, r5, #28
 8004556:	d50d      	bpl.n	8004574 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004558:	6823      	ldr	r3, [r4, #0]
 800455a:	f06f 0208 	mvn.w	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800455e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004562:	2204      	movs	r2, #4
 8004564:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004566:	69db      	ldr	r3, [r3, #28]
 8004568:	079b      	lsls	r3, r3, #30
 800456a:	d05c      	beq.n	8004626 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800456c:	f7ff ffc5 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004570:	2300      	movs	r3, #0
 8004572:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004574:	06f1      	lsls	r1, r6, #27
 8004576:	d510      	bpl.n	800459a <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004578:	06ea      	lsls	r2, r5, #27
 800457a:	d50e      	bpl.n	800459a <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	f06f 0210 	mvn.w	r2, #16
        HAL_TIM_IC_CaptureCallback(htim);
 8004582:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004586:	2208      	movs	r2, #8
 8004588:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004590:	d04f      	beq.n	8004632 <HAL_TIM_IRQHandler+0x132>
        HAL_TIM_IC_CaptureCallback(htim);
 8004592:	f7ff ffb2 	bl	80044fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004596:	2300      	movs	r3, #0
 8004598:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800459a:	07f3      	lsls	r3, r6, #31
 800459c:	d508      	bpl.n	80045b0 <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800459e:	07e8      	lsls	r0, r5, #31
 80045a0:	d506      	bpl.n	80045b0 <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80045a8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80045ac:	f7fc fd42 	bl	8001034 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045b0:	f416 5f02 	tst.w	r6, #8320	@ 0x2080
 80045b4:	d008      	beq.n	80045c8 <HAL_TIM_IRQHandler+0xc8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045b6:	0629      	lsls	r1, r5, #24
 80045b8:	d506      	bpl.n	80045c8 <HAL_TIM_IRQHandler+0xc8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
      HAL_TIMEx_BreakCallback(htim);
 80045c0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80045c2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80045c4:	f000 f8c1 	bl	800474a <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80045c8:	05f2      	lsls	r2, r6, #23
 80045ca:	d508      	bpl.n	80045de <HAL_TIM_IRQHandler+0xde>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045cc:	062b      	lsls	r3, r5, #24
 80045ce:	d506      	bpl.n	80045de <HAL_TIM_IRQHandler+0xde>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045d0:	6823      	ldr	r3, [r4, #0]
 80045d2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
      HAL_TIMEx_Break2Callback(htim);
 80045d6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045d8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80045da:	f000 f8b7 	bl	800474c <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045de:	0670      	lsls	r0, r6, #25
 80045e0:	d508      	bpl.n	80045f4 <HAL_TIM_IRQHandler+0xf4>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045e2:	0669      	lsls	r1, r5, #25
 80045e4:	d506      	bpl.n	80045f4 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
      HAL_TIM_TriggerCallback(htim);
 80045ec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045ee:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80045f0:	f7ff ff85 	bl	80044fe <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045f4:	06b2      	lsls	r2, r6, #26
 80045f6:	d522      	bpl.n	800463e <HAL_TIM_IRQHandler+0x13e>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045f8:	06ab      	lsls	r3, r5, #26
 80045fa:	d520      	bpl.n	800463e <HAL_TIM_IRQHandler+0x13e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045fc:	6823      	ldr	r3, [r4, #0]
 80045fe:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8004602:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004604:	611a      	str	r2, [r3, #16]
}
 8004606:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 800460a:	f000 b89d 	b.w	8004748 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800460e:	f7ff ff73 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004612:	4620      	mov	r0, r4
 8004614:	f7ff ff72 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 8004618:	e785      	b.n	8004526 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461a:	f7ff ff6d 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800461e:	4620      	mov	r0, r4
 8004620:	f7ff ff6c 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 8004624:	e792      	b.n	800454c <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004626:	f7ff ff67 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800462a:	4620      	mov	r0, r4
 800462c:	f7ff ff66 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 8004630:	e79e      	b.n	8004570 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004632:	f7ff ff61 	bl	80044f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004636:	4620      	mov	r0, r4
 8004638:	f7ff ff60 	bl	80044fc <HAL_TIM_PWM_PulseFinishedCallback>
 800463c:	e7ab      	b.n	8004596 <HAL_TIM_IRQHandler+0x96>
}
 800463e:	bd70      	pop	{r4, r5, r6, pc}

08004640 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004640:	4a27      	ldr	r2, [pc, #156]	@ (80046e0 <TIM_Base_SetConfig+0xa0>)
  tmpcr1 = TIMx->CR1;
 8004642:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004644:	4290      	cmp	r0, r2
 8004646:	d012      	beq.n	800466e <TIM_Base_SetConfig+0x2e>
 8004648:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800464c:	d00f      	beq.n	800466e <TIM_Base_SetConfig+0x2e>
 800464e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8004652:	4290      	cmp	r0, r2
 8004654:	d00b      	beq.n	800466e <TIM_Base_SetConfig+0x2e>
 8004656:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800465a:	4290      	cmp	r0, r2
 800465c:	d007      	beq.n	800466e <TIM_Base_SetConfig+0x2e>
 800465e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004662:	4290      	cmp	r0, r2
 8004664:	d003      	beq.n	800466e <TIM_Base_SetConfig+0x2e>
 8004666:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800466a:	4290      	cmp	r0, r2
 800466c:	d108      	bne.n	8004680 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800466e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004672:	684a      	ldr	r2, [r1, #4]
 8004674:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004676:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800467a:	68ca      	ldr	r2, [r1, #12]
 800467c:	4313      	orrs	r3, r2
 800467e:	e00a      	b.n	8004696 <TIM_Base_SetConfig+0x56>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004680:	4a18      	ldr	r2, [pc, #96]	@ (80046e4 <TIM_Base_SetConfig+0xa4>)
 8004682:	4290      	cmp	r0, r2
 8004684:	d0f7      	beq.n	8004676 <TIM_Base_SetConfig+0x36>
 8004686:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800468a:	4290      	cmp	r0, r2
 800468c:	d0f3      	beq.n	8004676 <TIM_Base_SetConfig+0x36>
 800468e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004692:	4290      	cmp	r0, r2
 8004694:	d0ef      	beq.n	8004676 <TIM_Base_SetConfig+0x36>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004696:	694a      	ldr	r2, [r1, #20]
 8004698:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800469c:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800469e:	688a      	ldr	r2, [r1, #8]
 80046a0:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046a2:	680a      	ldr	r2, [r1, #0]
 80046a4:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046a6:	4a0e      	ldr	r2, [pc, #56]	@ (80046e0 <TIM_Base_SetConfig+0xa0>)
 80046a8:	4290      	cmp	r0, r2
 80046aa:	d00f      	beq.n	80046cc <TIM_Base_SetConfig+0x8c>
 80046ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046b0:	4290      	cmp	r0, r2
 80046b2:	d00b      	beq.n	80046cc <TIM_Base_SetConfig+0x8c>
 80046b4:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80046b8:	4290      	cmp	r0, r2
 80046ba:	d007      	beq.n	80046cc <TIM_Base_SetConfig+0x8c>
 80046bc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046c0:	4290      	cmp	r0, r2
 80046c2:	d003      	beq.n	80046cc <TIM_Base_SetConfig+0x8c>
 80046c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046c8:	4290      	cmp	r0, r2
 80046ca:	d101      	bne.n	80046d0 <TIM_Base_SetConfig+0x90>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046cc:	690a      	ldr	r2, [r1, #16]
 80046ce:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80046d0:	6802      	ldr	r2, [r0, #0]
 80046d2:	f042 0204 	orr.w	r2, r2, #4
 80046d6:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046d8:	2201      	movs	r2, #1
 80046da:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 80046dc:	6003      	str	r3, [r0, #0]
}
 80046de:	4770      	bx	lr
 80046e0:	40010000 	.word	0x40010000
 80046e4:	40014000 	.word	0x40014000

080046e8 <HAL_TIM_Base_Init>:
{
 80046e8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80046ea:	4604      	mov	r4, r0
 80046ec:	b350      	cbz	r0, 8004744 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80046ee:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80046f2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80046f6:	b91b      	cbnz	r3, 8004700 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80046f8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80046fc:	f7ff febd 	bl	800447a <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004700:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004702:	6820      	ldr	r0, [r4, #0]
 8004704:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8004706:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800470a:	f7ff ff99 	bl	8004640 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800470e:	2301      	movs	r3, #1
  return HAL_OK;
 8004710:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004712:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004716:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800471a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800471e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004722:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8004726:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800472a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800472e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004732:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8004736:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800473a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800473e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8004742:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004744:	2001      	movs	r0, #1
 8004746:	e7fc      	b.n	8004742 <HAL_TIM_Base_Init+0x5a>

08004748 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8004748:	4770      	bx	lr

0800474a <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800474a:	4770      	bx	lr

0800474c <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 800474c:	4770      	bx	lr
	...

08004750 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004750:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004752:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004754:	e852 3f00 	ldrex	r3, [r2]
 8004758:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8004760:	6802      	ldr	r2, [r0, #0]
 8004762:	2900      	cmp	r1, #0
 8004764:	d1f5      	bne.n	8004752 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004766:	4c0f      	ldr	r4, [pc, #60]	@ (80047a4 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004768:	f102 0308 	add.w	r3, r2, #8
 800476c:	e853 3f00 	ldrex	r3, [r3]
 8004770:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004772:	f102 0c08 	add.w	ip, r2, #8
 8004776:	e84c 3100 	strex	r1, r3, [ip]
 800477a:	2900      	cmp	r1, #0
 800477c:	d1f4      	bne.n	8004768 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800477e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004780:	2b01      	cmp	r3, #1
 8004782:	d107      	bne.n	8004794 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004784:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004788:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478c:	e842 3100 	strex	r1, r3, [r2]
 8004790:	2900      	cmp	r1, #0
 8004792:	d1f7      	bne.n	8004784 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004794:	2320      	movs	r3, #32
 8004796:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800479a:	2300      	movs	r3, #0
 800479c:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800479e:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80047a0:	bd10      	pop	{r4, pc}
 80047a2:	bf00      	nop
 80047a4:	effffffe 	.word	0xeffffffe

080047a8 <UART_SetConfig>:
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047a8:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047aa:	69c3      	ldr	r3, [r0, #28]
 80047ac:	6881      	ldr	r1, [r0, #8]
{
 80047ae:	b530      	push	{r4, r5, lr}
 80047b0:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047b2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047b4:	6815      	ldr	r5, [r2, #0]
{
 80047b6:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047b8:	4301      	orrs	r1, r0
 80047ba:	6960      	ldr	r0, [r4, #20]
 80047bc:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047be:	48a5      	ldr	r0, [pc, #660]	@ (8004a54 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047c0:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047c2:	4028      	ands	r0, r5
 80047c4:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047c6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047c8:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047ca:	6851      	ldr	r1, [r2, #4]
 80047cc:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80047d0:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047d2:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047d4:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047d6:	49a0      	ldr	r1, [pc, #640]	@ (8004a58 <UART_SetConfig+0x2b0>)
 80047d8:	428a      	cmp	r2, r1
    tmpreg |= huart->Init.OneBitSampling;
 80047da:	bf1c      	itt	ne
 80047dc:	6a21      	ldrne	r1, [r4, #32]
 80047de:	4308      	orrne	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047e0:	6891      	ldr	r1, [r2, #8]
 80047e2:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 80047e6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80047ea:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80047ec:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047ee:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80047f0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80047f2:	f021 010f 	bic.w	r1, r1, #15
 80047f6:	4301      	orrs	r1, r0
 80047f8:	62d1      	str	r1, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047fa:	4998      	ldr	r1, [pc, #608]	@ (8004a5c <UART_SetConfig+0x2b4>)
 80047fc:	428a      	cmp	r2, r1
 80047fe:	d112      	bne.n	8004826 <UART_SetConfig+0x7e>
 8004800:	4a97      	ldr	r2, [pc, #604]	@ (8004a60 <UART_SetConfig+0x2b8>)
 8004802:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004804:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004808:	2a18      	cmp	r2, #24
 800480a:	f000 8101 	beq.w	8004a10 <UART_SetConfig+0x268>
 800480e:	d83b      	bhi.n	8004888 <UART_SetConfig+0xe0>
 8004810:	2a08      	cmp	r2, #8
 8004812:	f000 80f5 	beq.w	8004a00 <UART_SetConfig+0x258>
 8004816:	2a10      	cmp	r2, #16
 8004818:	f000 813a 	beq.w	8004a90 <UART_SetConfig+0x2e8>
 800481c:	2a00      	cmp	r2, #0
 800481e:	f000 80e9 	beq.w	80049f4 <UART_SetConfig+0x24c>
        ret = HAL_ERROR;
 8004822:	2001      	movs	r0, #1
 8004824:	e06a      	b.n	80048fc <UART_SetConfig+0x154>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004826:	498f      	ldr	r1, [pc, #572]	@ (8004a64 <UART_SetConfig+0x2bc>)
 8004828:	428a      	cmp	r2, r1
 800482a:	d10d      	bne.n	8004848 <UART_SetConfig+0xa0>
 800482c:	4a8c      	ldr	r2, [pc, #560]	@ (8004a60 <UART_SetConfig+0x2b8>)
 800482e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004830:	f002 0207 	and.w	r2, r2, #7
 8004834:	2a05      	cmp	r2, #5
 8004836:	d8f4      	bhi.n	8004822 <UART_SetConfig+0x7a>
 8004838:	e8df f012 	tbh	[pc, r2, lsl #1]
 800483c:	00e2007e 	.word	0x00e2007e
 8004840:	00ea012a 	.word	0x00ea012a
 8004844:	002b0107 	.word	0x002b0107
 8004848:	4987      	ldr	r1, [pc, #540]	@ (8004a68 <UART_SetConfig+0x2c0>)
 800484a:	428a      	cmp	r2, r1
 800484c:	d0ee      	beq.n	800482c <UART_SetConfig+0x84>
 800484e:	4987      	ldr	r1, [pc, #540]	@ (8004a6c <UART_SetConfig+0x2c4>)
 8004850:	428a      	cmp	r2, r1
 8004852:	d0eb      	beq.n	800482c <UART_SetConfig+0x84>
 8004854:	4986      	ldr	r1, [pc, #536]	@ (8004a70 <UART_SetConfig+0x2c8>)
 8004856:	428a      	cmp	r2, r1
 8004858:	d0e8      	beq.n	800482c <UART_SetConfig+0x84>
 800485a:	4986      	ldr	r1, [pc, #536]	@ (8004a74 <UART_SetConfig+0x2cc>)
 800485c:	428a      	cmp	r2, r1
 800485e:	d0cf      	beq.n	8004800 <UART_SetConfig+0x58>
 8004860:	4985      	ldr	r1, [pc, #532]	@ (8004a78 <UART_SetConfig+0x2d0>)
 8004862:	428a      	cmp	r2, r1
 8004864:	d0e2      	beq.n	800482c <UART_SetConfig+0x84>
 8004866:	4985      	ldr	r1, [pc, #532]	@ (8004a7c <UART_SetConfig+0x2d4>)
 8004868:	428a      	cmp	r2, r1
 800486a:	d0df      	beq.n	800482c <UART_SetConfig+0x84>
 800486c:	4b7a      	ldr	r3, [pc, #488]	@ (8004a58 <UART_SetConfig+0x2b0>)
 800486e:	429a      	cmp	r2, r3
 8004870:	d1d7      	bne.n	8004822 <UART_SetConfig+0x7a>
 8004872:	4a7b      	ldr	r2, [pc, #492]	@ (8004a60 <UART_SetConfig+0x2b8>)
 8004874:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	2b05      	cmp	r3, #5
 800487c:	d8d1      	bhi.n	8004822 <UART_SetConfig+0x7a>
 800487e:	e8df f003 	tbb	[pc, r3]
 8004882:	4538      	.short	0x4538
 8004884:	0f594f4a 	.word	0x0f594f4a
 8004888:	2a20      	cmp	r2, #32
 800488a:	f000 80de 	beq.w	8004a4a <UART_SetConfig+0x2a2>
 800488e:	2a28      	cmp	r2, #40	@ 0x28
 8004890:	d1c7      	bne.n	8004822 <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004896:	f000 808a 	beq.w	80049ae <UART_SetConfig+0x206>
 800489a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800489e:	e0c4      	b.n	8004a2a <UART_SetConfig+0x282>
        pclk = (uint32_t) LSE_VALUE;
 80048a0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80048a4:	4b76      	ldr	r3, [pc, #472]	@ (8004a80 <UART_SetConfig+0x2d8>)
 80048a6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048a8:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80048aa:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048ae:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80048b2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048b6:	4299      	cmp	r1, r3
 80048b8:	d8b3      	bhi.n	8004822 <UART_SetConfig+0x7a>
 80048ba:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80048be:	d8b0      	bhi.n	8004822 <UART_SetConfig+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048c0:	2300      	movs	r3, #0
 80048c2:	4619      	mov	r1, r3
 80048c4:	f7fb ff20 	bl	8000708 <__aeabi_uldivmod>
 80048c8:	462a      	mov	r2, r5
 80048ca:	0209      	lsls	r1, r1, #8
 80048cc:	086b      	lsrs	r3, r5, #1
 80048ce:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80048d2:	0200      	lsls	r0, r0, #8
 80048d4:	18c0      	adds	r0, r0, r3
 80048d6:	f04f 0300 	mov.w	r3, #0
 80048da:	f141 0100 	adc.w	r1, r1, #0
 80048de:	f7fb ff13 	bl	8000708 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048e2:	4b68      	ldr	r3, [pc, #416]	@ (8004a84 <UART_SetConfig+0x2dc>)
 80048e4:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d89a      	bhi.n	8004822 <UART_SetConfig+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048ec:	6823      	ldr	r3, [r4, #0]
 80048ee:	60d8      	str	r0, [r3, #12]
 80048f0:	e003      	b.n	80048fa <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80048f2:	f7ff f957 	bl	8003ba4 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 80048f6:	2800      	cmp	r0, #0
 80048f8:	d1d4      	bne.n	80048a4 <UART_SetConfig+0xfc>
          pclk = (uint32_t) HSI_VALUE;
 80048fa:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 80048fc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004900:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8004902:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004904:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8004908:	b007      	add	sp, #28
 800490a:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800490c:	4668      	mov	r0, sp
 800490e:	f7ff f95b 	bl	8003bc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004912:	9801      	ldr	r0, [sp, #4]
        break;
 8004914:	e7ef      	b.n	80048f6 <UART_SetConfig+0x14e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004916:	a803      	add	r0, sp, #12
 8004918:	f7ff fa00 	bl	8003d1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800491c:	9804      	ldr	r0, [sp, #16]
        break;
 800491e:	e7ea      	b.n	80048f6 <UART_SetConfig+0x14e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004920:	6813      	ldr	r3, [r2, #0]
 8004922:	4859      	ldr	r0, [pc, #356]	@ (8004a88 <UART_SetConfig+0x2e0>)
 8004924:	f013 0f20 	tst.w	r3, #32
 8004928:	d0bc      	beq.n	80048a4 <UART_SetConfig+0xfc>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800492a:	6813      	ldr	r3, [r2, #0]
 800492c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004930:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8004932:	e7b7      	b.n	80048a4 <UART_SetConfig+0xfc>
        pclk = (uint32_t) CSI_VALUE;
 8004934:	4855      	ldr	r0, [pc, #340]	@ (8004a8c <UART_SetConfig+0x2e4>)
 8004936:	e7b5      	b.n	80048a4 <UART_SetConfig+0xfc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004938:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800493c:	d155      	bne.n	80049ea <UART_SetConfig+0x242>
 800493e:	2300      	movs	r3, #0
    switch (clocksource)
 8004940:	2b08      	cmp	r3, #8
 8004942:	f63f af6e 	bhi.w	8004822 <UART_SetConfig+0x7a>
 8004946:	a201      	add	r2, pc, #4	@ (adr r2, 800494c <UART_SetConfig+0x1a4>)
 8004948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494c:	08004979 	.word	0x08004979
 8004950:	08004985 	.word	0x08004985
 8004954:	08004823 	.word	0x08004823
 8004958:	08004823 	.word	0x08004823
 800495c:	0800498b 	.word	0x0800498b
 8004960:	08004823 	.word	0x08004823
 8004964:	08004823 	.word	0x08004823
 8004968:	08004823 	.word	0x08004823
 800496c:	08004995 	.word	0x08004995
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004970:	2304      	movs	r3, #4
 8004972:	e7e5      	b.n	8004940 <UART_SetConfig+0x198>
 8004974:	2308      	movs	r3, #8
 8004976:	e7e3      	b.n	8004940 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004978:	f7fe faf4 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetPCLK2Freq();
 800497c:	4603      	mov	r3, r0
    if (pclk != 0U)
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0bb      	beq.n	80048fa <UART_SetConfig+0x152>
 8004982:	e014      	b.n	80049ae <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004984:	f7fe fb00 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
 8004988:	e7f8      	b.n	800497c <UART_SetConfig+0x1d4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800498a:	4668      	mov	r0, sp
 800498c:	f7ff f91c 	bl	8003bc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004990:	9b01      	ldr	r3, [sp, #4]
        break;
 8004992:	e7f4      	b.n	800497e <UART_SetConfig+0x1d6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004994:	a803      	add	r0, sp, #12
 8004996:	f7ff f9c1 	bl	8003d1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800499a:	9b04      	ldr	r3, [sp, #16]
        break;
 800499c:	e7ef      	b.n	800497e <UART_SetConfig+0x1d6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800499e:	f013 0f20 	tst.w	r3, #32
 80049a2:	4b39      	ldr	r3, [pc, #228]	@ (8004a88 <UART_SetConfig+0x2e0>)
 80049a4:	d003      	beq.n	80049ae <UART_SetConfig+0x206>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80049a6:	6812      	ldr	r2, [r2, #0]
 80049a8:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80049ac:	40d3      	lsrs	r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049ae:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80049b0:	4a33      	ldr	r2, [pc, #204]	@ (8004a80 <UART_SetConfig+0x2d8>)
 80049b2:	6861      	ldr	r1, [r4, #4]
 80049b4:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80049b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80049bc:	084a      	lsrs	r2, r1, #1
 80049be:	eb02 0343 	add.w	r3, r2, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049c2:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049c6:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049ca:	f1a3 0110 	sub.w	r1, r3, #16
 80049ce:	4291      	cmp	r1, r2
 80049d0:	f63f af27 	bhi.w	8004822 <UART_SetConfig+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049d4:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049d8:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80049dc:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049de:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80049e0:	4313      	orrs	r3, r2
 80049e2:	60cb      	str	r3, [r1, #12]
 80049e4:	e789      	b.n	80048fa <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 80049e6:	4b29      	ldr	r3, [pc, #164]	@ (8004a8c <UART_SetConfig+0x2e4>)
 80049e8:	e7e1      	b.n	80049ae <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK1Freq();
 80049ea:	f7fe fabb 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80049ee:	2800      	cmp	r0, #0
 80049f0:	d083      	beq.n	80048fa <UART_SetConfig+0x152>
 80049f2:	e01a      	b.n	8004a2a <UART_SetConfig+0x282>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049f8:	d0c4      	beq.n	8004984 <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK2Freq();
 80049fa:	f7fe fac5 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
        break;
 80049fe:	e7f6      	b.n	80049ee <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a04:	d0b4      	beq.n	8004970 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a06:	4668      	mov	r0, sp
 8004a08:	f7ff f8de 	bl	8003bc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004a0c:	9801      	ldr	r0, [sp, #4]
        break;
 8004a0e:	e7ee      	b.n	80049ee <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a14:	4a12      	ldr	r2, [pc, #72]	@ (8004a60 <UART_SetConfig+0x2b8>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a16:	6813      	ldr	r3, [r2, #0]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a18:	d0c1      	beq.n	800499e <UART_SetConfig+0x1f6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a1a:	f013 0f20 	tst.w	r3, #32
 8004a1e:	481a      	ldr	r0, [pc, #104]	@ (8004a88 <UART_SetConfig+0x2e0>)
 8004a20:	d003      	beq.n	8004a2a <UART_SetConfig+0x282>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004a22:	6813      	ldr	r3, [r2, #0]
 8004a24:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004a28:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a2a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004a2c:	4a14      	ldr	r2, [pc, #80]	@ (8004a80 <UART_SetConfig+0x2d8>)
 8004a2e:	6863      	ldr	r3, [r4, #4]
 8004a30:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8004a34:	fbb0 f0f2 	udiv	r0, r0, r2
 8004a38:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004a3c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a40:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8004a44:	f1a0 0210 	sub.w	r2, r0, #16
 8004a48:	e74e      	b.n	80048e8 <UART_SetConfig+0x140>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a4e:	d0ca      	beq.n	80049e6 <UART_SetConfig+0x23e>
        pclk = (uint32_t) CSI_VALUE;
 8004a50:	480e      	ldr	r0, [pc, #56]	@ (8004a8c <UART_SetConfig+0x2e4>)
 8004a52:	e7ea      	b.n	8004a2a <UART_SetConfig+0x282>
 8004a54:	cfff69f3 	.word	0xcfff69f3
 8004a58:	58000c00 	.word	0x58000c00
 8004a5c:	40011000 	.word	0x40011000
 8004a60:	58024400 	.word	0x58024400
 8004a64:	40004400 	.word	0x40004400
 8004a68:	40004800 	.word	0x40004800
 8004a6c:	40004c00 	.word	0x40004c00
 8004a70:	40005000 	.word	0x40005000
 8004a74:	40011400 	.word	0x40011400
 8004a78:	40007800 	.word	0x40007800
 8004a7c:	40007c00 	.word	0x40007c00
 8004a80:	0800d264 	.word	0x0800d264
 8004a84:	000ffcff 	.word	0x000ffcff
 8004a88:	03d09000 	.word	0x03d09000
 8004a8c:	003d0900 	.word	0x003d0900
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a94:	f43f af6e 	beq.w	8004974 <UART_SetConfig+0x1cc>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a98:	a803      	add	r0, sp, #12
 8004a9a:	f7ff f93f 	bl	8003d1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004a9e:	9804      	ldr	r0, [sp, #16]
        break;
 8004aa0:	e7a5      	b.n	80049ee <UART_SetConfig+0x246>
 8004aa2:	bf00      	nop

08004aa4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004aa4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004aa6:	071a      	lsls	r2, r3, #28
{
 8004aa8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004aaa:	d506      	bpl.n	8004aba <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004aac:	6801      	ldr	r1, [r0, #0]
 8004aae:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004ab0:	684a      	ldr	r2, [r1, #4]
 8004ab2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ab6:	4322      	orrs	r2, r4
 8004ab8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004aba:	07dc      	lsls	r4, r3, #31
 8004abc:	d506      	bpl.n	8004acc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004abe:	6801      	ldr	r1, [r0, #0]
 8004ac0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004ac2:	684a      	ldr	r2, [r1, #4]
 8004ac4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004ac8:	4322      	orrs	r2, r4
 8004aca:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004acc:	0799      	lsls	r1, r3, #30
 8004ace:	d506      	bpl.n	8004ade <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ad0:	6801      	ldr	r1, [r0, #0]
 8004ad2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004ad4:	684a      	ldr	r2, [r1, #4]
 8004ad6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004ada:	4322      	orrs	r2, r4
 8004adc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ade:	075a      	lsls	r2, r3, #29
 8004ae0:	d506      	bpl.n	8004af0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ae2:	6801      	ldr	r1, [r0, #0]
 8004ae4:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004ae6:	684a      	ldr	r2, [r1, #4]
 8004ae8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004aec:	4322      	orrs	r2, r4
 8004aee:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004af0:	06dc      	lsls	r4, r3, #27
 8004af2:	d506      	bpl.n	8004b02 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004af4:	6801      	ldr	r1, [r0, #0]
 8004af6:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004af8:	688a      	ldr	r2, [r1, #8]
 8004afa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004afe:	4322      	orrs	r2, r4
 8004b00:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b02:	0699      	lsls	r1, r3, #26
 8004b04:	d506      	bpl.n	8004b14 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b06:	6801      	ldr	r1, [r0, #0]
 8004b08:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8004b0a:	688a      	ldr	r2, [r1, #8]
 8004b0c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b10:	4322      	orrs	r2, r4
 8004b12:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b14:	065a      	lsls	r2, r3, #25
 8004b16:	d510      	bpl.n	8004b3a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b18:	6801      	ldr	r1, [r0, #0]
 8004b1a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004b1c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b1e:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b22:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004b26:	ea42 0204 	orr.w	r2, r2, r4
 8004b2a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b2c:	d105      	bne.n	8004b3a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b2e:	684a      	ldr	r2, [r1, #4]
 8004b30:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8004b32:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8004b36:	4322      	orrs	r2, r4
 8004b38:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b3a:	061b      	lsls	r3, r3, #24
 8004b3c:	d506      	bpl.n	8004b4c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b3e:	6802      	ldr	r2, [r0, #0]
 8004b40:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004b42:	6853      	ldr	r3, [r2, #4]
 8004b44:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004b48:	430b      	orrs	r3, r1
 8004b4a:	6053      	str	r3, [r2, #4]
}
 8004b4c:	bd10      	pop	{r4, pc}

08004b4e <UART_WaitOnFlagUntilTimeout>:
{
 8004b4e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b52:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b56:	4604      	mov	r4, r0
 8004b58:	460d      	mov	r5, r1
 8004b5a:	4617      	mov	r7, r2
 8004b5c:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b5e:	6822      	ldr	r2, [r4, #0]
 8004b60:	69d3      	ldr	r3, [r2, #28]
 8004b62:	ea35 0303 	bics.w	r3, r5, r3
 8004b66:	bf0c      	ite	eq
 8004b68:	2301      	moveq	r3, #1
 8004b6a:	2300      	movne	r3, #0
 8004b6c:	42bb      	cmp	r3, r7
 8004b6e:	d001      	beq.n	8004b74 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8004b70:	2000      	movs	r0, #0
 8004b72:	e022      	b.n	8004bba <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8004b74:	f1b9 3fff 	cmp.w	r9, #4294967295
 8004b78:	d0f2      	beq.n	8004b60 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b7a:	f7fc fc9d 	bl	80014b8 <HAL_GetTick>
 8004b7e:	eba0 0008 	sub.w	r0, r0, r8
 8004b82:	4548      	cmp	r0, r9
 8004b84:	d829      	bhi.n	8004bda <UART_WaitOnFlagUntilTimeout+0x8c>
 8004b86:	f1b9 0f00 	cmp.w	r9, #0
 8004b8a:	d026      	beq.n	8004bda <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b8c:	6821      	ldr	r1, [r4, #0]
 8004b8e:	680b      	ldr	r3, [r1, #0]
 8004b90:	075a      	lsls	r2, r3, #29
 8004b92:	d5e4      	bpl.n	8004b5e <UART_WaitOnFlagUntilTimeout+0x10>
 8004b94:	2d80      	cmp	r5, #128	@ 0x80
 8004b96:	d0e2      	beq.n	8004b5e <UART_WaitOnFlagUntilTimeout+0x10>
 8004b98:	2d40      	cmp	r5, #64	@ 0x40
 8004b9a:	d0e0      	beq.n	8004b5e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b9c:	69ce      	ldr	r6, [r1, #28]
 8004b9e:	f016 0608 	ands.w	r6, r6, #8
 8004ba2:	d00c      	beq.n	8004bbe <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ba4:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8004ba6:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ba8:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8004baa:	f7ff fdd1 	bl	8004750 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8004bae:	2300      	movs	r3, #0
          return HAL_ERROR;
 8004bb0:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bb2:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8004bb6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8004bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bbe:	69cb      	ldr	r3, [r1, #28]
 8004bc0:	051b      	lsls	r3, r3, #20
 8004bc2:	d5cc      	bpl.n	8004b5e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bc4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8004bc8:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bca:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8004bcc:	f7ff fdc0 	bl	8004750 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd0:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8004bd2:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 8004bda:	2003      	movs	r0, #3
 8004bdc:	e7ed      	b.n	8004bba <UART_WaitOnFlagUntilTimeout+0x6c>

08004bde <HAL_UART_Transmit>:
{
 8004bde:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004be2:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004be4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8004be8:	4604      	mov	r4, r0
 8004bea:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8004bec:	2b20      	cmp	r3, #32
{
 8004bee:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8004bf0:	d146      	bne.n	8004c80 <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 8004bf2:	2900      	cmp	r1, #0
 8004bf4:	d046      	beq.n	8004c84 <HAL_UART_Transmit+0xa6>
 8004bf6:	2a00      	cmp	r2, #0
 8004bf8:	d044      	beq.n	8004c84 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bfa:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bfc:	2500      	movs	r5, #0
 8004bfe:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c02:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8004c06:	f7fc fc57 	bl	80014b8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c0a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8004c0c:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 8004c0e:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8004c16:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c1a:	d103      	bne.n	8004c24 <HAL_UART_Transmit+0x46>
 8004c1c:	6923      	ldr	r3, [r4, #16]
 8004c1e:	b90b      	cbnz	r3, 8004c24 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 8004c20:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8004c22:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8004c24:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c28:	464b      	mov	r3, r9
 8004c2a:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8004c2e:	b292      	uxth	r2, r2
 8004c30:	b942      	cbnz	r2, 8004c44 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c32:	2140      	movs	r1, #64	@ 0x40
 8004c34:	4620      	mov	r0, r4
 8004c36:	f7ff ff8a 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 8004c3a:	2320      	movs	r3, #32
 8004c3c:	b948      	cbnz	r0, 8004c52 <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 8004c3e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 8004c42:	e009      	b.n	8004c58 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c44:	2200      	movs	r2, #0
 8004c46:	2180      	movs	r1, #128	@ 0x80
 8004c48:	4620      	mov	r0, r4
 8004c4a:	f7ff ff80 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 8004c4e:	b130      	cbz	r0, 8004c5e <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 8004c50:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8004c52:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8004c54:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8004c58:	b003      	add	sp, #12
 8004c5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c5e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8004c60:	b95e      	cbnz	r6, 8004c7a <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c62:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c6a:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8004c6c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8004c70:	3a01      	subs	r2, #1
 8004c72:	b292      	uxth	r2, r2
 8004c74:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 8004c78:	e7d4      	b.n	8004c24 <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c7a:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004c7e:	e7f4      	b.n	8004c6a <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 8004c80:	2002      	movs	r0, #2
 8004c82:	e7e9      	b.n	8004c58 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 8004c84:	2001      	movs	r0, #1
 8004c86:	e7e7      	b.n	8004c58 <HAL_UART_Transmit+0x7a>

08004c88 <UART_CheckIdleState>:
{
 8004c88:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8a:	2600      	movs	r6, #0
{
 8004c8c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8e:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8004c92:	f7fc fc11 	bl	80014b8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c96:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004c98:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	071a      	lsls	r2, r3, #28
 8004c9e:	d51c      	bpl.n	8004cda <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ca0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ca4:	4632      	mov	r2, r6
 8004ca6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	4603      	mov	r3, r0
 8004cae:	4620      	mov	r0, r4
 8004cb0:	f7ff ff4d 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 8004cb4:	b188      	cbz	r0, 8004cda <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004cb6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	e852 3f00 	ldrex	r3, [r2]
 8004cbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc0:	e842 3100 	strex	r1, r3, [r2]
 8004cc4:	2900      	cmp	r1, #0
 8004cc6:	d1f6      	bne.n	8004cb6 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8004cc8:	2320      	movs	r3, #32
 8004cca:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8004cce:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8004cd6:	b002      	add	sp, #8
 8004cd8:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cda:	6823      	ldr	r3, [r4, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	075b      	lsls	r3, r3, #29
 8004ce0:	d524      	bpl.n	8004d2c <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ce2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004cec:	4620      	mov	r0, r4
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	462b      	mov	r3, r5
 8004cf2:	f7ff ff2c 	bl	8004b4e <UART_WaitOnFlagUntilTimeout>
 8004cf6:	b1c8      	cbz	r0, 8004d2c <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004cf8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfa:	e852 3f00 	ldrex	r3, [r2]
 8004cfe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d02:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8004d06:	6822      	ldr	r2, [r4, #0]
 8004d08:	2900      	cmp	r1, #0
 8004d0a:	d1f5      	bne.n	8004cf8 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0c:	f102 0308 	add.w	r3, r2, #8
 8004d10:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d14:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d18:	f102 0008 	add.w	r0, r2, #8
 8004d1c:	e840 3100 	strex	r1, r3, [r0]
 8004d20:	2900      	cmp	r1, #0
 8004d22:	d1f3      	bne.n	8004d0c <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8004d24:	2320      	movs	r3, #32
 8004d26:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8004d2a:	e7d0      	b.n	8004cce <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8004d2c:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d2e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004d30:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004d34:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d38:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d3a:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8004d3c:	e7c8      	b.n	8004cd0 <UART_CheckIdleState+0x48>

08004d3e <HAL_UART_Init>:
{
 8004d3e:	b510      	push	{r4, lr}
  if (huart == NULL)
 8004d40:	4604      	mov	r4, r0
 8004d42:	b350      	cbz	r0, 8004d9a <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004d44:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8004d48:	b91b      	cbnz	r3, 8004d52 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8004d4a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8004d4e:	f7fc fb03 	bl	8001358 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8004d52:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8004d54:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004d56:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004d5a:	6813      	ldr	r3, [r2, #0]
 8004d5c:	f023 0301 	bic.w	r3, r3, #1
 8004d60:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d62:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004d64:	b113      	cbz	r3, 8004d6c <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 8004d66:	4620      	mov	r0, r4
 8004d68:	f7ff fe9c 	bl	8004aa4 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	f7ff fd1b 	bl	80047a8 <UART_SetConfig>
 8004d72:	2801      	cmp	r0, #1
 8004d74:	d011      	beq.n	8004d9a <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d76:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8004d78:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d80:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d88:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	f042 0201 	orr.w	r2, r2, #1
}
 8004d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8004d94:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004d96:	f7ff bf77 	b.w	8004c88 <UART_CheckIdleState>
}
 8004d9a:	2001      	movs	r0, #1
 8004d9c:	bd10      	pop	{r4, pc}
	...

08004da0 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004da0:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 8004da2:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004da4:	b92b      	cbnz	r3, 8004db2 <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 8004da6:	2301      	movs	r3, #1
 8004da8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004dac:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004db0:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004db2:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004db4:	4d09      	ldr	r5, [pc, #36]	@ (8004ddc <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004db6:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004db8:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004dba:	4c09      	ldr	r4, [pc, #36]	@ (8004de0 <UARTEx_SetNbDataToProcess+0x40>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004dbc:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004dc0:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004dc2:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004dc4:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	fbb3 f3f1 	udiv	r3, r3, r1
 8004dcc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004dd0:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8004dd2:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8004dda:	e7e7      	b.n	8004dac <UARTEx_SetNbDataToProcess+0xc>
 8004ddc:	0800d284 	.word	0x0800d284
 8004de0:	0800d27c 	.word	0x0800d27c

08004de4 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8004de4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d014      	beq.n	8004e16 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004dec:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004dee:	2324      	movs	r3, #36	@ 0x24
 8004df0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004df4:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004df6:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004df8:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8004dfc:	f023 0301 	bic.w	r3, r3, #1
 8004e00:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004e02:	2300      	movs	r3, #0
 8004e04:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e06:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004e08:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 8004e0a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8004e0e:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 8004e12:	4618      	mov	r0, r3
 8004e14:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004e16:	2002      	movs	r0, #2
}
 8004e18:	4770      	bx	lr

08004e1a <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004e1a:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8004e1c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 8004e20:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d017      	beq.n	8004e56 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e26:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004e28:	2324      	movs	r3, #36	@ 0x24
 8004e2a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e2e:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004e30:	682b      	ldr	r3, [r5, #0]
 8004e32:	f023 0301 	bic.w	r3, r3, #1
 8004e36:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004e38:	68ab      	ldr	r3, [r5, #8]
 8004e3a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8004e3e:	4319      	orrs	r1, r3
 8004e40:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004e42:	f7ff ffad 	bl	8004da0 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8004e46:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e48:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004e4a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004e4e:	2000      	movs	r0, #0
 8004e50:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004e54:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8004e56:	2002      	movs	r0, #2
 8004e58:	e7fc      	b.n	8004e54 <HAL_UARTEx_SetTxFifoThreshold+0x3a>

08004e5a <HAL_UARTEx_SetRxFifoThreshold>:
{
 8004e5a:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8004e5c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 8004e60:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d017      	beq.n	8004e96 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e66:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004e68:	2324      	movs	r3, #36	@ 0x24
 8004e6a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e6e:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004e70:	682b      	ldr	r3, [r5, #0]
 8004e72:	f023 0301 	bic.w	r3, r3, #1
 8004e76:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004e78:	68ab      	ldr	r3, [r5, #8]
 8004e7a:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8004e7e:	4319      	orrs	r1, r3
 8004e80:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004e82:	f7ff ff8d 	bl	8004da0 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8004e86:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e88:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004e8a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8004e8e:	2000      	movs	r0, #0
 8004e90:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8004e94:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8004e96:	2002      	movs	r0, #2
 8004e98:	e7fc      	b.n	8004e94 <HAL_UARTEx_SetRxFifoThreshold+0x3a>

08004e9a <elog_port_init>:
    ElogErrCode result = ELOG_NO_ERR;

    /* add your code here */
    
    return result;
}
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	4770      	bx	lr

08004e9e <elog_port_output>:
 * output log port interface
 *
 * @param log output of log
 * @param size log size
 */
void elog_port_output(const char *log, size_t size) {
 8004e9e:	460a      	mov	r2, r1
    
    /* add your code here */
    SEGGER_RTT_Write(0, log, size);
 8004ea0:	4601      	mov	r1, r0
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	f002 ba46 	b.w	8007334 <SEGGER_RTT_Write>

08004ea8 <elog_port_output_lock>:
  __ASM volatile ("cpsid i" : : : "memory");
 8004ea8:	b672      	cpsid	i
 */
void elog_port_output_lock(void) {
    
    /* add your code here */
    __disable_irq();
}
 8004eaa:	4770      	bx	lr

08004eac <elog_port_output_unlock>:
  __ASM volatile ("cpsie i" : : : "memory");
 8004eac:	b662      	cpsie	i
 */
void elog_port_output_unlock(void) {
    
    /* add your code here */
    __enable_irq();
}
 8004eae:	4770      	bx	lr

08004eb0 <elog_port_get_time>:
/**
 * get current time interface
 *
 * @return current time
 */
const char *elog_port_get_time(void) {
 8004eb0:	b510      	push	{r4, lr}
  RTC_DateTypeDef date_struct;
  RTC_TimeTypeDef time_struct;
  /* add your code here */
  HAL_RTC_GetTime(&hrtc, &time_struct, RTC_FORMAT_BIN);
 8004eb2:	4c0d      	ldr	r4, [pc, #52]	@ (8004ee8 <elog_port_get_time+0x38>)
const char *elog_port_get_time(void) {
 8004eb4:	b088      	sub	sp, #32
  HAL_RTC_GetTime(&hrtc, &time_struct, RTC_FORMAT_BIN);
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	a903      	add	r1, sp, #12
 8004eba:	4620      	mov	r0, r4
 8004ebc:	f7ff fa9d 	bl	80043fa <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &date_struct, RTC_FORMAT_BIN);
 8004ec0:	a902      	add	r1, sp, #8
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	f7ff fabb 	bl	8004440 <HAL_RTC_GetDate>
  
  sprintf (time_str, "%02d:%02d:%02d", time_struct.Hours, time_struct.Minutes, time_struct.Seconds);
 8004eca:	4c08      	ldr	r4, [pc, #32]	@ (8004eec <elog_port_get_time+0x3c>)
 8004ecc:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8004ed0:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	4905      	ldr	r1, [pc, #20]	@ (8004ef0 <elog_port_get_time+0x40>)
 8004eda:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8004ede:	f004 f8ad 	bl	800903c <siprintf>
  
  return time_str;
}
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	b008      	add	sp, #32
 8004ee6:	bd10      	pop	{r4, pc}
 8004ee8:	240179e8 	.word	0x240179e8
 8004eec:	24017af4 	.word	0x24017af4
 8004ef0:	0800ce0f 	.word	0x0800ce0f

08004ef4 <elog_port_get_p_info>:
 */
const char *elog_port_get_p_info(void) {
    
    /* add your code here */
    return "";
}
 8004ef4:	4800      	ldr	r0, [pc, #0]	@ (8004ef8 <elog_port_get_p_info+0x4>)
 8004ef6:	4770      	bx	lr
 8004ef8:	0800cfb6 	.word	0x0800cfb6

08004efc <elog_port_get_t_info>:
/**
 * get current thread name interface
 *
 * @return current thread name
 */
const char *elog_port_get_t_info(void) {
 8004efc:	4800      	ldr	r0, [pc, #0]	@ (8004f00 <elog_port_get_t_info+0x4>)
 8004efe:	4770      	bx	lr
 8004f00:	0800cfb6 	.word	0x0800cfb6

08004f04 <elog_output_lock>:
}

/**
 * lock output 
 */
void elog_output_lock(void) {
 8004f04:	b538      	push	{r3, r4, r5, lr}
    if (elog.output_lock_enabled) {
 8004f06:	4c06      	ldr	r4, [pc, #24]	@ (8004f20 <elog_output_lock+0x1c>)
 8004f08:	2501      	movs	r5, #1
 8004f0a:	f894 30f2 	ldrb.w	r3, [r4, #242]	@ 0xf2
 8004f0e:	b123      	cbz	r3, 8004f1a <elog_output_lock+0x16>
        elog_port_output_lock();
 8004f10:	f7ff ffca 	bl	8004ea8 <elog_port_output_lock>
        elog.output_is_locked_before_disable = true;
 8004f14:	f884 50f4 	strb.w	r5, [r4, #244]	@ 0xf4
    } else {
        elog.output_is_locked_before_enable = true;
    }
}
 8004f18:	bd38      	pop	{r3, r4, r5, pc}
        elog.output_is_locked_before_enable = true;
 8004f1a:	f884 50f3 	strb.w	r5, [r4, #243]	@ 0xf3
}
 8004f1e:	e7fb      	b.n	8004f18 <elog_output_lock+0x14>
 8004f20:	24017f0c 	.word	0x24017f0c

08004f24 <elog_output_unlock>:

/**
 * unlock output
 */
void elog_output_unlock(void) {
 8004f24:	b510      	push	{r4, lr}
    if (elog.output_lock_enabled) {
 8004f26:	4c06      	ldr	r4, [pc, #24]	@ (8004f40 <elog_output_unlock+0x1c>)
 8004f28:	f894 30f2 	ldrb.w	r3, [r4, #242]	@ 0xf2
 8004f2c:	b12b      	cbz	r3, 8004f3a <elog_output_unlock+0x16>
        elog_port_output_unlock();
 8004f2e:	f7ff ffbd 	bl	8004eac <elog_port_output_unlock>
        elog.output_is_locked_before_disable = false;
 8004f32:	2300      	movs	r3, #0
 8004f34:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    } else {
        elog.output_is_locked_before_enable = false;
    }
}
 8004f38:	bd10      	pop	{r4, pc}
        elog.output_is_locked_before_enable = false;
 8004f3a:	f884 30f3 	strb.w	r3, [r4, #243]	@ 0xf3
}
 8004f3e:	e7fb      	b.n	8004f38 <elog_output_unlock+0x14>
 8004f40:	24017f0c 	.word	0x24017f0c

08004f44 <elog_output>:
 * @param format output format
 * @param ... args
 *
 */
void elog_output(uint8_t level, const char *tag, const char *file, const char *func,
        const long line, const char *format, ...) {
 8004f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f48:	4606      	mov	r6, r0
 8004f4a:	b08f      	sub	sp, #60	@ 0x3c
    extern const char *elog_port_get_time(void);
    extern const char *elog_port_get_p_info(void);
    extern const char *elog_port_get_t_info(void);

    size_t tag_len = strlen(tag), log_len = 0, newline_len = strlen(ELOG_NEWLINE_SIGN);
 8004f4c:	4608      	mov	r0, r1
        const long line, const char *format, ...) {
 8004f4e:	4689      	mov	r9, r1
 8004f50:	4692      	mov	sl, r2
 8004f52:	461f      	mov	r7, r3
    size_t tag_len = strlen(tag), log_len = 0, newline_len = strlen(ELOG_NEWLINE_SIGN);
 8004f54:	f7fb fa14 	bl	8000380 <strlen>
    char line_num[ELOG_LINE_NUM_MAX_LEN + 1] = { 0 };
 8004f58:	2100      	movs	r1, #0
    size_t tag_len = strlen(tag), log_len = 0, newline_len = strlen(ELOG_NEWLINE_SIGN);
 8004f5a:	4683      	mov	fp, r0
    char tag_sapce[ELOG_FILTER_TAG_MAX_LEN / 2 + 1] = { 0 };
 8004f5c:	2210      	movs	r2, #16
 8004f5e:	a80a      	add	r0, sp, #40	@ 0x28
    char line_num[ELOG_LINE_NUM_MAX_LEN + 1] = { 0 };
 8004f60:	9108      	str	r1, [sp, #32]
 8004f62:	f8ad 1024 	strh.w	r1, [sp, #36]	@ 0x24
    char tag_sapce[ELOG_FILTER_TAG_MAX_LEN / 2 + 1] = { 0 };
 8004f66:	f004 f925 	bl	80091b4 <memset>
    va_list args;
    int fmt_result;

    ELOG_ASSERT(level <= ELOG_LVL_VERBOSE);
 8004f6a:	2e05      	cmp	r6, #5
 8004f6c:	d917      	bls.n	8004f9e <elog_output+0x5a>
 8004f6e:	4bbf      	ldr	r3, [pc, #764]	@ (800526c <elog_output+0x328>)
 8004f70:	681c      	ldr	r4, [r3, #0]
 8004f72:	b97c      	cbnz	r4, 8004f94 <elog_output+0x50>
 8004f74:	49be      	ldr	r1, [pc, #760]	@ (8005270 <elog_output+0x32c>)
 8004f76:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8004f7a:	4bbe      	ldr	r3, [pc, #760]	@ (8005274 <elog_output+0x330>)
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	9102      	str	r1, [sp, #8]
 8004f80:	49bd      	ldr	r1, [pc, #756]	@ (8005278 <elog_output+0x334>)
 8004f82:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8004f86:	e9cd 2100 	strd	r2, r1, [sp]
 8004f8a:	4abc      	ldr	r2, [pc, #752]	@ (800527c <elog_output+0x338>)
 8004f8c:	49bc      	ldr	r1, [pc, #752]	@ (8005280 <elog_output+0x33c>)
 8004f8e:	f7ff ffd9 	bl	8004f44 <elog_output>
 8004f92:	e7fe      	b.n	8004f92 <elog_output+0x4e>
 8004f94:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8004f98:	49b6      	ldr	r1, [pc, #728]	@ (8005274 <elog_output+0x330>)
 8004f9a:	48b5      	ldr	r0, [pc, #724]	@ (8005270 <elog_output+0x32c>)
 8004f9c:	47a0      	blx	r4

    /* check output enabled */
    if (!elog.output_enabled) {
 8004f9e:	f8df 831c 	ldr.w	r8, [pc, #796]	@ 80052bc <elog_output+0x378>
 8004fa2:	f898 30f1 	ldrb.w	r3, [r8, #241]	@ 0xf1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f000 8114 	beq.w	80051d4 <elog_output+0x290>
        return;
    }
    /* level filter */
    if (level > elog.filter.level || level > elog_get_filter_tag_lvl(tag)) {
 8004fac:	f898 3000 	ldrb.w	r3, [r8]
 8004fb0:	42b3      	cmp	r3, r6
 8004fb2:	f0c0 810f 	bcc.w	80051d4 <elog_output+0x290>
 8004fb6:	4648      	mov	r0, r9
 8004fb8:	f000 f9a6 	bl	8005308 <elog_get_filter_tag_lvl>
 8004fbc:	42b0      	cmp	r0, r6
 8004fbe:	f0c0 8109 	bcc.w	80051d4 <elog_output+0x290>
        return;
    } else if (!strstr(tag, elog.filter.tag)) { /* tag filter */
 8004fc2:	f108 0101 	add.w	r1, r8, #1
 8004fc6:	4648      	mov	r0, r9
 8004fc8:	f004 f90e 	bl	80091e8 <strstr>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	f000 8101 	beq.w	80051d4 <elog_output+0x290>
        return;
    }
    /* args point to the first variable parameter */
    va_start(args, format);
 8004fd2:	ab1a      	add	r3, sp, #104	@ 0x68
 8004fd4:	4dab      	ldr	r5, [pc, #684]	@ (8005284 <elog_output+0x340>)
 8004fd6:	9307      	str	r3, [sp, #28]
    /* lock output */
    elog_output_lock();
 8004fd8:	f7ff ff94 	bl	8004f04 <elog_output_lock>

#ifdef ELOG_COLOR_ENABLE
    /* add CSI start sign and color info */
    if (elog.text_color_enabled) {
 8004fdc:	f898 40f5 	ldrb.w	r4, [r8, #245]	@ 0xf5
 8004fe0:	b164      	cbz	r4, 8004ffc <elog_output+0xb8>
        log_len += elog_strcpy(log_len, log_buf + log_len, CSI_START);
 8004fe2:	4aa9      	ldr	r2, [pc, #676]	@ (8005288 <elog_output+0x344>)
 8004fe4:	4629      	mov	r1, r5
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	f000 fa6e 	bl	80054c8 <elog_strcpy>
        log_len += elog_strcpy(log_len, log_buf + log_len, color_output_info[level]);
 8004fec:	4ba7      	ldr	r3, [pc, #668]	@ (800528c <elog_output+0x348>)
        log_len += elog_strcpy(log_len, log_buf + log_len, CSI_START);
 8004fee:	4604      	mov	r4, r0
        log_len += elog_strcpy(log_len, log_buf + log_len, color_output_info[level]);
 8004ff0:	1829      	adds	r1, r5, r0
 8004ff2:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 8004ff6:	f000 fa67 	bl	80054c8 <elog_strcpy>
 8004ffa:	4404      	add	r4, r0
    }
#endif

    /* package level info */
    if (get_fmt_enabled(level, ELOG_FMT_LVL)) {
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	4630      	mov	r0, r6
 8005000:	f000 f9ce 	bl	80053a0 <get_fmt_enabled>
 8005004:	b138      	cbz	r0, 8005016 <elog_output+0xd2>
        log_len += elog_strcpy(log_len, log_buf + log_len, level_output_info[level]);
 8005006:	4ba2      	ldr	r3, [pc, #648]	@ (8005290 <elog_output+0x34c>)
 8005008:	1929      	adds	r1, r5, r4
 800500a:	4620      	mov	r0, r4
 800500c:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 8005010:	f000 fa5a 	bl	80054c8 <elog_strcpy>
 8005014:	4404      	add	r4, r0
    }
    /* package tag info */
    if (get_fmt_enabled(level, ELOG_FMT_TAG)) {
 8005016:	2102      	movs	r1, #2
 8005018:	4630      	mov	r0, r6
 800501a:	f000 f9c1 	bl	80053a0 <get_fmt_enabled>
 800501e:	b1d0      	cbz	r0, 8005056 <elog_output+0x112>
        log_len += elog_strcpy(log_len, log_buf + log_len, tag);
 8005020:	1929      	adds	r1, r5, r4
 8005022:	4620      	mov	r0, r4
 8005024:	464a      	mov	r2, r9
 8005026:	f000 fa4f 	bl	80054c8 <elog_strcpy>
        /* if the tag length is less than 50% ELOG_FILTER_TAG_MAX_LEN, then fill space */
        if (tag_len <= ELOG_FILTER_TAG_MAX_LEN / 2) {
 800502a:	f1bb 0f0f 	cmp.w	fp, #15
        log_len += elog_strcpy(log_len, log_buf + log_len, tag);
 800502e:	4404      	add	r4, r0
        if (tag_len <= ELOG_FILTER_TAG_MAX_LEN / 2) {
 8005030:	d80b      	bhi.n	800504a <elog_output+0x106>
            memset(tag_sapce, ' ', ELOG_FILTER_TAG_MAX_LEN / 2 - tag_len);
 8005032:	f1cb 020f 	rsb	r2, fp, #15
 8005036:	2120      	movs	r1, #32
 8005038:	a80a      	add	r0, sp, #40	@ 0x28
 800503a:	f004 f8bb 	bl	80091b4 <memset>
            log_len += elog_strcpy(log_len, log_buf + log_len, tag_sapce);
 800503e:	1929      	adds	r1, r5, r4
 8005040:	4620      	mov	r0, r4
 8005042:	aa0a      	add	r2, sp, #40	@ 0x28
 8005044:	f000 fa40 	bl	80054c8 <elog_strcpy>
 8005048:	4404      	add	r4, r0
        }
        log_len += elog_strcpy(log_len, log_buf + log_len, " ");
 800504a:	1929      	adds	r1, r5, r4
 800504c:	4620      	mov	r0, r4
 800504e:	4a91      	ldr	r2, [pc, #580]	@ (8005294 <elog_output+0x350>)
 8005050:	f000 fa3a 	bl	80054c8 <elog_strcpy>
 8005054:	4404      	add	r4, r0
    }
    /* package time, process and thread info */
    if (get_fmt_enabled(level, ELOG_FMT_TIME | ELOG_FMT_P_INFO | ELOG_FMT_T_INFO)) {
 8005056:	211c      	movs	r1, #28
 8005058:	4630      	mov	r0, r6
 800505a:	f000 f9a1 	bl	80053a0 <get_fmt_enabled>
 800505e:	2800      	cmp	r0, #0
 8005060:	d048      	beq.n	80050f4 <elog_output+0x1b0>
        log_len += elog_strcpy(log_len, log_buf + log_len, "[");
 8005062:	1929      	adds	r1, r5, r4
 8005064:	4620      	mov	r0, r4
 8005066:	4a8c      	ldr	r2, [pc, #560]	@ (8005298 <elog_output+0x354>)
 8005068:	f000 fa2e 	bl	80054c8 <elog_strcpy>
        /* package time info */
        if (get_fmt_enabled(level, ELOG_FMT_TIME)) {
 800506c:	2104      	movs	r1, #4
        log_len += elog_strcpy(log_len, log_buf + log_len, "[");
 800506e:	4404      	add	r4, r0
        if (get_fmt_enabled(level, ELOG_FMT_TIME)) {
 8005070:	4630      	mov	r0, r6
 8005072:	f000 f995 	bl	80053a0 <get_fmt_enabled>
 8005076:	b190      	cbz	r0, 800509e <elog_output+0x15a>
            log_len += elog_strcpy(log_len, log_buf + log_len, elog_port_get_time());
 8005078:	f7ff ff1a 	bl	8004eb0 <elog_port_get_time>
 800507c:	1929      	adds	r1, r5, r4
 800507e:	4602      	mov	r2, r0
 8005080:	4620      	mov	r0, r4
 8005082:	f000 fa21 	bl	80054c8 <elog_strcpy>
            if (get_fmt_enabled(level, ELOG_FMT_P_INFO | ELOG_FMT_T_INFO)) {
 8005086:	2118      	movs	r1, #24
            log_len += elog_strcpy(log_len, log_buf + log_len, elog_port_get_time());
 8005088:	4404      	add	r4, r0
            if (get_fmt_enabled(level, ELOG_FMT_P_INFO | ELOG_FMT_T_INFO)) {
 800508a:	4630      	mov	r0, r6
 800508c:	f000 f988 	bl	80053a0 <get_fmt_enabled>
 8005090:	b128      	cbz	r0, 800509e <elog_output+0x15a>
                log_len += elog_strcpy(log_len, log_buf + log_len, " ");
 8005092:	1929      	adds	r1, r5, r4
 8005094:	4620      	mov	r0, r4
 8005096:	4a7f      	ldr	r2, [pc, #508]	@ (8005294 <elog_output+0x350>)
 8005098:	f000 fa16 	bl	80054c8 <elog_strcpy>
 800509c:	4404      	add	r4, r0
            }
        }
        /* package process info */
        if (get_fmt_enabled(level, ELOG_FMT_P_INFO)) {
 800509e:	2108      	movs	r1, #8
 80050a0:	4630      	mov	r0, r6
 80050a2:	f000 f97d 	bl	80053a0 <get_fmt_enabled>
 80050a6:	b190      	cbz	r0, 80050ce <elog_output+0x18a>
            log_len += elog_strcpy(log_len, log_buf + log_len, elog_port_get_p_info());
 80050a8:	f7ff ff24 	bl	8004ef4 <elog_port_get_p_info>
 80050ac:	1929      	adds	r1, r5, r4
 80050ae:	4602      	mov	r2, r0
 80050b0:	4620      	mov	r0, r4
 80050b2:	f000 fa09 	bl	80054c8 <elog_strcpy>
            if (get_fmt_enabled(level, ELOG_FMT_T_INFO)) {
 80050b6:	2110      	movs	r1, #16
            log_len += elog_strcpy(log_len, log_buf + log_len, elog_port_get_p_info());
 80050b8:	4404      	add	r4, r0
            if (get_fmt_enabled(level, ELOG_FMT_T_INFO)) {
 80050ba:	4630      	mov	r0, r6
 80050bc:	f000 f970 	bl	80053a0 <get_fmt_enabled>
 80050c0:	b128      	cbz	r0, 80050ce <elog_output+0x18a>
                log_len += elog_strcpy(log_len, log_buf + log_len, " ");
 80050c2:	1929      	adds	r1, r5, r4
 80050c4:	4620      	mov	r0, r4
 80050c6:	4a73      	ldr	r2, [pc, #460]	@ (8005294 <elog_output+0x350>)
 80050c8:	f000 f9fe 	bl	80054c8 <elog_strcpy>
 80050cc:	4404      	add	r4, r0
            }
        }
        /* package thread info */
        if (get_fmt_enabled(level, ELOG_FMT_T_INFO)) {
 80050ce:	2110      	movs	r1, #16
 80050d0:	4630      	mov	r0, r6
 80050d2:	f000 f965 	bl	80053a0 <get_fmt_enabled>
 80050d6:	b138      	cbz	r0, 80050e8 <elog_output+0x1a4>
            log_len += elog_strcpy(log_len, log_buf + log_len, elog_port_get_t_info());
 80050d8:	f7ff ff10 	bl	8004efc <elog_port_get_t_info>
 80050dc:	1929      	adds	r1, r5, r4
 80050de:	4602      	mov	r2, r0
 80050e0:	4620      	mov	r0, r4
 80050e2:	f000 f9f1 	bl	80054c8 <elog_strcpy>
 80050e6:	4404      	add	r4, r0
        }
        log_len += elog_strcpy(log_len, log_buf + log_len, "] ");
 80050e8:	1929      	adds	r1, r5, r4
 80050ea:	4620      	mov	r0, r4
 80050ec:	4a6b      	ldr	r2, [pc, #428]	@ (800529c <elog_output+0x358>)
 80050ee:	f000 f9eb 	bl	80054c8 <elog_strcpy>
 80050f2:	4404      	add	r4, r0
    }
    /* package file directory and name, function name and line number info */
    if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_DIR, file) ||
 80050f4:	4652      	mov	r2, sl
 80050f6:	2120      	movs	r1, #32
 80050f8:	4630      	mov	r0, r6
 80050fa:	f000 f987 	bl	800540c <get_fmt_used_and_enabled_ptr>
 80050fe:	2800      	cmp	r0, #0
 8005100:	d03a      	beq.n	8005178 <elog_output+0x234>
            get_fmt_used_and_enabled_ptr(level, ELOG_FMT_FUNC, func) ||
            get_fmt_used_and_enabled_u32(level, ELOG_FMT_LINE, line)) {
        log_len += elog_strcpy(log_len, log_buf + log_len, "(");
 8005102:	4a67      	ldr	r2, [pc, #412]	@ (80052a0 <elog_output+0x35c>)
 8005104:	1929      	adds	r1, r5, r4
 8005106:	4620      	mov	r0, r4
 8005108:	f000 f9de 	bl	80054c8 <elog_strcpy>
        /* package file info */
        if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_DIR, file)) {
 800510c:	4652      	mov	r2, sl
        log_len += elog_strcpy(log_len, log_buf + log_len, "(");
 800510e:	eb04 0900 	add.w	r9, r4, r0
        if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_DIR, file)) {
 8005112:	2120      	movs	r1, #32
 8005114:	4630      	mov	r0, r6
 8005116:	f000 f979 	bl	800540c <get_fmt_used_and_enabled_ptr>
 800511a:	b1a0      	cbz	r0, 8005146 <elog_output+0x202>
            log_len += elog_strcpy(log_len, log_buf + log_len, file);
 800511c:	eb05 0109 	add.w	r1, r5, r9
 8005120:	4652      	mov	r2, sl
 8005122:	4648      	mov	r0, r9
 8005124:	f000 f9d0 	bl	80054c8 <elog_strcpy>
            if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_FUNC, func)) {
 8005128:	463a      	mov	r2, r7
            log_len += elog_strcpy(log_len, log_buf + log_len, file);
 800512a:	4481      	add	r9, r0
            if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_FUNC, func)) {
 800512c:	2140      	movs	r1, #64	@ 0x40
 800512e:	4630      	mov	r0, r6
 8005130:	f000 f96c 	bl	800540c <get_fmt_used_and_enabled_ptr>
 8005134:	2800      	cmp	r0, #0
 8005136:	d050      	beq.n	80051da <elog_output+0x296>
                log_len += elog_strcpy(log_len, log_buf + log_len, ":");
 8005138:	eb05 0109 	add.w	r1, r5, r9
 800513c:	4648      	mov	r0, r9
 800513e:	4a59      	ldr	r2, [pc, #356]	@ (80052a4 <elog_output+0x360>)
 8005140:	f000 f9c2 	bl	80054c8 <elog_strcpy>
 8005144:	4481      	add	r9, r0
        return false;
    }
}

static bool get_fmt_used_and_enabled_u32(uint8_t level, size_t set, uint32_t arg) {
    return arg && get_fmt_enabled(level, set);
 8005146:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8005148:	2b00      	cmp	r3, #0
 800514a:	d155      	bne.n	80051f8 <elog_output+0x2b4>
        if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_FUNC, func)) {
 800514c:	463a      	mov	r2, r7
 800514e:	2140      	movs	r1, #64	@ 0x40
 8005150:	4630      	mov	r0, r6
 8005152:	f000 f95b 	bl	800540c <get_fmt_used_and_enabled_ptr>
 8005156:	b130      	cbz	r0, 8005166 <elog_output+0x222>
            log_len += elog_strcpy(log_len, log_buf + log_len, func);
 8005158:	eb05 0109 	add.w	r1, r5, r9
 800515c:	4648      	mov	r0, r9
 800515e:	463a      	mov	r2, r7
 8005160:	f000 f9b2 	bl	80054c8 <elog_strcpy>
 8005164:	4481      	add	r9, r0
        log_len += elog_strcpy(log_len, log_buf + log_len, ")");
 8005166:	4a50      	ldr	r2, [pc, #320]	@ (80052a8 <elog_output+0x364>)
 8005168:	eb05 0109 	add.w	r1, r5, r9
 800516c:	4648      	mov	r0, r9
 800516e:	f000 f9ab 	bl	80054c8 <elog_strcpy>
 8005172:	eb09 0400 	add.w	r4, r9, r0
 8005176:	e00e      	b.n	8005196 <elog_output+0x252>
            get_fmt_used_and_enabled_ptr(level, ELOG_FMT_FUNC, func) ||
 8005178:	463a      	mov	r2, r7
 800517a:	2140      	movs	r1, #64	@ 0x40
 800517c:	4630      	mov	r0, r6
 800517e:	f000 f945 	bl	800540c <get_fmt_used_and_enabled_ptr>
    if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_DIR, file) ||
 8005182:	2800      	cmp	r0, #0
 8005184:	d1bd      	bne.n	8005102 <elog_output+0x1be>
    return arg && get_fmt_enabled(level, set);
 8005186:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8005188:	b12b      	cbz	r3, 8005196 <elog_output+0x252>
 800518a:	2180      	movs	r1, #128	@ 0x80
 800518c:	4630      	mov	r0, r6
 800518e:	f000 f907 	bl	80053a0 <get_fmt_enabled>
 8005192:	2800      	cmp	r0, #0
 8005194:	d1b5      	bne.n	8005102 <elog_output+0x1be>
    fmt_result = vsnprintf(log_buf + log_len, ELOG_LINE_BUF_SIZE - log_len, format, args);
 8005196:	f5c4 6180 	rsb	r1, r4, #1024	@ 0x400
 800519a:	1928      	adds	r0, r5, r4
 800519c:	9b07      	ldr	r3, [sp, #28]
 800519e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80051a0:	f003 ffe0 	bl	8009164 <vsniprintf>
    if ((log_len + fmt_result <= ELOG_LINE_BUF_SIZE) && (fmt_result > -1)) {
 80051a4:	4404      	add	r4, r0
 80051a6:	f5b4 7f7f 	cmp.w	r4, #1020	@ 0x3fc
 80051aa:	d248      	bcs.n	800523e <elog_output+0x2fa>
        log_len -= newline_len;
 80051ac:	f240 33fb 	movw	r3, #1019	@ 0x3fb
 80051b0:	ea34 0420 	bics.w	r4, r4, r0, asr #32
 80051b4:	bf28      	it	cs
 80051b6:	461c      	movcs	r4, r3
    if (elog.filter.keyword[0] != '\0') {
 80051b8:	f898 3020 	ldrb.w	r3, [r8, #32]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d041      	beq.n	8005244 <elog_output+0x300>
        log_buf[log_len] = '\0';
 80051c0:	2300      	movs	r3, #0
        if (!strstr(log_buf, elog.filter.keyword)) {
 80051c2:	493a      	ldr	r1, [pc, #232]	@ (80052ac <elog_output+0x368>)
 80051c4:	482f      	ldr	r0, [pc, #188]	@ (8005284 <elog_output+0x340>)
        log_buf[log_len] = '\0';
 80051c6:	552b      	strb	r3, [r5, r4]
        if (!strstr(log_buf, elog.filter.keyword)) {
 80051c8:	f004 f80e 	bl	80091e8 <strstr>
 80051cc:	2800      	cmp	r0, #0
 80051ce:	d139      	bne.n	8005244 <elog_output+0x300>
    elog_output_unlock();
 80051d0:	f7ff fea8 	bl	8004f24 <elog_output_unlock>
}
 80051d4:	b00f      	add	sp, #60	@ 0x3c
 80051d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return arg && get_fmt_enabled(level, set);
 80051da:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d0b5      	beq.n	800514c <elog_output+0x208>
 80051e0:	2180      	movs	r1, #128	@ 0x80
 80051e2:	4630      	mov	r0, r6
 80051e4:	f000 f8dc 	bl	80053a0 <get_fmt_enabled>
 80051e8:	b130      	cbz	r0, 80051f8 <elog_output+0x2b4>
                log_len += elog_strcpy(log_len, log_buf + log_len, " ");
 80051ea:	eb05 0109 	add.w	r1, r5, r9
 80051ee:	4648      	mov	r0, r9
 80051f0:	4a28      	ldr	r2, [pc, #160]	@ (8005294 <elog_output+0x350>)
 80051f2:	f000 f969 	bl	80054c8 <elog_strcpy>
 80051f6:	4481      	add	r9, r0
    return arg && get_fmt_enabled(level, set);
 80051f8:	2180      	movs	r1, #128	@ 0x80
 80051fa:	4630      	mov	r0, r6
            log_len += elog_strcpy(log_len, log_buf + log_len, line_num);
 80051fc:	eb05 0409 	add.w	r4, r5, r9
    return arg && get_fmt_enabled(level, set);
 8005200:	f000 f8ce 	bl	80053a0 <get_fmt_enabled>
 8005204:	2800      	cmp	r0, #0
 8005206:	d0a1      	beq.n	800514c <elog_output+0x208>
            snprintf(line_num, ELOG_LINE_NUM_MAX_LEN, "%ld", line);
 8005208:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800520a:	2105      	movs	r1, #5
 800520c:	4a28      	ldr	r2, [pc, #160]	@ (80052b0 <elog_output+0x36c>)
 800520e:	a808      	add	r0, sp, #32
 8005210:	f003 fede 	bl	8008fd0 <sniprintf>
            log_len += elog_strcpy(log_len, log_buf + log_len, line_num);
 8005214:	aa08      	add	r2, sp, #32
 8005216:	4621      	mov	r1, r4
 8005218:	4648      	mov	r0, r9
 800521a:	f000 f955 	bl	80054c8 <elog_strcpy>
            if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_FUNC, func)) {
 800521e:	463a      	mov	r2, r7
            log_len += elog_strcpy(log_len, log_buf + log_len, line_num);
 8005220:	4481      	add	r9, r0
            if (get_fmt_used_and_enabled_ptr(level, ELOG_FMT_FUNC, func)) {
 8005222:	2140      	movs	r1, #64	@ 0x40
 8005224:	4630      	mov	r0, r6
 8005226:	f000 f8f1 	bl	800540c <get_fmt_used_and_enabled_ptr>
 800522a:	2800      	cmp	r0, #0
 800522c:	d08e      	beq.n	800514c <elog_output+0x208>
                log_len += elog_strcpy(log_len, log_buf + log_len, " ");
 800522e:	eb05 0109 	add.w	r1, r5, r9
 8005232:	4648      	mov	r0, r9
 8005234:	4a17      	ldr	r2, [pc, #92]	@ (8005294 <elog_output+0x350>)
 8005236:	f000 f947 	bl	80054c8 <elog_strcpy>
 800523a:	4481      	add	r9, r0
 800523c:	e786      	b.n	800514c <elog_output+0x208>
        log_len -= newline_len;
 800523e:	f240 34fb 	movw	r4, #1019	@ 0x3fb
 8005242:	e7b9      	b.n	80051b8 <elog_output+0x274>
    if (elog.text_color_enabled) {
 8005244:	f898 30f5 	ldrb.w	r3, [r8, #245]	@ 0xf5
 8005248:	b12b      	cbz	r3, 8005256 <elog_output+0x312>
        log_len += elog_strcpy(log_len, log_buf + log_len, CSI_END);
 800524a:	1929      	adds	r1, r5, r4
 800524c:	4620      	mov	r0, r4
 800524e:	4a19      	ldr	r2, [pc, #100]	@ (80052b4 <elog_output+0x370>)
 8005250:	f000 f93a 	bl	80054c8 <elog_strcpy>
 8005254:	4404      	add	r4, r0
    log_len += elog_strcpy(log_len, log_buf + log_len, ELOG_NEWLINE_SIGN);
 8005256:	1929      	adds	r1, r5, r4
 8005258:	4a17      	ldr	r2, [pc, #92]	@ (80052b8 <elog_output+0x374>)
 800525a:	4620      	mov	r0, r4
 800525c:	f000 f934 	bl	80054c8 <elog_strcpy>
    elog_port_output(log_buf, log_len);
 8005260:	1821      	adds	r1, r4, r0
 8005262:	4808      	ldr	r0, [pc, #32]	@ (8005284 <elog_output+0x340>)
 8005264:	f7ff fe1b 	bl	8004e9e <elog_port_output>
 8005268:	e7b2      	b.n	80051d0 <elog_output+0x28c>
 800526a:	bf00      	nop
 800526c:	24017b08 	.word	0x24017b08
 8005270:	0800ce54 	.word	0x0800ce54
 8005274:	0800d29c 	.word	0x0800d29c
 8005278:	0800ce6e 	.word	0x0800ce6e
 800527c:	0800ce1e 	.word	0x0800ce1e
 8005280:	0800ce4f 	.word	0x0800ce4f
 8005284:	24017b0c 	.word	0x24017b0c
 8005288:	0800ce90 	.word	0x0800ce90
 800528c:	0800d2cc 	.word	0x0800d2cc
 8005290:	0800d2e4 	.word	0x0800d2e4
 8005294:	0800d0da 	.word	0x0800d0da
 8005298:	0800ce91 	.word	0x0800ce91
 800529c:	0800ce93 	.word	0x0800ce93
 80052a0:	0800ce96 	.word	0x0800ce96
 80052a4:	0800cd83 	.word	0x0800cd83
 80052a8:	0800cedb 	.word	0x0800cedb
 80052ac:	24017f2c 	.word	0x24017f2c
 80052b0:	0800cfec 	.word	0x0800cfec
 80052b4:	0800ce98 	.word	0x0800ce98
 80052b8:	0800cfb5 	.word	0x0800cfb5
 80052bc:	24017f0c 	.word	0x24017f0c

080052c0 <elog_start>:
void elog_start(void) {
 80052c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    if (!elog.init_ok) {
 80052c2:	4b0b      	ldr	r3, [pc, #44]	@ (80052f0 <elog_start+0x30>)
 80052c4:	f893 20f0 	ldrb.w	r2, [r3, #240]	@ 0xf0
 80052c8:	b172      	cbz	r2, 80052e8 <elog_start+0x28>
    elog.output_enabled = enabled;
 80052ca:	2201      	movs	r2, #1
    log_i("EasyLogger V%s is initialize success.", ELOG_SW_VERSION);
 80052cc:	4909      	ldr	r1, [pc, #36]	@ (80052f4 <elog_start+0x34>)
 80052ce:	2003      	movs	r0, #3
    elog.output_enabled = enabled;
 80052d0:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    log_i("EasyLogger V%s is initialize success.", ELOG_SW_VERSION);
 80052d4:	4b08      	ldr	r3, [pc, #32]	@ (80052f8 <elog_start+0x38>)
 80052d6:	4a09      	ldr	r2, [pc, #36]	@ (80052fc <elog_start+0x3c>)
 80052d8:	9302      	str	r3, [sp, #8]
 80052da:	4b09      	ldr	r3, [pc, #36]	@ (8005300 <elog_start+0x40>)
 80052dc:	9301      	str	r3, [sp, #4]
 80052de:	23f8      	movs	r3, #248	@ 0xf8
 80052e0:	9300      	str	r3, [sp, #0]
 80052e2:	4b08      	ldr	r3, [pc, #32]	@ (8005304 <elog_start+0x44>)
 80052e4:	f7ff fe2e 	bl	8004f44 <elog_output>
}
 80052e8:	b005      	add	sp, #20
 80052ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80052ee:	bf00      	nop
 80052f0:	24017f0c 	.word	0x24017f0c
 80052f4:	0800ce4f 	.word	0x0800ce4f
 80052f8:	0800ce9d 	.word	0x0800ce9d
 80052fc:	0800ce1e 	.word	0x0800ce1e
 8005300:	0800cea4 	.word	0x0800cea4
 8005304:	0800d2c0 	.word	0x0800d2c0

08005308 <elog_get_filter_tag_lvl>:
{
 8005308:	b5f0      	push	{r4, r5, r6, r7, lr}
    ELOG_ASSERT(tag != ((void *)0));
 800530a:	4607      	mov	r7, r0
{
 800530c:	b087      	sub	sp, #28
    ELOG_ASSERT(tag != ((void *)0));
 800530e:	b9b0      	cbnz	r0, 800533e <elog_get_filter_tag_lvl+0x36>
 8005310:	4b1c      	ldr	r3, [pc, #112]	@ (8005384 <elog_get_filter_tag_lvl+0x7c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	b973      	cbnz	r3, 8005334 <elog_get_filter_tag_lvl+0x2c>
 8005316:	491c      	ldr	r1, [pc, #112]	@ (8005388 <elog_get_filter_tag_lvl+0x80>)
 8005318:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800531c:	4b1b      	ldr	r3, [pc, #108]	@ (800538c <elog_get_filter_tag_lvl+0x84>)
 800531e:	9102      	str	r1, [sp, #8]
 8005320:	491b      	ldr	r1, [pc, #108]	@ (8005390 <elog_get_filter_tag_lvl+0x88>)
 8005322:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8005326:	e9cd 2100 	strd	r2, r1, [sp]
 800532a:	4a1a      	ldr	r2, [pc, #104]	@ (8005394 <elog_get_filter_tag_lvl+0x8c>)
 800532c:	491a      	ldr	r1, [pc, #104]	@ (8005398 <elog_get_filter_tag_lvl+0x90>)
 800532e:	f7ff fe09 	bl	8004f44 <elog_output>
 8005332:	e7fe      	b.n	8005332 <elog_get_filter_tag_lvl+0x2a>
 8005334:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8005338:	4914      	ldr	r1, [pc, #80]	@ (800538c <elog_get_filter_tag_lvl+0x84>)
 800533a:	4813      	ldr	r0, [pc, #76]	@ (8005388 <elog_get_filter_tag_lvl+0x80>)
 800533c:	4798      	blx	r3
    if (!elog.init_ok) {
 800533e:	4d17      	ldr	r5, [pc, #92]	@ (800539c <elog_get_filter_tag_lvl+0x94>)
 8005340:	f895 30f0 	ldrb.w	r3, [r5, #240]	@ 0xf0
 8005344:	b1e3      	cbz	r3, 8005380 <elog_get_filter_tag_lvl+0x78>
    elog_output_lock();
 8005346:	462e      	mov	r6, r5
 8005348:	2400      	movs	r4, #0
 800534a:	f7ff fddb 	bl	8004f04 <elog_output_lock>
        if (elog.filter.tag_lvl[i].tag_use_flag == true &&
 800534e:	f896 3051 	ldrb.w	r3, [r6, #81]	@ 0x51
 8005352:	b183      	cbz	r3, 8005376 <elog_get_filter_tag_lvl+0x6e>
            !strncmp(tag, elog.filter.tag_lvl[i].tag,ELOG_FILTER_TAG_MAX_LEN)){
 8005354:	221e      	movs	r2, #30
 8005356:	f106 0132 	add.w	r1, r6, #50	@ 0x32
 800535a:	4638      	mov	r0, r7
 800535c:	f003 ff32 	bl	80091c4 <strncmp>
        if (elog.filter.tag_lvl[i].tag_use_flag == true &&
 8005360:	b948      	cbnz	r0, 8005376 <elog_get_filter_tag_lvl+0x6e>
            level = elog.filter.tag_lvl[i].level;
 8005362:	eb04 1444 	add.w	r4, r4, r4, lsl #5
 8005366:	4425      	add	r5, r4
 8005368:	f895 4031 	ldrb.w	r4, [r5, #49]	@ 0x31
    elog_output_unlock();
 800536c:	f7ff fdda 	bl	8004f24 <elog_output_unlock>
}
 8005370:	4620      	mov	r0, r4
 8005372:	b007      	add	sp, #28
 8005374:	bdf0      	pop	{r4, r5, r6, r7, pc}
    for (i =0; i< ELOG_FILTER_TAG_LVL_MAX_NUM; i++){
 8005376:	3401      	adds	r4, #1
 8005378:	3621      	adds	r6, #33	@ 0x21
 800537a:	2c05      	cmp	r4, #5
 800537c:	d1e7      	bne.n	800534e <elog_get_filter_tag_lvl+0x46>
 800537e:	e7f5      	b.n	800536c <elog_get_filter_tag_lvl+0x64>
        return level;
 8005380:	2405      	movs	r4, #5
 8005382:	e7f5      	b.n	8005370 <elog_get_filter_tag_lvl+0x68>
 8005384:	24017b08 	.word	0x24017b08
 8005388:	0800ceca 	.word	0x0800ceca
 800538c:	0800d2a8 	.word	0x0800d2a8
 8005390:	0800ce6e 	.word	0x0800ce6e
 8005394:	0800ce1e 	.word	0x0800ce1e
 8005398:	0800ce4f 	.word	0x0800ce4f
 800539c:	24017f0c 	.word	0x24017f0c

080053a0 <get_fmt_enabled>:
    ELOG_ASSERT(level <= ELOG_LVL_VERBOSE);
 80053a0:	2805      	cmp	r0, #5
static bool get_fmt_enabled(uint8_t level, size_t set) {
 80053a2:	b570      	push	{r4, r5, r6, lr}
 80053a4:	4604      	mov	r4, r0
 80053a6:	b086      	sub	sp, #24
 80053a8:	460d      	mov	r5, r1
    ELOG_ASSERT(level <= ELOG_LVL_VERBOSE);
 80053aa:	d917      	bls.n	80053dc <get_fmt_enabled+0x3c>
 80053ac:	4b10      	ldr	r3, [pc, #64]	@ (80053f0 <get_fmt_enabled+0x50>)
 80053ae:	681e      	ldr	r6, [r3, #0]
 80053b0:	b97e      	cbnz	r6, 80053d2 <get_fmt_enabled+0x32>
 80053b2:	4910      	ldr	r1, [pc, #64]	@ (80053f4 <get_fmt_enabled+0x54>)
 80053b4:	f240 22e1 	movw	r2, #737	@ 0x2e1
 80053b8:	4b0f      	ldr	r3, [pc, #60]	@ (80053f8 <get_fmt_enabled+0x58>)
 80053ba:	4630      	mov	r0, r6
 80053bc:	9102      	str	r1, [sp, #8]
 80053be:	490f      	ldr	r1, [pc, #60]	@ (80053fc <get_fmt_enabled+0x5c>)
 80053c0:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80053c4:	e9cd 2100 	strd	r2, r1, [sp]
 80053c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005400 <get_fmt_enabled+0x60>)
 80053ca:	490e      	ldr	r1, [pc, #56]	@ (8005404 <get_fmt_enabled+0x64>)
 80053cc:	f7ff fdba 	bl	8004f44 <elog_output>
 80053d0:	e7fe      	b.n	80053d0 <get_fmt_enabled+0x30>
 80053d2:	f240 22e1 	movw	r2, #737	@ 0x2e1
 80053d6:	4908      	ldr	r1, [pc, #32]	@ (80053f8 <get_fmt_enabled+0x58>)
 80053d8:	4806      	ldr	r0, [pc, #24]	@ (80053f4 <get_fmt_enabled+0x54>)
 80053da:	47b0      	blx	r6
    if (elog.enabled_fmt_set[level] & set) {
 80053dc:	3436      	adds	r4, #54	@ 0x36
 80053de:	4b0a      	ldr	r3, [pc, #40]	@ (8005408 <get_fmt_enabled+0x68>)
 80053e0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80053e4:	421d      	tst	r5, r3
}
 80053e6:	bf14      	ite	ne
 80053e8:	2001      	movne	r0, #1
 80053ea:	2000      	moveq	r0, #0
 80053ec:	b006      	add	sp, #24
 80053ee:	bd70      	pop	{r4, r5, r6, pc}
 80053f0:	24017b08 	.word	0x24017b08
 80053f4:	0800ce54 	.word	0x0800ce54
 80053f8:	0800d28c 	.word	0x0800d28c
 80053fc:	0800ce6e 	.word	0x0800ce6e
 8005400:	0800ce1e 	.word	0x0800ce1e
 8005404:	0800ce4f 	.word	0x0800ce4f
 8005408:	24017f0c 	.word	0x24017f0c

0800540c <get_fmt_used_and_enabled_ptr>:
}
static bool get_fmt_used_and_enabled_ptr(uint8_t level, size_t set, const char* arg) {
 800540c:	b508      	push	{r3, lr}
    return arg && get_fmt_enabled(level, set);
 800540e:	b122      	cbz	r2, 800541a <get_fmt_used_and_enabled_ptr+0xe>
 8005410:	f7ff ffc6 	bl	80053a0 <get_fmt_enabled>
}
 8005414:	f000 0001 	and.w	r0, r0, #1
 8005418:	bd08      	pop	{r3, pc}
    return arg && get_fmt_enabled(level, set);
 800541a:	4610      	mov	r0, r2
 800541c:	e7fa      	b.n	8005414 <get_fmt_used_and_enabled_ptr+0x8>
	...

08005420 <elog_output_lock_enabled>:
 * @note disable this lock is not recommended except you want output system exception log
 *
 * @param enabled true: enable  false: disable
 */
void elog_output_lock_enabled(bool enabled) {
    elog.output_lock_enabled = enabled;
 8005420:	4b07      	ldr	r3, [pc, #28]	@ (8005440 <elog_output_lock_enabled+0x20>)
 8005422:	f883 00f2 	strb.w	r0, [r3, #242]	@ 0xf2
    /* it will re-lock or re-unlock before output lock enable */
    if (elog.output_lock_enabled) {
 8005426:	b150      	cbz	r0, 800543e <elog_output_lock_enabled+0x1e>
        if (!elog.output_is_locked_before_disable && elog.output_is_locked_before_enable) {
 8005428:	f893 20f3 	ldrb.w	r2, [r3, #243]	@ 0xf3
 800542c:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 8005430:	b913      	cbnz	r3, 8005438 <elog_output_lock_enabled+0x18>
 8005432:	b122      	cbz	r2, 800543e <elog_output_lock_enabled+0x1e>
            /* the output lock is unlocked before disable, and the lock will unlocking after enable */
            elog_port_output_lock();
 8005434:	f7ff bd38 	b.w	8004ea8 <elog_port_output_lock>
        } else if (elog.output_is_locked_before_disable && !elog.output_is_locked_before_enable) {
 8005438:	b90a      	cbnz	r2, 800543e <elog_output_lock_enabled+0x1e>
            /* the output lock is locked before disable, and the lock will locking after enable */
            elog_port_output_unlock();
 800543a:	f7ff bd37 	b.w	8004eac <elog_port_output_unlock>
        }
    }
}
 800543e:	4770      	bx	lr
 8005440:	24017f0c 	.word	0x24017f0c

08005444 <elog_init>:
ElogErrCode elog_init(void) {
 8005444:	b570      	push	{r4, r5, r6, lr}
    if (elog.init_ok == true) {
 8005446:	4d14      	ldr	r5, [pc, #80]	@ (8005498 <elog_init+0x54>)
 8005448:	f895 30f0 	ldrb.w	r3, [r5, #240]	@ 0xf0
 800544c:	bb13      	cbnz	r3, 8005494 <elog_init+0x50>
    result = elog_port_init();
 800544e:	f7ff fd24 	bl	8004e9a <elog_port_init>
 8005452:	4604      	mov	r4, r0
    if (result != ELOG_NO_ERR) {
 8005454:	b9f8      	cbnz	r0, 8005496 <elog_init+0x52>
    elog_output_lock_enabled(true);
 8005456:	2001      	movs	r0, #1
        memset(elog.filter.tag_lvl[i].tag, '\0', ELOG_FILTER_TAG_MAX_LEN + 1);
 8005458:	4626      	mov	r6, r4
    elog_output_lock_enabled(true);
 800545a:	f7ff ffe1 	bl	8005420 <elog_output_lock_enabled>
    elog.output_is_locked_before_disable = false;
 800545e:	f44f 7380 	mov.w	r3, #256	@ 0x100
    elog.filter.level = level;
 8005462:	2205      	movs	r2, #5
    elog.output_is_locked_before_enable = false;
 8005464:	f885 40f3 	strb.w	r4, [r5, #243]	@ 0xf3
    elog.output_is_locked_before_disable = false;
 8005468:	f8a5 30f4 	strh.w	r3, [r5, #244]	@ 0xf4
    elog.filter.level = level;
 800546c:	462b      	mov	r3, r5
 800546e:	f803 2b32 	strb.w	r2, [r3], #50
    for (i =0; i< ELOG_FILTER_TAG_LVL_MAX_NUM; i++){
 8005472:	3401      	adds	r4, #1
        memset(elog.filter.tag_lvl[i].tag, '\0', ELOG_FILTER_TAG_MAX_LEN + 1);
 8005474:	4618      	mov	r0, r3
 8005476:	221f      	movs	r2, #31
 8005478:	2100      	movs	r1, #0
 800547a:	f003 fe9b 	bl	80091b4 <memset>
    for (i =0; i< ELOG_FILTER_TAG_LVL_MAX_NUM; i++){
 800547e:	2c05      	cmp	r4, #5
        memset(elog.filter.tag_lvl[i].tag, '\0', ELOG_FILTER_TAG_MAX_LEN + 1);
 8005480:	4603      	mov	r3, r0
        elog.filter.tag_lvl[i].level = ELOG_FILTER_LVL_SILENT;
 8005482:	f800 6c01 	strb.w	r6, [r0, #-1]
        elog.filter.tag_lvl[i].tag_use_flag = false;
 8005486:	77c6      	strb	r6, [r0, #31]
    for (i =0; i< ELOG_FILTER_TAG_LVL_MAX_NUM; i++){
 8005488:	f103 0321 	add.w	r3, r3, #33	@ 0x21
 800548c:	d1f1      	bne.n	8005472 <elog_init+0x2e>
    elog.init_ok = true;
 800548e:	2301      	movs	r3, #1
 8005490:	f885 30f0 	strb.w	r3, [r5, #240]	@ 0xf0
        return result;
 8005494:	2000      	movs	r0, #0
}
 8005496:	bd70      	pop	{r4, r5, r6, pc}
 8005498:	24017f0c 	.word	0x24017f0c

0800549c <app_elog_init>:
    /* unlock output */
    elog_output_unlock();
}

void app_elog_init()
{
 800549c:	b508      	push	{r3, lr}
  elog_init();
 800549e:	f7ff ffd1 	bl	8005444 <elog_init>
    elog.text_color_enabled = enabled;
 80054a2:	4b08      	ldr	r3, [pc, #32]	@ (80054c4 <app_elog_init+0x28>)
 80054a4:	2201      	movs	r2, #1
    elog.enabled_fmt_set[level] = set;
 80054a6:	21ff      	movs	r1, #255	@ 0xff
    elog.text_color_enabled = enabled;
 80054a8:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    elog.enabled_fmt_set[level] = set;
 80054ac:	2203      	movs	r2, #3
 80054ae:	e9c3 1236 	strd	r1, r2, [r3, #216]	@ 0xd8
 80054b2:	e9c3 2238 	strd	r2, r2, [r3, #224]	@ 0xe0
 80054b6:	22e3      	movs	r2, #227	@ 0xe3
 80054b8:	e9c3 213a 	strd	r2, r1, [r3, #232]	@ 0xe8
  elog_set_fmt(ELOG_LVL_INFO, ELOG_FMT_LVL | ELOG_FMT_TAG);
  elog_set_fmt(ELOG_LVL_DEBUG, ELOG_FMT_ALL & ~(ELOG_FMT_TIME | ELOG_FMT_P_INFO | ELOG_FMT_T_INFO));
  elog_set_fmt(ELOG_LVL_VERBOSE, ELOG_FMT_ALL);

  elog_start();
}
 80054bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  elog_start();
 80054c0:	f7ff befe 	b.w	80052c0 <elog_start>
 80054c4:	24017f0c 	.word	0x24017f0c

080054c8 <elog_strcpy>:
 * @param dst destination
 * @param src source
 *
 * @return copied length
 */
size_t elog_strcpy(size_t cur_len, char *dst, const char *src) {
 80054c8:	b570      	push	{r4, r5, r6, lr}
    const char *src_old = src;

    assert(dst);
 80054ca:	b929      	cbnz	r1, 80054d8 <elog_strcpy+0x10>
 80054cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005500 <elog_strcpy+0x38>)
 80054ce:	212c      	movs	r1, #44	@ 0x2c
 80054d0:	4a0c      	ldr	r2, [pc, #48]	@ (8005504 <elog_strcpy+0x3c>)
    assert(src);
 80054d2:	480d      	ldr	r0, [pc, #52]	@ (8005508 <elog_strcpy+0x40>)
 80054d4:	f002 fd6c 	bl	8007fb0 <__assert_func>
 80054d8:	b13a      	cbz	r2, 80054ea <elog_strcpy+0x22>
 80054da:	4614      	mov	r4, r2
 80054dc:	1a40      	subs	r0, r0, r1
 80054de:	4623      	mov	r3, r4

    while (*src != 0) {
 80054e0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80054e4:	b92d      	cbnz	r5, 80054f2 <elog_strcpy+0x2a>
            *dst++ = *src++;
        } else {
            break;
        }
    }
    return src - src_old;
 80054e6:	1a98      	subs	r0, r3, r2
}
 80054e8:	bd70      	pop	{r4, r5, r6, pc}
    assert(src);
 80054ea:	4b08      	ldr	r3, [pc, #32]	@ (800550c <elog_strcpy+0x44>)
 80054ec:	212d      	movs	r1, #45	@ 0x2d
 80054ee:	4a05      	ldr	r2, [pc, #20]	@ (8005504 <elog_strcpy+0x3c>)
 80054f0:	e7ef      	b.n	80054d2 <elog_strcpy+0xa>
        if (cur_len++ < ELOG_LINE_BUF_SIZE) {
 80054f2:	180e      	adds	r6, r1, r0
 80054f4:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80054f8:	d2f5      	bcs.n	80054e6 <elog_strcpy+0x1e>
            *dst++ = *src++;
 80054fa:	f801 5b01 	strb.w	r5, [r1], #1
 80054fe:	e7ee      	b.n	80054de <elog_strcpy+0x16>
 8005500:	0800cf13 	.word	0x0800cf13
 8005504:	0800d2fc 	.word	0x0800d2fc
 8005508:	0800cf17 	.word	0x0800cf17
 800550c:	0800cf4e 	.word	0x0800cf4e

08005510 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005510:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8005512:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005516:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005518:	f001 f8a4 	bl	8006664 <xTaskGetSchedulerState>
 800551c:	2801      	cmp	r0, #1
 800551e:	d003      	beq.n	8005528 <SysTick_Handler+0x18>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8005520:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8005524:	f001 bc7e 	b.w	8006e24 <xPortSysTickHandler>
}
 8005528:	bd08      	pop	{r3, pc}
	...

0800552c <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800552c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005530:	b92b      	cbnz	r3, 800553e <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8005532:	4b06      	ldr	r3, [pc, #24]	@ (800554c <osKernelInitialize+0x20>)
 8005534:	6818      	ldr	r0, [r3, #0]
 8005536:	b928      	cbnz	r0, 8005544 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005538:	2201      	movs	r2, #1
 800553a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800553c:	4770      	bx	lr
    stat = osErrorISR;
 800553e:	f06f 0005 	mvn.w	r0, #5
 8005542:	4770      	bx	lr
    } else {
      stat = osError;
 8005544:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	24018754 	.word	0x24018754

08005550 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005550:	b510      	push	{r4, lr}
 8005552:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005556:	b95c      	cbnz	r4, 8005570 <osKernelStart+0x20>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8005558:	4b08      	ldr	r3, [pc, #32]	@ (800557c <osKernelStart+0x2c>)
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	2a01      	cmp	r2, #1
 800555e:	d10a      	bne.n	8005576 <osKernelStart+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005560:	4a07      	ldr	r2, [pc, #28]	@ (8005580 <osKernelStart+0x30>)
 8005562:	77d4      	strb	r4, [r2, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005564:	2202      	movs	r2, #2
 8005566:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005568:	f000 fde8 	bl	800613c <vTaskStartScheduler>
      stat = osOK;
 800556c:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 800556e:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8005570:	f06f 0005 	mvn.w	r0, #5
 8005574:	e7fb      	b.n	800556e <osKernelStart+0x1e>
      stat = osError;
 8005576:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 800557a:	e7f8      	b.n	800556e <osKernelStart+0x1e>
 800557c:	24018754 	.word	0x24018754
 8005580:	e000ed00 	.word	0xe000ed00

08005584 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005586:	4614      	mov	r4, r2
 8005588:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800558a:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800558c:	460b      	mov	r3, r1
  hTask = NULL;
 800558e:	9205      	str	r2, [sp, #20]
 8005590:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8005594:	b9fa      	cbnz	r2, 80055d6 <osThreadNew+0x52>
 8005596:	b1f0      	cbz	r0, 80055d6 <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8005598:	b354      	cbz	r4, 80055f0 <osThreadNew+0x6c>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800559a:	69a5      	ldr	r5, [r4, #24]
 800559c:	b125      	cbz	r5, 80055a8 <osThreadNew+0x24>
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800559e:	1e69      	subs	r1, r5, #1
 80055a0:	2937      	cmp	r1, #55	@ 0x37
 80055a2:	d902      	bls.n	80055aa <osThreadNew+0x26>
        return (NULL);
 80055a4:	2000      	movs	r0, #0
 80055a6:	e017      	b.n	80055d8 <osThreadNew+0x54>
    prio  = (UBaseType_t)osPriorityNormal;
 80055a8:	2518      	movs	r5, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80055aa:	6862      	ldr	r2, [r4, #4]
 80055ac:	07d2      	lsls	r2, r2, #31
 80055ae:	d4f9      	bmi.n	80055a4 <osThreadNew+0x20>
      }

      if (attr->stack_size > 0U) {
 80055b0:	6966      	ldr	r6, [r4, #20]
 80055b2:	b19e      	cbz	r6, 80055dc <osThreadNew+0x58>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80055b4:	08b2      	lsrs	r2, r6, #2
      if (attr->name != NULL) {
 80055b6:	6821      	ldr	r1, [r4, #0]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80055b8:	e9d4 7c02 	ldrd	r7, ip, [r4, #8]
 80055bc:	b187      	cbz	r7, 80055e0 <osThreadNew+0x5c>
 80055be:	f1bc 0fa7 	cmp.w	ip, #167	@ 0xa7
 80055c2:	d908      	bls.n	80055d6 <osThreadNew+0x52>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055c4:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80055c6:	b134      	cbz	r4, 80055d6 <osThreadNew+0x52>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055c8:	b12e      	cbz	r6, 80055d6 <osThreadNew+0x52>
      mem = 0;
    }

    if (mem == 1) {
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80055ca:	9500      	str	r5, [sp, #0]
 80055cc:	e9cd 4701 	strd	r4, r7, [sp, #4]
 80055d0:	f000 fd4e 	bl	8006070 <xTaskCreateStatic>
 80055d4:	9005      	str	r0, [sp, #20]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80055d6:	9805      	ldr	r0, [sp, #20]
}
 80055d8:	b007      	add	sp, #28
 80055da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 80055dc:	2280      	movs	r2, #128	@ 0x80
 80055de:	e7ea      	b.n	80055b6 <osThreadNew+0x32>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80055e0:	f1bc 0f00 	cmp.w	ip, #0
 80055e4:	d1f7      	bne.n	80055d6 <osThreadNew+0x52>
 80055e6:	6924      	ldr	r4, [r4, #16]
 80055e8:	2c00      	cmp	r4, #0
 80055ea:	d1f4      	bne.n	80055d6 <osThreadNew+0x52>
 80055ec:	460c      	mov	r4, r1
 80055ee:	e001      	b.n	80055f4 <osThreadNew+0x70>
    prio  = (UBaseType_t)osPriorityNormal;
 80055f0:	2518      	movs	r5, #24
    stack = configMINIMAL_STACK_SIZE;
 80055f2:	2280      	movs	r2, #128	@ 0x80
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80055f4:	a905      	add	r1, sp, #20
 80055f6:	b292      	uxth	r2, r2
 80055f8:	e9cd 5100 	strd	r5, r1, [sp]
 80055fc:	4621      	mov	r1, r4
 80055fe:	f000 fd6f 	bl	80060e0 <xTaskCreate>
 8005602:	2801      	cmp	r0, #1
            hTask = NULL;
 8005604:	bf1c      	itt	ne
 8005606:	2300      	movne	r3, #0
 8005608:	9305      	strne	r3, [sp, #20]
 800560a:	e7e4      	b.n	80055d6 <osThreadNew+0x52>

0800560c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800560c:	b508      	push	{r3, lr}
 800560e:	f3ef 8205 	mrs	r2, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005612:	b922      	cbnz	r2, 800561e <osDelay+0x12>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8005614:	b108      	cbz	r0, 800561a <osDelay+0xe>
      vTaskDelay(ticks);
 8005616:	f000 fef9 	bl	800640c <vTaskDelay>
    stat = osOK;
 800561a:	2000      	movs	r0, #0
    }
  }

  return (stat);
}
 800561c:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 800561e:	f06f 0005 	mvn.w	r0, #5
  return (stat);
 8005622:	e7fb      	b.n	800561c <osDelay+0x10>

08005624 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005624:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005626:	4605      	mov	r5, r0
 8005628:	460e      	mov	r6, r1
 800562a:	4614      	mov	r4, r2
 800562c:	f3ef 8705 	mrs	r7, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005630:	b11f      	cbz	r7, 800563a <osMessageQueueNew+0x16>
  hQueue = NULL;
 8005632:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8005634:	4628      	mov	r0, r5
 8005636:	b003      	add	sp, #12
 8005638:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800563a:	2800      	cmp	r0, #0
 800563c:	d0f9      	beq.n	8005632 <osMessageQueueNew+0xe>
 800563e:	2900      	cmp	r1, #0
 8005640:	d0f7      	beq.n	8005632 <osMessageQueueNew+0xe>
    if (attr != NULL) {
 8005642:	b1da      	cbz	r2, 800567c <osMessageQueueNew+0x58>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005644:	e9d2 3202 	ldrd	r3, r2, [r2, #8]
 8005648:	b183      	cbz	r3, 800566c <osMessageQueueNew+0x48>
 800564a:	2a4f      	cmp	r2, #79	@ 0x4f
 800564c:	d9f1      	bls.n	8005632 <osMessageQueueNew+0xe>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800564e:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005650:	2a00      	cmp	r2, #0
 8005652:	d0ee      	beq.n	8005632 <osMessageQueueNew+0xe>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005654:	434d      	muls	r5, r1
 8005656:	6966      	ldr	r6, [r4, #20]
 8005658:	42ae      	cmp	r6, r5
 800565a:	d3ea      	bcc.n	8005632 <osMessageQueueNew+0xe>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800565c:	9700      	str	r7, [sp, #0]
 800565e:	f000 f93d 	bl	80058dc <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 8005662:	4605      	mov	r5, r0
 8005664:	2800      	cmp	r0, #0
 8005666:	d0e4      	beq.n	8005632 <osMessageQueueNew+0xe>
        name = attr->name;
 8005668:	6824      	ldr	r4, [r4, #0]
 800566a:	e011      	b.n	8005690 <osMessageQueueNew+0x6c>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800566c:	2a00      	cmp	r2, #0
 800566e:	d1e0      	bne.n	8005632 <osMessageQueueNew+0xe>
 8005670:	6923      	ldr	r3, [r4, #16]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1dd      	bne.n	8005632 <osMessageQueueNew+0xe>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005676:	6963      	ldr	r3, [r4, #20]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1da      	bne.n	8005632 <osMessageQueueNew+0xe>
          hQueue = xQueueCreate (msg_count, msg_size);
 800567c:	4628      	mov	r0, r5
 800567e:	2200      	movs	r2, #0
 8005680:	4631      	mov	r1, r6
 8005682:	f000 f979 	bl	8005978 <xQueueGenericCreate>
    if (hQueue != NULL) {
 8005686:	4605      	mov	r5, r0
 8005688:	2800      	cmp	r0, #0
 800568a:	d0d2      	beq.n	8005632 <osMessageQueueNew+0xe>
      if (attr != NULL) {
 800568c:	2c00      	cmp	r4, #0
 800568e:	d1eb      	bne.n	8005668 <osMessageQueueNew+0x44>
      vQueueAddToRegistry (hQueue, name);
 8005690:	4621      	mov	r1, r4
 8005692:	4628      	mov	r0, r5
 8005694:	f000 fb44 	bl	8005d20 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 8005698:	e7cc      	b.n	8005634 <osMessageQueueNew+0x10>
	...

0800569c <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800569c:	4b03      	ldr	r3, [pc, #12]	@ (80056ac <vApplicationGetIdleTaskMemory+0x10>)
 800569e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80056a0:	4b03      	ldr	r3, [pc, #12]	@ (80056b0 <vApplicationGetIdleTaskMemory+0x14>)
 80056a2:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80056a4:	2380      	movs	r3, #128	@ 0x80
 80056a6:	6013      	str	r3, [r2, #0]
}
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	240186ac 	.word	0x240186ac
 80056b0:	240184ac 	.word	0x240184ac

080056b4 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80056b4:	4b03      	ldr	r3, [pc, #12]	@ (80056c4 <vApplicationGetTimerTaskMemory+0x10>)
 80056b6:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80056b8:	4b03      	ldr	r3, [pc, #12]	@ (80056c8 <vApplicationGetTimerTaskMemory+0x14>)
 80056ba:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80056bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80056c0:	6013      	str	r3, [r2, #0]
}
 80056c2:	4770      	bx	lr
 80056c4:	24018404 	.word	0x24018404
 80056c8:	24018004 	.word	0x24018004

080056cc <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056cc:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80056d0:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056d4:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056d6:	6103      	str	r3, [r0, #16]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056d8:	e9c0 2302 	strd	r2, r3, [r0, #8]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80056e0:	4770      	bx	lr

080056e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80056e2:	2300      	movs	r3, #0
 80056e4:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80056e6:	4770      	bx	lr

080056e8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80056e8:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80056ea:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80056ec:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80056ee:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80056f0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80056f2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80056f4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80056f6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80056f8:	3301      	adds	r3, #1
 80056fa:	6003      	str	r3, [r0, #0]
}
 80056fc:	4770      	bx	lr

080056fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056fe:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005700:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005702:	1c63      	adds	r3, r4, #1
 8005704:	d10a      	bne.n	800571c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005706:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800570c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800570e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005710:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8005712:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8005714:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8005716:	3301      	adds	r3, #1
 8005718:	6003      	str	r3, [r0, #0]
}
 800571a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800571c:	f100 0208 	add.w	r2, r0, #8
 8005720:	4613      	mov	r3, r2
 8005722:	6852      	ldr	r2, [r2, #4]
 8005724:	6815      	ldr	r5, [r2, #0]
 8005726:	42a5      	cmp	r5, r4
 8005728:	d9fa      	bls.n	8005720 <vListInsert+0x22>
 800572a:	e7ed      	b.n	8005708 <vListInsert+0xa>

0800572c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800572c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800572e:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 8005732:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005734:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005736:	6859      	ldr	r1, [r3, #4]
 8005738:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800573a:	bf08      	it	eq
 800573c:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800573e:	2200      	movs	r2, #0
 8005740:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	3a01      	subs	r2, #1
 8005746:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005748:	6818      	ldr	r0, [r3, #0]
}
 800574a:	4770      	bx	lr

0800574c <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800574c:	b510      	push	{r4, lr}
 800574e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005750:	f001 fb00 	bl	8006d54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005754:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005756:	f001 fb1d 	bl	8006d94 <vPortExitCritical>

	return xReturn;
}
 800575a:	fab4 f084 	clz	r0, r4
 800575e:	0940      	lsrs	r0, r0, #5
 8005760:	bd10      	pop	{r4, pc}

08005762 <prvCopyDataToQueue>:
{
 8005762:	b570      	push	{r4, r5, r6, lr}
 8005764:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005766:	6c02      	ldr	r2, [r0, #64]	@ 0x40
{
 8005768:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800576a:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800576c:	b942      	cbnz	r2, 8005780 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800576e:	6806      	ldr	r6, [r0, #0]
 8005770:	b99e      	cbnz	r6, 800579a <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005772:	6880      	ldr	r0, [r0, #8]
 8005774:	f000 ff86 	bl	8006684 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005778:	60a6      	str	r6, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800577a:	3501      	adds	r5, #1
 800577c:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 800577e:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8005780:	b96e      	cbnz	r6, 800579e <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005782:	6840      	ldr	r0, [r0, #4]
 8005784:	f003 fe2b 	bl	80093de <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005788:	6863      	ldr	r3, [r4, #4]
 800578a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800578c:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800578e:	68a2      	ldr	r2, [r4, #8]
 8005790:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005792:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005794:	bf24      	itt	cs
 8005796:	6823      	ldrcs	r3, [r4, #0]
 8005798:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 800579a:	2000      	movs	r0, #0
 800579c:	e7ed      	b.n	800577a <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800579e:	68c0      	ldr	r0, [r0, #12]
 80057a0:	f003 fe1d 	bl	80093de <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80057a4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80057a6:	68e3      	ldr	r3, [r4, #12]
 80057a8:	4251      	negs	r1, r2
 80057aa:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057ac:	6822      	ldr	r2, [r4, #0]
 80057ae:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80057b0:	60e3      	str	r3, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80057b2:	bf3e      	ittt	cc
 80057b4:	68a3      	ldrcc	r3, [r4, #8]
 80057b6:	185b      	addcc	r3, r3, r1
 80057b8:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80057ba:	2e02      	cmp	r6, #2
 80057bc:	d1ed      	bne.n	800579a <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057be:	b10d      	cbz	r5, 80057c4 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 80057c0:	3d01      	subs	r5, #1
 80057c2:	e7ea      	b.n	800579a <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 80057c4:	4628      	mov	r0, r5
 80057c6:	e7d8      	b.n	800577a <prvCopyDataToQueue+0x18>

080057c8 <prvCopyDataFromQueue>:
{
 80057c8:	4603      	mov	r3, r0
 80057ca:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80057cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 80057ce:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80057d0:	b162      	cbz	r2, 80057ec <prvCopyDataFromQueue+0x24>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057d2:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80057d4:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057d6:	4414      	add	r4, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80057d8:	428c      	cmp	r4, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057da:	60dc      	str	r4, [r3, #12]
}
 80057dc:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80057e0:	bf24      	itt	cs
 80057e2:	6819      	ldrcs	r1, [r3, #0]
 80057e4:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057e6:	68d9      	ldr	r1, [r3, #12]
 80057e8:	f003 bdf9 	b.w	80093de <memcpy>
}
 80057ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <prvUnlockQueue>:
{
 80057f2:	b570      	push	{r4, r5, r6, lr}
 80057f4:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80057f6:	f001 faad 	bl	8006d54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80057fa:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057fe:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8005802:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005804:	2d00      	cmp	r5, #0
 8005806:	dd01      	ble.n	800580c <prvUnlockQueue+0x1a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005808:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800580a:	b9b3      	cbnz	r3, 800583a <prvUnlockQueue+0x48>
		pxQueue->cTxLock = queueUNLOCKED;
 800580c:	23ff      	movs	r3, #255	@ 0xff
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800580e:	f104 0610 	add.w	r6, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 8005812:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8005816:	f001 fabd 	bl	8006d94 <vPortExitCritical>
	taskENTER_CRITICAL();
 800581a:	f001 fa9b 	bl	8006d54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800581e:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
 8005822:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005824:	2d00      	cmp	r5, #0
 8005826:	dd01      	ble.n	800582c <prvUnlockQueue+0x3a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005828:	6923      	ldr	r3, [r4, #16]
 800582a:	b97b      	cbnz	r3, 800584c <prvUnlockQueue+0x5a>
		pxQueue->cRxLock = queueUNLOCKED;
 800582c:	23ff      	movs	r3, #255	@ 0xff
 800582e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 8005832:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8005836:	f001 baad 	b.w	8006d94 <vPortExitCritical>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800583a:	4630      	mov	r0, r6
 800583c:	f000 fe82 	bl	8006544 <xTaskRemoveFromEventList>
 8005840:	b108      	cbz	r0, 8005846 <prvUnlockQueue+0x54>
						vTaskMissedYield();
 8005842:	f000 ff09 	bl	8006658 <vTaskMissedYield>
			--cTxLock;
 8005846:	3d01      	subs	r5, #1
 8005848:	b26d      	sxtb	r5, r5
 800584a:	e7db      	b.n	8005804 <prvUnlockQueue+0x12>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800584c:	4630      	mov	r0, r6
 800584e:	f000 fe79 	bl	8006544 <xTaskRemoveFromEventList>
 8005852:	b108      	cbz	r0, 8005858 <prvUnlockQueue+0x66>
					vTaskMissedYield();
 8005854:	f000 ff00 	bl	8006658 <vTaskMissedYield>
				--cRxLock;
 8005858:	3d01      	subs	r5, #1
 800585a:	b26d      	sxtb	r5, r5
 800585c:	e7e2      	b.n	8005824 <prvUnlockQueue+0x32>

0800585e <xQueueGenericReset>:
{
 800585e:	b538      	push	{r3, r4, r5, lr}
 8005860:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8005862:	4604      	mov	r4, r0
 8005864:	b940      	cbnz	r0, 8005878 <xQueueGenericReset+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	e7fe      	b.n	8005876 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8005878:	f001 fa6c 	bl	8006d54 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800587c:	6822      	ldr	r2, [r4, #0]
 800587e:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005882:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005884:	434b      	muls	r3, r1
 8005886:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005888:	1a5b      	subs	r3, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800588a:	60a0      	str	r0, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800588c:	441a      	add	r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800588e:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8005890:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005892:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005894:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8005896:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800589a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800589e:	b9a5      	cbnz	r5, 80058ca <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058a0:	6923      	ldr	r3, [r4, #16]
 80058a2:	b173      	cbz	r3, 80058c2 <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058a4:	f104 0010 	add.w	r0, r4, #16
 80058a8:	f000 fe4c 	bl	8006544 <xTaskRemoveFromEventList>
 80058ac:	b148      	cbz	r0, 80058c2 <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 80058ae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80058b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058b6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80058ba:	f3bf 8f4f 	dsb	sy
 80058be:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80058c2:	f001 fa67 	bl	8006d94 <vPortExitCritical>
}
 80058c6:	2001      	movs	r0, #1
 80058c8:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80058ca:	f104 0010 	add.w	r0, r4, #16
 80058ce:	f7ff fefd 	bl	80056cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80058d2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80058d6:	f7ff fef9 	bl	80056cc <vListInitialise>
 80058da:	e7f2      	b.n	80058c2 <xQueueGenericReset+0x64>

080058dc <xQueueGenericCreateStatic>:
	{
 80058dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80058de:	460d      	mov	r5, r1
 80058e0:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80058e2:	b940      	cbnz	r0, 80058f6 <xQueueGenericCreateStatic+0x1a>
 80058e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e8:	f383 8811 	msr	BASEPRI, r3
 80058ec:	f3bf 8f6f 	isb	sy
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	e7fe      	b.n	80058f4 <xQueueGenericCreateStatic+0x18>
		configASSERT( pxStaticQueue != NULL );
 80058f6:	b943      	cbnz	r3, 800590a <xQueueGenericCreateStatic+0x2e>
 80058f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fc:	f383 8811 	msr	BASEPRI, r3
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	e7fe      	b.n	8005908 <xQueueGenericCreateStatic+0x2c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800590a:	b14a      	cbz	r2, 8005920 <xQueueGenericCreateStatic+0x44>
 800590c:	b991      	cbnz	r1, 8005934 <xQueueGenericCreateStatic+0x58>
 800590e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005912:	f383 8811 	msr	BASEPRI, r3
 8005916:	f3bf 8f6f 	isb	sy
 800591a:	f3bf 8f4f 	dsb	sy
 800591e:	e7fe      	b.n	800591e <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005920:	b141      	cbz	r1, 8005934 <xQueueGenericCreateStatic+0x58>
 8005922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005926:	f383 8811 	msr	BASEPRI, r3
 800592a:	f3bf 8f6f 	isb	sy
 800592e:	f3bf 8f4f 	dsb	sy
 8005932:	e7fe      	b.n	8005932 <xQueueGenericCreateStatic+0x56>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005934:	2350      	movs	r3, #80	@ 0x50
 8005936:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005938:	9b01      	ldr	r3, [sp, #4]
 800593a:	2b50      	cmp	r3, #80	@ 0x50
 800593c:	d008      	beq.n	8005950 <xQueueGenericCreateStatic+0x74>
 800593e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	e7fe      	b.n	800594e <xQueueGenericCreateStatic+0x72>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005950:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005952:	2d00      	cmp	r5, #0
 8005954:	bf08      	it	eq
 8005956:	4622      	moveq	r2, r4
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005958:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800595a:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 800595e:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8005960:	e9c4 050f 	strd	r0, r5, [r4, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005964:	4620      	mov	r0, r4
 8005966:	f7ff ff7a 	bl	800585e <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800596a:	f89d 3018 	ldrb.w	r3, [sp, #24]
	}
 800596e:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8005970:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
	}
 8005974:	b003      	add	sp, #12
 8005976:	bd30      	pop	{r4, r5, pc}

08005978 <xQueueGenericCreate>:
	{
 8005978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800597a:	460d      	mov	r5, r1
 800597c:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800597e:	4606      	mov	r6, r0
 8005980:	b940      	cbnz	r0, 8005994 <xQueueGenericCreate+0x1c>
 8005982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	e7fe      	b.n	8005992 <xQueueGenericCreate+0x1a>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005994:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005996:	3050      	adds	r0, #80	@ 0x50
 8005998:	f001 fb42 	bl	8007020 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800599c:	4604      	mov	r4, r0
 800599e:	b170      	cbz	r0, 80059be <xQueueGenericCreate+0x46>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80059a0:	2300      	movs	r3, #0
 80059a2:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80059a6:	b165      	cbz	r5, 80059c2 <xQueueGenericCreate+0x4a>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059a8:	f100 0350 	add.w	r3, r0, #80	@ 0x50
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80059ac:	2101      	movs	r1, #1
 80059ae:	4620      	mov	r0, r4
 80059b0:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 80059b2:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80059b6:	f7ff ff52 	bl	800585e <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80059ba:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	}
 80059be:	4620      	mov	r0, r4
 80059c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059c2:	4603      	mov	r3, r0
 80059c4:	e7f2      	b.n	80059ac <xQueueGenericCreate+0x34>

080059c6 <xQueueGenericSend>:
{
 80059c6:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80059ca:	460f      	mov	r7, r1
 80059cc:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 80059ce:	4604      	mov	r4, r0
{
 80059d0:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80059d2:	b940      	cbnz	r0, 80059e6 <xQueueGenericSend+0x20>
 80059d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	e7fe      	b.n	80059e4 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059e6:	b951      	cbnz	r1, 80059fe <xQueueGenericSend+0x38>
 80059e8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80059ea:	b143      	cbz	r3, 80059fe <xQueueGenericSend+0x38>
 80059ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f0:	f383 8811 	msr	BASEPRI, r3
 80059f4:	f3bf 8f6f 	isb	sy
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	e7fe      	b.n	80059fc <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80059fe:	2e02      	cmp	r6, #2
 8005a00:	d10b      	bne.n	8005a1a <xQueueGenericSend+0x54>
 8005a02:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d008      	beq.n	8005a1a <xQueueGenericSend+0x54>
 8005a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0c:	f383 8811 	msr	BASEPRI, r3
 8005a10:	f3bf 8f6f 	isb	sy
 8005a14:	f3bf 8f4f 	dsb	sy
 8005a18:	e7fe      	b.n	8005a18 <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a1a:	f000 fe23 	bl	8006664 <xTaskGetSchedulerState>
 8005a1e:	4605      	mov	r5, r0
 8005a20:	b320      	cbz	r0, 8005a6c <xQueueGenericSend+0xa6>
 8005a22:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8005a24:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8005a28:	f001 f994 	bl	8006d54 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a2c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005a2e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d227      	bcs.n	8005a84 <xQueueGenericSend+0xbe>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a34:	4632      	mov	r2, r6
 8005a36:	4639      	mov	r1, r7
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f7ff fe92 	bl	8005762 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a3e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005a40:	b11b      	cbz	r3, 8005a4a <xQueueGenericSend+0x84>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a42:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005a46:	f000 fd7d 	bl	8006544 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8005a4a:	b148      	cbz	r0, 8005a60 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
 8005a4c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a54:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005a58:	f3bf 8f4f 	dsb	sy
 8005a5c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005a60:	f001 f998 	bl	8006d94 <vPortExitCritical>
				return pdPASS;
 8005a64:	2001      	movs	r0, #1
}
 8005a66:	b004      	add	sp, #16
 8005a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a6c:	9b01      	ldr	r3, [sp, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d0d8      	beq.n	8005a24 <xQueueGenericSend+0x5e>
 8005a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	e7fe      	b.n	8005a82 <xQueueGenericSend+0xbc>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a84:	2e02      	cmp	r6, #2
 8005a86:	d0d5      	beq.n	8005a34 <xQueueGenericSend+0x6e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a88:	9b01      	ldr	r3, [sp, #4]
 8005a8a:	b91b      	cbnz	r3, 8005a94 <xQueueGenericSend+0xce>
					taskEXIT_CRITICAL();
 8005a8c:	f001 f982 	bl	8006d94 <vPortExitCritical>
					return errQUEUE_FULL;
 8005a90:	2000      	movs	r0, #0
 8005a92:	e7e8      	b.n	8005a66 <xQueueGenericSend+0xa0>
				else if( xEntryTimeSet == pdFALSE )
 8005a94:	b915      	cbnz	r5, 8005a9c <xQueueGenericSend+0xd6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a96:	a802      	add	r0, sp, #8
 8005a98:	f000 fd96 	bl	80065c8 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8005a9c:	f001 f97a 	bl	8006d94 <vPortExitCritical>
		vTaskSuspendAll();
 8005aa0:	f000 fb9c 	bl	80061dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005aa4:	f001 f956 	bl	8006d54 <vPortEnterCritical>
 8005aa8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005aac:	2bff      	cmp	r3, #255	@ 0xff
 8005aae:	d101      	bne.n	8005ab4 <xQueueGenericSend+0xee>
 8005ab0:	f884 8044 	strb.w	r8, [r4, #68]	@ 0x44
 8005ab4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005ab8:	2bff      	cmp	r3, #255	@ 0xff
 8005aba:	d101      	bne.n	8005ac0 <xQueueGenericSend+0xfa>
 8005abc:	f884 8045 	strb.w	r8, [r4, #69]	@ 0x45
 8005ac0:	f001 f968 	bl	8006d94 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ac4:	a901      	add	r1, sp, #4
 8005ac6:	a802      	add	r0, sp, #8
 8005ac8:	f000 fd8a 	bl	80065e0 <xTaskCheckForTimeOut>
 8005acc:	bb38      	cbnz	r0, 8005b1e <xQueueGenericSend+0x158>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ace:	f001 f941 	bl	8006d54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ad2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005ad4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d10e      	bne.n	8005af8 <xQueueGenericSend+0x132>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005ada:	f001 f95b 	bl	8006d94 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005ade:	9901      	ldr	r1, [sp, #4]
 8005ae0:	f104 0010 	add.w	r0, r4, #16
 8005ae4:	f000 fcf6 	bl	80064d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ae8:	4620      	mov	r0, r4
 8005aea:	f7ff fe82 	bl	80057f2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005aee:	f000 fc19 	bl	8006324 <xTaskResumeAll>
 8005af2:	b148      	cbz	r0, 8005b08 <xQueueGenericSend+0x142>
 8005af4:	2501      	movs	r5, #1
 8005af6:	e797      	b.n	8005a28 <xQueueGenericSend+0x62>
	taskEXIT_CRITICAL();
 8005af8:	f001 f94c 	bl	8006d94 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8005afc:	4620      	mov	r0, r4
 8005afe:	f7ff fe78 	bl	80057f2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b02:	f000 fc0f 	bl	8006324 <xTaskResumeAll>
 8005b06:	e7f5      	b.n	8005af4 <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 8005b08:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b10:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005b14:	f3bf 8f4f 	dsb	sy
 8005b18:	f3bf 8f6f 	isb	sy
 8005b1c:	e7ea      	b.n	8005af4 <xQueueGenericSend+0x12e>
			prvUnlockQueue( pxQueue );
 8005b1e:	4620      	mov	r0, r4
 8005b20:	f7ff fe67 	bl	80057f2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b24:	f000 fbfe 	bl	8006324 <xTaskResumeAll>
			return errQUEUE_FULL;
 8005b28:	e7b2      	b.n	8005a90 <xQueueGenericSend+0xca>

08005b2a <xQueueGenericSendFromISR>:
{
 8005b2a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b2e:	4689      	mov	r9, r1
 8005b30:	4617      	mov	r7, r2
 8005b32:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8005b34:	4604      	mov	r4, r0
 8005b36:	b940      	cbnz	r0, 8005b4a <xQueueGenericSendFromISR+0x20>
 8005b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3c:	f383 8811 	msr	BASEPRI, r3
 8005b40:	f3bf 8f6f 	isb	sy
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	e7fe      	b.n	8005b48 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b4a:	b951      	cbnz	r1, 8005b62 <xQueueGenericSendFromISR+0x38>
 8005b4c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005b4e:	b143      	cbz	r3, 8005b62 <xQueueGenericSendFromISR+0x38>
 8005b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b54:	f383 8811 	msr	BASEPRI, r3
 8005b58:	f3bf 8f6f 	isb	sy
 8005b5c:	f3bf 8f4f 	dsb	sy
 8005b60:	e7fe      	b.n	8005b60 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b62:	2e02      	cmp	r6, #2
 8005b64:	d10b      	bne.n	8005b7e <xQueueGenericSendFromISR+0x54>
 8005b66:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d008      	beq.n	8005b7e <xQueueGenericSendFromISR+0x54>
 8005b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	e7fe      	b.n	8005b7c <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b7e:	f001 f9fb 	bl	8006f78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005b82:	f3ef 8811 	mrs	r8, BASEPRI
 8005b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8a:	f383 8811 	msr	BASEPRI, r3
 8005b8e:	f3bf 8f6f 	isb	sy
 8005b92:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b96:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005b98:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d301      	bcc.n	8005ba2 <xQueueGenericSendFromISR+0x78>
 8005b9e:	2e02      	cmp	r6, #2
 8005ba0:	d11e      	bne.n	8005be0 <xQueueGenericSendFromISR+0xb6>
			const int8_t cTxLock = pxQueue->cTxLock;
 8005ba2:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ba6:	4632      	mov	r2, r6
 8005ba8:	4649      	mov	r1, r9
 8005baa:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8005bac:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005bae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005bb0:	f7ff fdd7 	bl	8005762 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005bb4:	1c6b      	adds	r3, r5, #1
 8005bb6:	d10e      	bne.n	8005bd6 <xQueueGenericSendFromISR+0xac>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bb8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005bba:	b13b      	cbz	r3, 8005bcc <xQueueGenericSendFromISR+0xa2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bbc:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005bc0:	f000 fcc0 	bl	8006544 <xTaskRemoveFromEventList>
 8005bc4:	b110      	cbz	r0, 8005bcc <xQueueGenericSendFromISR+0xa2>
							if( pxHigherPriorityTaskWoken != NULL )
 8005bc6:	b10f      	cbz	r7, 8005bcc <xQueueGenericSendFromISR+0xa2>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 8005bcc:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005bce:	f388 8811 	msr	BASEPRI, r8
}
 8005bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005bd6:	3501      	adds	r5, #1
 8005bd8:	b26d      	sxtb	r5, r5
 8005bda:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 8005bde:	e7f5      	b.n	8005bcc <xQueueGenericSendFromISR+0xa2>
			xReturn = errQUEUE_FULL;
 8005be0:	2000      	movs	r0, #0
 8005be2:	e7f4      	b.n	8005bce <xQueueGenericSendFromISR+0xa4>

08005be4 <xQueueReceive>:
{
 8005be4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005be8:	460e      	mov	r6, r1
	configASSERT( ( pxQueue ) );
 8005bea:	4604      	mov	r4, r0
{
 8005bec:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8005bee:	b940      	cbnz	r0, 8005c02 <xQueueReceive+0x1e>
	__asm volatile
 8005bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf4:	f383 8811 	msr	BASEPRI, r3
 8005bf8:	f3bf 8f6f 	isb	sy
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	e7fe      	b.n	8005c00 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c02:	b951      	cbnz	r1, 8005c1a <xQueueReceive+0x36>
 8005c04:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005c06:	b143      	cbz	r3, 8005c1a <xQueueReceive+0x36>
 8005c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0c:	f383 8811 	msr	BASEPRI, r3
 8005c10:	f3bf 8f6f 	isb	sy
 8005c14:	f3bf 8f4f 	dsb	sy
 8005c18:	e7fe      	b.n	8005c18 <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c1a:	f000 fd23 	bl	8006664 <xTaskGetSchedulerState>
 8005c1e:	4605      	mov	r5, r0
 8005c20:	b318      	cbz	r0, 8005c6a <xQueueReceive+0x86>
 8005c22:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8005c24:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8005c28:	f001 f894 	bl	8006d54 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c2c:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c2e:	b347      	cbz	r7, 8005c82 <xQueueReceive+0x9e>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c30:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c32:	4631      	mov	r1, r6
 8005c34:	4620      	mov	r0, r4
 8005c36:	f7ff fdc7 	bl	80057c8 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c3a:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c3c:	6923      	ldr	r3, [r4, #16]
 8005c3e:	b173      	cbz	r3, 8005c5e <xQueueReceive+0x7a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c40:	f104 0010 	add.w	r0, r4, #16
 8005c44:	f000 fc7e 	bl	8006544 <xTaskRemoveFromEventList>
 8005c48:	b148      	cbz	r0, 8005c5e <xQueueReceive+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 8005c4a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c52:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005c5e:	f001 f899 	bl	8006d94 <vPortExitCritical>
				return pdPASS;
 8005c62:	2001      	movs	r0, #1
}
 8005c64:	b004      	add	sp, #16
 8005c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c6a:	9b01      	ldr	r3, [sp, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d0d9      	beq.n	8005c24 <xQueueReceive+0x40>
 8005c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c74:	f383 8811 	msr	BASEPRI, r3
 8005c78:	f3bf 8f6f 	isb	sy
 8005c7c:	f3bf 8f4f 	dsb	sy
 8005c80:	e7fe      	b.n	8005c80 <xQueueReceive+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c82:	9b01      	ldr	r3, [sp, #4]
 8005c84:	b91b      	cbnz	r3, 8005c8e <xQueueReceive+0xaa>
					taskEXIT_CRITICAL();
 8005c86:	f001 f885 	bl	8006d94 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005c8a:	2000      	movs	r0, #0
 8005c8c:	e7ea      	b.n	8005c64 <xQueueReceive+0x80>
				else if( xEntryTimeSet == pdFALSE )
 8005c8e:	b915      	cbnz	r5, 8005c96 <xQueueReceive+0xb2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c90:	a802      	add	r0, sp, #8
 8005c92:	f000 fc99 	bl	80065c8 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8005c96:	f001 f87d 	bl	8006d94 <vPortExitCritical>
		vTaskSuspendAll();
 8005c9a:	f000 fa9f 	bl	80061dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c9e:	f001 f859 	bl	8006d54 <vPortEnterCritical>
 8005ca2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005ca6:	2bff      	cmp	r3, #255	@ 0xff
 8005ca8:	d101      	bne.n	8005cae <xQueueReceive+0xca>
 8005caa:	f884 8044 	strb.w	r8, [r4, #68]	@ 0x44
 8005cae:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005cb2:	2bff      	cmp	r3, #255	@ 0xff
 8005cb4:	d101      	bne.n	8005cba <xQueueReceive+0xd6>
 8005cb6:	f884 8045 	strb.w	r8, [r4, #69]	@ 0x45
 8005cba:	f001 f86b 	bl	8006d94 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005cbe:	a901      	add	r1, sp, #4
 8005cc0:	a802      	add	r0, sp, #8
 8005cc2:	f000 fc8d 	bl	80065e0 <xTaskCheckForTimeOut>
 8005cc6:	bb00      	cbnz	r0, 8005d0a <xQueueReceive+0x126>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f7ff fd3f 	bl	800574c <prvIsQueueEmpty>
 8005cce:	b1b0      	cbz	r0, 8005cfe <xQueueReceive+0x11a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005cd0:	9901      	ldr	r1, [sp, #4]
 8005cd2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005cd6:	f000 fbfd 	bl	80064d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005cda:	4620      	mov	r0, r4
 8005cdc:	f7ff fd89 	bl	80057f2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ce0:	f000 fb20 	bl	8006324 <xTaskResumeAll>
 8005ce4:	b948      	cbnz	r0, 8005cfa <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 8005ce6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005cea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cee:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005cf2:	f3bf 8f4f 	dsb	sy
 8005cf6:	f3bf 8f6f 	isb	sy
 8005cfa:	2501      	movs	r5, #1
 8005cfc:	e794      	b.n	8005c28 <xQueueReceive+0x44>
				prvUnlockQueue( pxQueue );
 8005cfe:	4620      	mov	r0, r4
 8005d00:	f7ff fd77 	bl	80057f2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d04:	f000 fb0e 	bl	8006324 <xTaskResumeAll>
 8005d08:	e7f7      	b.n	8005cfa <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	f7ff fd71 	bl	80057f2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d10:	f000 fb08 	bl	8006324 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d14:	4620      	mov	r0, r4
 8005d16:	f7ff fd19 	bl	800574c <prvIsQueueEmpty>
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	d0ed      	beq.n	8005cfa <xQueueReceive+0x116>
 8005d1e:	e7b4      	b.n	8005c8a <xQueueReceive+0xa6>

08005d20 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d20:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d22:	4a07      	ldr	r2, [pc, #28]	@ (8005d40 <vQueueAddToRegistry+0x20>)
	{
 8005d24:	b530      	push	{r4, r5, lr}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d26:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8005d2a:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8005d2e:	b91d      	cbnz	r5, 8005d38 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d30:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d34:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d36:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d38:	3301      	adds	r3, #1
 8005d3a:	2b08      	cmp	r3, #8
 8005d3c:	d1f3      	bne.n	8005d26 <vQueueAddToRegistry+0x6>
 8005d3e:	e7fa      	b.n	8005d36 <vQueueAddToRegistry+0x16>
 8005d40:	24018758 	.word	0x24018758

08005d44 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d44:	b570      	push	{r4, r5, r6, lr}
 8005d46:	4604      	mov	r4, r0
 8005d48:	460d      	mov	r5, r1
 8005d4a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d4c:	f001 f802 	bl	8006d54 <vPortEnterCritical>
 8005d50:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005d54:	2bff      	cmp	r3, #255	@ 0xff
 8005d56:	d102      	bne.n	8005d5e <vQueueWaitForMessageRestricted+0x1a>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005d5e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005d62:	2bff      	cmp	r3, #255	@ 0xff
 8005d64:	d102      	bne.n	8005d6c <vQueueWaitForMessageRestricted+0x28>
 8005d66:	2300      	movs	r3, #0
 8005d68:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005d6c:	f001 f812 	bl	8006d94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d70:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005d72:	b92b      	cbnz	r3, 8005d80 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005d74:	4632      	mov	r2, r6
 8005d76:	4629      	mov	r1, r5
 8005d78:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8005d7c:	f000 fbc4 	bl	8006508 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005d80:	4620      	mov	r0, r4
	}
 8005d82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8005d86:	f7ff bd34 	b.w	80057f2 <prvUnlockQueue>
	...

08005d8c <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d90:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d92:	f000 ffdf 	bl	8006d54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d96:	4b2f      	ldr	r3, [pc, #188]	@ (8005e54 <prvAddNewTaskToReadyList+0xc8>)
		if( pxCurrentTCB == NULL )
 8005d98:	4e2f      	ldr	r6, [pc, #188]	@ (8005e58 <prvAddNewTaskToReadyList+0xcc>)
		uxCurrentNumberOfTasks++;
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	4f2f      	ldr	r7, [pc, #188]	@ (8005e5c <prvAddNewTaskToReadyList+0xd0>)
 8005d9e:	3201      	adds	r2, #1
 8005da0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005da2:	6835      	ldr	r5, [r6, #0]
 8005da4:	2d00      	cmp	r5, #0
 8005da6:	d14a      	bne.n	8005e3e <prvAddNewTaskToReadyList+0xb2>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005da8:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d11f      	bne.n	8005df0 <prvAddNewTaskToReadyList+0x64>
 8005db0:	46b8      	mov	r8, r7

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005db2:	3501      	adds	r5, #1
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005db4:	4640      	mov	r0, r8
 8005db6:	f7ff fc89 	bl	80056cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005dba:	f108 0814 	add.w	r8, r8, #20
 8005dbe:	2d38      	cmp	r5, #56	@ 0x38
 8005dc0:	d1f7      	bne.n	8005db2 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005dc2:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 8005e84 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 8005dc6:	4d26      	ldr	r5, [pc, #152]	@ (8005e60 <prvAddNewTaskToReadyList+0xd4>)
	vListInitialise( &xDelayedTaskList1 );
 8005dc8:	4640      	mov	r0, r8
 8005dca:	f7ff fc7f 	bl	80056cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005dce:	4628      	mov	r0, r5
 8005dd0:	f7ff fc7c 	bl	80056cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005dd4:	4823      	ldr	r0, [pc, #140]	@ (8005e64 <prvAddNewTaskToReadyList+0xd8>)
 8005dd6:	f7ff fc79 	bl	80056cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005dda:	4823      	ldr	r0, [pc, #140]	@ (8005e68 <prvAddNewTaskToReadyList+0xdc>)
 8005ddc:	f7ff fc76 	bl	80056cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005de0:	4822      	ldr	r0, [pc, #136]	@ (8005e6c <prvAddNewTaskToReadyList+0xe0>)
 8005de2:	f7ff fc73 	bl	80056cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005de6:	4b22      	ldr	r3, [pc, #136]	@ (8005e70 <prvAddNewTaskToReadyList+0xe4>)
 8005de8:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005dec:	4b21      	ldr	r3, [pc, #132]	@ (8005e74 <prvAddNewTaskToReadyList+0xe8>)
 8005dee:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8005df0:	4a21      	ldr	r2, [pc, #132]	@ (8005e78 <prvAddNewTaskToReadyList+0xec>)
 8005df2:	6813      	ldr	r3, [r2, #0]
 8005df4:	3301      	adds	r3, #1
 8005df6:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005df8:	4a20      	ldr	r2, [pc, #128]	@ (8005e7c <prvAddNewTaskToReadyList+0xf0>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005dfa:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8005dfc:	6811      	ldr	r1, [r2, #0]
 8005dfe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005e00:	428b      	cmp	r3, r1
 8005e02:	d900      	bls.n	8005e06 <prvAddNewTaskToReadyList+0x7a>
 8005e04:	6013      	str	r3, [r2, #0]
 8005e06:	2014      	movs	r0, #20
 8005e08:	1d21      	adds	r1, r4, #4
 8005e0a:	fb00 7003 	mla	r0, r0, r3, r7
 8005e0e:	f7ff fc6b 	bl	80056e8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005e12:	f000 ffbf 	bl	8006d94 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005e16:	4b1a      	ldr	r3, [pc, #104]	@ (8005e80 <prvAddNewTaskToReadyList+0xf4>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	b173      	cbz	r3, 8005e3a <prvAddNewTaskToReadyList+0xae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e1c:	6833      	ldr	r3, [r6, #0]
 8005e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e20:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d209      	bcs.n	8005e3a <prvAddNewTaskToReadyList+0xae>
			taskYIELD_IF_USING_PREEMPTION();
 8005e26:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e2e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005e32:	f3bf 8f4f 	dsb	sy
 8005e36:	f3bf 8f6f 	isb	sy
}
 8005e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8005e3e:	4b10      	ldr	r3, [pc, #64]	@ (8005e80 <prvAddNewTaskToReadyList+0xf4>)
 8005e40:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e42:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8005e44:	2a00      	cmp	r2, #0
 8005e46:	d1d3      	bne.n	8005df0 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e48:	6832      	ldr	r2, [r6, #0]
 8005e4a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d8cf      	bhi.n	8005df0 <prvAddNewTaskToReadyList+0x64>
					pxCurrentTCB = pxNewTCB;
 8005e50:	6034      	str	r4, [r6, #0]
 8005e52:	e7cd      	b.n	8005df0 <prvAddNewTaskToReadyList+0x64>
 8005e54:	240187bc 	.word	0x240187bc
 8005e58:	24018c90 	.word	0x24018c90
 8005e5c:	24018830 	.word	0x24018830
 8005e60:	24018808 	.word	0x24018808
 8005e64:	240187ec 	.word	0x240187ec
 8005e68:	240187d8 	.word	0x240187d8
 8005e6c:	240187c0 	.word	0x240187c0
 8005e70:	24018804 	.word	0x24018804
 8005e74:	24018800 	.word	0x24018800
 8005e78:	240187a0 	.word	0x240187a0
 8005e7c:	240187b4 	.word	0x240187b4
 8005e80:	240187b0 	.word	0x240187b0
 8005e84:	2401881c 	.word	0x2401881c

08005e88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e8a:	4b15      	ldr	r3, [pc, #84]	@ (8005ee0 <prvAddCurrentTaskToDelayedList+0x58>)
{
 8005e8c:	4606      	mov	r6, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e8e:	4d15      	ldr	r5, [pc, #84]	@ (8005ee4 <prvAddCurrentTaskToDelayedList+0x5c>)
{
 8005e90:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8005e92:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e94:	6828      	ldr	r0, [r5, #0]
 8005e96:	3004      	adds	r0, #4
 8005e98:	f7ff fc48 	bl	800572c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e9c:	1c73      	adds	r3, r6, #1
 8005e9e:	d107      	bne.n	8005eb0 <prvAddCurrentTaskToDelayedList+0x28>
 8005ea0:	b137      	cbz	r7, 8005eb0 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ea2:	6829      	ldr	r1, [r5, #0]
 8005ea4:	4810      	ldr	r0, [pc, #64]	@ (8005ee8 <prvAddCurrentTaskToDelayedList+0x60>)
 8005ea6:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ea8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eac:	f7ff bc1c 	b.w	80056e8 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005eb0:	19a4      	adds	r4, r4, r6
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005eb2:	682b      	ldr	r3, [r5, #0]
 8005eb4:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005eb6:	d307      	bcc.n	8005ec8 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8005eec <prvAddCurrentTaskToDelayedList+0x64>)
 8005eba:	6818      	ldr	r0, [r3, #0]
 8005ebc:	6829      	ldr	r1, [r5, #0]
}
 8005ebe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ec2:	3104      	adds	r1, #4
 8005ec4:	f7ff bc1b 	b.w	80056fe <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ec8:	4b09      	ldr	r3, [pc, #36]	@ (8005ef0 <prvAddCurrentTaskToDelayedList+0x68>)
 8005eca:	6818      	ldr	r0, [r3, #0]
 8005ecc:	6829      	ldr	r1, [r5, #0]
 8005ece:	3104      	adds	r1, #4
 8005ed0:	f7ff fc15 	bl	80056fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ed4:	4b07      	ldr	r3, [pc, #28]	@ (8005ef4 <prvAddCurrentTaskToDelayedList+0x6c>)
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	42a2      	cmp	r2, r4
 8005eda:	d900      	bls.n	8005ede <prvAddCurrentTaskToDelayedList+0x56>
					xNextTaskUnblockTime = xTimeToWake;
 8005edc:	601c      	str	r4, [r3, #0]
}
 8005ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ee0:	240187b8 	.word	0x240187b8
 8005ee4:	24018c90 	.word	0x24018c90
 8005ee8:	240187c0 	.word	0x240187c0
 8005eec:	24018800 	.word	0x24018800
 8005ef0:	24018804 	.word	0x24018804
 8005ef4:	2401879c 	.word	0x2401879c

08005ef8 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ef8:	4a06      	ldr	r2, [pc, #24]	@ (8005f14 <prvResetNextTaskUnblockTime+0x1c>)
 8005efa:	6813      	ldr	r3, [r2, #0]
 8005efc:	6819      	ldr	r1, [r3, #0]
 8005efe:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <prvResetNextTaskUnblockTime+0x20>)
 8005f00:	b919      	cbnz	r1, 8005f0a <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 8005f02:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f06:	601a      	str	r2, [r3, #0]
}
 8005f08:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f0a:	6812      	ldr	r2, [r2, #0]
 8005f0c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f0e:	68d2      	ldr	r2, [r2, #12]
 8005f10:	6852      	ldr	r2, [r2, #4]
 8005f12:	e7f8      	b.n	8005f06 <prvResetNextTaskUnblockTime+0xe>
 8005f14:	24018804 	.word	0x24018804
 8005f18:	2401879c 	.word	0x2401879c

08005f1c <prvDeleteTCB>:
	{
 8005f1c:	b510      	push	{r4, lr}
 8005f1e:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005f20:	3054      	adds	r0, #84	@ 0x54
 8005f22:	f003 f98b 	bl	800923c <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005f26:	f894 30a5 	ldrb.w	r3, [r4, #165]	@ 0xa5
 8005f2a:	b93b      	cbnz	r3, 8005f3c <prvDeleteTCB+0x20>
				vPortFree( pxTCB->pxStack );
 8005f2c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005f2e:	f001 f90f 	bl	8007150 <vPortFree>
				vPortFree( pxTCB );
 8005f32:	4620      	mov	r0, r4
	}
 8005f34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8005f38:	f001 b90a 	b.w	8007150 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d0f8      	beq.n	8005f32 <prvDeleteTCB+0x16>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d008      	beq.n	8005f56 <prvDeleteTCB+0x3a>
 8005f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f48:	f383 8811 	msr	BASEPRI, r3
 8005f4c:	f3bf 8f6f 	isb	sy
 8005f50:	f3bf 8f4f 	dsb	sy
 8005f54:	e7fe      	b.n	8005f54 <prvDeleteTCB+0x38>
	}
 8005f56:	bd10      	pop	{r4, pc}

08005f58 <prvIdleTask>:
{
 8005f58:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f5a:	4c13      	ldr	r4, [pc, #76]	@ (8005fa8 <prvIdleTask+0x50>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f5c:	4f13      	ldr	r7, [pc, #76]	@ (8005fac <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8005f5e:	4d14      	ldr	r5, [pc, #80]	@ (8005fb0 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	b973      	cbnz	r3, 8005f82 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f64:	4b13      	ldr	r3, [pc, #76]	@ (8005fb4 <prvIdleTask+0x5c>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d9f8      	bls.n	8005f5e <prvIdleTask+0x6>
				taskYIELD();
 8005f6c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005f70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f74:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	f3bf 8f6f 	isb	sy
 8005f80:	e7ed      	b.n	8005f5e <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 8005f82:	f000 fee7 	bl	8006d54 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f8a:	1d30      	adds	r0, r6, #4
 8005f8c:	f7ff fbce 	bl	800572c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f90:	682b      	ldr	r3, [r5, #0]
 8005f92:	3b01      	subs	r3, #1
 8005f94:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f96:	6823      	ldr	r3, [r4, #0]
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8005f9c:	f000 fefa 	bl	8006d94 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f7ff ffbb 	bl	8005f1c <prvDeleteTCB>
 8005fa6:	e7db      	b.n	8005f60 <prvIdleTask+0x8>
 8005fa8:	240187d4 	.word	0x240187d4
 8005fac:	240187d8 	.word	0x240187d8
 8005fb0:	240187bc 	.word	0x240187bc
 8005fb4:	24018830 	.word	0x24018830

08005fb8 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005fbc:	0096      	lsls	r6, r2, #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005fbe:	4607      	mov	r7, r0
 8005fc0:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005fc2:	21a5      	movs	r1, #165	@ 0xa5
 8005fc4:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005fc6:	4698      	mov	r8, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005fc8:	3e04      	subs	r6, #4
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005fca:	e9dd 9409 	ldrd	r9, r4, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005fce:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005fd0:	f003 f8f0 	bl	80091b4 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005fd4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005fd6:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005fd8:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 8005fdc:	2d00      	cmp	r5, #0
 8005fde:	d041      	beq.n	8006064 <prvInitialiseNewTask.constprop.0+0xac>
 8005fe0:	1e6b      	subs	r3, r5, #1
 8005fe2:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8005fe6:	350f      	adds	r5, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fe8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8005fec:	f802 1f01 	strb.w	r1, [r2, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8005ff0:	b109      	cbz	r1, 8005ff6 <prvInitialiseNewTask.constprop.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ff2:	42ab      	cmp	r3, r5
 8005ff4:	d1f8      	bne.n	8005fe8 <prvInitialiseNewTask.constprop.0+0x30>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ffc:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 8005ffe:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006002:	1d20      	adds	r0, r4, #4
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006004:	2d37      	cmp	r5, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8006006:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800600a:	bf28      	it	cs
 800600c:	2537      	movcs	r5, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 800600e:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8006010:	64e5      	str	r5, [r4, #76]	@ 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006012:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006016:	f7ff fb64 	bl	80056e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800601a:	f104 0018 	add.w	r0, r4, #24
 800601e:	f7ff fb60 	bl	80056e2 <vListInitialiseItem>
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006022:	224c      	movs	r2, #76	@ 0x4c
 8006024:	4651      	mov	r1, sl
		pxNewTCB->ulNotifiedValue = 0;
 8006026:	f8c4 a0a0 	str.w	sl, [r4, #160]	@ 0xa0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800602a:	f104 0054 	add.w	r0, r4, #84	@ 0x54
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800602e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006030:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006032:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006034:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006038:	f003 f8bc 	bl	80091b4 <memset>
 800603c:	4b0b      	ldr	r3, [pc, #44]	@ (800606c <prvInitialiseNewTask.constprop.0+0xb4>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800603e:	4639      	mov	r1, r7
 8006040:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006042:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006046:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006048:	33d0      	adds	r3, #208	@ 0xd0
 800604a:	65e2      	str	r2, [r4, #92]	@ 0x5c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800604c:	4642      	mov	r2, r8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800604e:	6623      	str	r3, [r4, #96]	@ 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006050:	f000 fe58 	bl	8006d04 <pxPortInitialiseStack>
 8006054:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8006056:	f1b9 0f00 	cmp.w	r9, #0
 800605a:	d001      	beq.n	8006060 <prvInitialiseNewTask.constprop.0+0xa8>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800605c:	f8c9 4000 	str.w	r4, [r9]
}
 8006060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006064:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
 8006068:	e7c8      	b.n	8005ffc <prvInitialiseNewTask.constprop.0+0x44>
 800606a:	bf00      	nop
 800606c:	240292d0 	.word	0x240292d0

08006070 <xTaskCreateStatic>:
	{
 8006070:	b570      	push	{r4, r5, r6, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8006078:	b945      	cbnz	r5, 800608c <xTaskCreateStatic+0x1c>
 800607a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607e:	f383 8811 	msr	BASEPRI, r3
 8006082:	f3bf 8f6f 	isb	sy
 8006086:	f3bf 8f4f 	dsb	sy
 800608a:	e7fe      	b.n	800608a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800608c:	b944      	cbnz	r4, 80060a0 <xTaskCreateStatic+0x30>
 800608e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006092:	f383 8811 	msr	BASEPRI, r3
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	f3bf 8f4f 	dsb	sy
 800609e:	e7fe      	b.n	800609e <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 80060a0:	26a8      	movs	r6, #168	@ 0xa8
 80060a2:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80060a4:	9e05      	ldr	r6, [sp, #20]
 80060a6:	2ea8      	cmp	r6, #168	@ 0xa8
 80060a8:	d008      	beq.n	80060bc <xTaskCreateStatic+0x4c>
 80060aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ae:	f383 8811 	msr	BASEPRI, r3
 80060b2:	f3bf 8f6f 	isb	sy
 80060b6:	f3bf 8f4f 	dsb	sy
 80060ba:	e7fe      	b.n	80060ba <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80060bc:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80060be:	2502      	movs	r5, #2
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80060c0:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80060c2:	f884 50a5 	strb.w	r5, [r4, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80060c6:	ad04      	add	r5, sp, #16
 80060c8:	9402      	str	r4, [sp, #8]
 80060ca:	9501      	str	r5, [sp, #4]
 80060cc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80060ce:	9500      	str	r5, [sp, #0]
 80060d0:	f7ff ff72 	bl	8005fb8 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80060d4:	4620      	mov	r0, r4
 80060d6:	f7ff fe59 	bl	8005d8c <prvAddNewTaskToReadyList>
	}
 80060da:	9804      	ldr	r0, [sp, #16]
 80060dc:	b006      	add	sp, #24
 80060de:	bd70      	pop	{r4, r5, r6, pc}

080060e0 <xTaskCreate>:
	{
 80060e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060e4:	4607      	mov	r7, r0
 80060e6:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80060e8:	0090      	lsls	r0, r2, #2
	{
 80060ea:	4688      	mov	r8, r1
 80060ec:	4616      	mov	r6, r2
 80060ee:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80060f0:	f000 ff96 	bl	8007020 <pvPortMalloc>
			if( pxStack != NULL )
 80060f4:	4605      	mov	r5, r0
 80060f6:	b920      	cbnz	r0, 8006102 <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80060f8:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80060fc:	b005      	add	sp, #20
 80060fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006102:	20a8      	movs	r0, #168	@ 0xa8
 8006104:	f000 ff8c 	bl	8007020 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8006108:	4604      	mov	r4, r0
 800610a:	b198      	cbz	r0, 8006134 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800610c:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 800610e:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006110:	4632      	mov	r2, r6
 8006112:	4641      	mov	r1, r8
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006114:	f880 30a5 	strb.w	r3, [r0, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006118:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800611a:	9002      	str	r0, [sp, #8]
 800611c:	4638      	mov	r0, r7
 800611e:	9301      	str	r3, [sp, #4]
 8006120:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006122:	9300      	str	r3, [sp, #0]
 8006124:	464b      	mov	r3, r9
 8006126:	f7ff ff47 	bl	8005fb8 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800612a:	4620      	mov	r0, r4
 800612c:	f7ff fe2e 	bl	8005d8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006130:	2001      	movs	r0, #1
 8006132:	e7e3      	b.n	80060fc <xTaskCreate+0x1c>
					vPortFree( pxStack );
 8006134:	4628      	mov	r0, r5
 8006136:	f001 f80b 	bl	8007150 <vPortFree>
		if( pxNewTCB != NULL )
 800613a:	e7dd      	b.n	80060f8 <xTaskCreate+0x18>

0800613c <vTaskStartScheduler>:
{
 800613c:	b510      	push	{r4, lr}
 800613e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006140:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006142:	aa07      	add	r2, sp, #28
 8006144:	a906      	add	r1, sp, #24
 8006146:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006148:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800614c:	f7ff faa6 	bl	800569c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006150:	9b05      	ldr	r3, [sp, #20]
 8006152:	9a07      	ldr	r2, [sp, #28]
 8006154:	9302      	str	r3, [sp, #8]
 8006156:	9b06      	ldr	r3, [sp, #24]
 8006158:	4919      	ldr	r1, [pc, #100]	@ (80061c0 <vTaskStartScheduler+0x84>)
 800615a:	481a      	ldr	r0, [pc, #104]	@ (80061c4 <vTaskStartScheduler+0x88>)
 800615c:	e9cd 4300 	strd	r4, r3, [sp]
 8006160:	4623      	mov	r3, r4
 8006162:	f7ff ff85 	bl	8006070 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8006166:	b340      	cbz	r0, 80061ba <vTaskStartScheduler+0x7e>
			xReturn = xTimerCreateTimerTask();
 8006168:	f000 fbfa 	bl	8006960 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800616c:	2801      	cmp	r0, #1
 800616e:	d119      	bne.n	80061a4 <vTaskStartScheduler+0x68>
 8006170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006174:	f383 8811 	msr	BASEPRI, r3
 8006178:	f3bf 8f6f 	isb	sy
 800617c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006180:	4b11      	ldr	r3, [pc, #68]	@ (80061c8 <vTaskStartScheduler+0x8c>)
 8006182:	4a12      	ldr	r2, [pc, #72]	@ (80061cc <vTaskStartScheduler+0x90>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	3354      	adds	r3, #84	@ 0x54
 8006188:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 800618a:	f04f 32ff 	mov.w	r2, #4294967295
 800618e:	4b10      	ldr	r3, [pc, #64]	@ (80061d0 <vTaskStartScheduler+0x94>)
 8006190:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006192:	4b10      	ldr	r3, [pc, #64]	@ (80061d4 <vTaskStartScheduler+0x98>)
 8006194:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006196:	4b10      	ldr	r3, [pc, #64]	@ (80061d8 <vTaskStartScheduler+0x9c>)
 8006198:	601c      	str	r4, [r3, #0]
}
 800619a:	b008      	add	sp, #32
 800619c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80061a0:	f000 be68 	b.w	8006e74 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80061a4:	3001      	adds	r0, #1
 80061a6:	d108      	bne.n	80061ba <vTaskStartScheduler+0x7e>
 80061a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ac:	f383 8811 	msr	BASEPRI, r3
 80061b0:	f3bf 8f6f 	isb	sy
 80061b4:	f3bf 8f4f 	dsb	sy
 80061b8:	e7fe      	b.n	80061b8 <vTaskStartScheduler+0x7c>
}
 80061ba:	b008      	add	sp, #32
 80061bc:	bd10      	pop	{r4, pc}
 80061be:	bf00      	nop
 80061c0:	0800cf52 	.word	0x0800cf52
 80061c4:	08005f59 	.word	0x08005f59
 80061c8:	24018c90 	.word	0x24018c90
 80061cc:	24000024 	.word	0x24000024
 80061d0:	2401879c 	.word	0x2401879c
 80061d4:	240187b0 	.word	0x240187b0
 80061d8:	240187b8 	.word	0x240187b8

080061dc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80061dc:	4a02      	ldr	r2, [pc, #8]	@ (80061e8 <vTaskSuspendAll+0xc>)
 80061de:	6813      	ldr	r3, [r2, #0]
 80061e0:	3301      	adds	r3, #1
 80061e2:	6013      	str	r3, [r2, #0]
}
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	24018798 	.word	0x24018798

080061ec <xTaskGetTickCount>:
		xTicks = xTickCount;
 80061ec:	4b01      	ldr	r3, [pc, #4]	@ (80061f4 <xTaskGetTickCount+0x8>)
 80061ee:	6818      	ldr	r0, [r3, #0]
}
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	240187b8 	.word	0x240187b8

080061f8 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061f8:	4b3f      	ldr	r3, [pc, #252]	@ (80062f8 <xTaskIncrementTick+0x100>)
 80061fa:	681b      	ldr	r3, [r3, #0]
{
 80061fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006200:	2b00      	cmp	r3, #0
 8006202:	d172      	bne.n	80062ea <xTaskIncrementTick+0xf2>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006204:	4b3d      	ldr	r3, [pc, #244]	@ (80062fc <xTaskIncrementTick+0x104>)
 8006206:	681c      	ldr	r4, [r3, #0]
 8006208:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800620a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800620c:	b9bc      	cbnz	r4, 800623e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800620e:	4b3c      	ldr	r3, [pc, #240]	@ (8006300 <xTaskIncrementTick+0x108>)
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	6812      	ldr	r2, [r2, #0]
 8006214:	b142      	cbz	r2, 8006228 <xTaskIncrementTick+0x30>
 8006216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	e7fe      	b.n	8006226 <xTaskIncrementTick+0x2e>
 8006228:	4a36      	ldr	r2, [pc, #216]	@ (8006304 <xTaskIncrementTick+0x10c>)
 800622a:	6819      	ldr	r1, [r3, #0]
 800622c:	6810      	ldr	r0, [r2, #0]
 800622e:	6018      	str	r0, [r3, #0]
 8006230:	6011      	str	r1, [r2, #0]
 8006232:	4a35      	ldr	r2, [pc, #212]	@ (8006308 <xTaskIncrementTick+0x110>)
 8006234:	6813      	ldr	r3, [r2, #0]
 8006236:	3301      	adds	r3, #1
 8006238:	6013      	str	r3, [r2, #0]
 800623a:	f7ff fe5d 	bl	8005ef8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800623e:	4d33      	ldr	r5, [pc, #204]	@ (800630c <xTaskIncrementTick+0x114>)
BaseType_t xSwitchRequired = pdFALSE;
 8006240:	f04f 0b00 	mov.w	fp, #0
 8006244:	4e32      	ldr	r6, [pc, #200]	@ (8006310 <xTaskIncrementTick+0x118>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006246:	682b      	ldr	r3, [r5, #0]
 8006248:	4f32      	ldr	r7, [pc, #200]	@ (8006314 <xTaskIncrementTick+0x11c>)
 800624a:	429c      	cmp	r4, r3
 800624c:	d212      	bcs.n	8006274 <xTaskIncrementTick+0x7c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	2114      	movs	r1, #20
 8006252:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006254:	434a      	muls	r2, r1
 8006256:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 8006258:	2a02      	cmp	r2, #2
			if( xYieldPending != pdFALSE )
 800625a:	4a2f      	ldr	r2, [pc, #188]	@ (8006318 <xTaskIncrementTick+0x120>)
 800625c:	6812      	ldr	r2, [r2, #0]
				xSwitchRequired = pdTRUE;
 800625e:	bf28      	it	cs
 8006260:	f04f 0b01 	movcs.w	fp, #1
				xSwitchRequired = pdTRUE;
 8006264:	2a00      	cmp	r2, #0
 8006266:	bf18      	it	ne
 8006268:	f04f 0b01 	movne.w	fp, #1
}
 800626c:	4658      	mov	r0, fp
 800626e:	b003      	add	sp, #12
 8006270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006274:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 8006300 <xTaskIncrementTick+0x108>
					prvAddTaskToReadyList( pxTCB );
 8006278:	f8df a0a4 	ldr.w	sl, [pc, #164]	@ 8006320 <xTaskIncrementTick+0x128>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800627c:	f8d9 2000 	ldr.w	r2, [r9]
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	b91a      	cbnz	r2, 800628c <xTaskIncrementTick+0x94>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006284:	f04f 32ff 	mov.w	r2, #4294967295
 8006288:	602a      	str	r2, [r5, #0]
					break;
 800628a:	e7e0      	b.n	800624e <xTaskIncrementTick+0x56>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800628c:	f8d9 2000 	ldr.w	r2, [r9]
 8006290:	68d2      	ldr	r2, [r2, #12]
 8006292:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006296:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 800629a:	428c      	cmp	r4, r1
 800629c:	d201      	bcs.n	80062a2 <xTaskIncrementTick+0xaa>
						xNextTaskUnblockTime = xItemValue;
 800629e:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80062a0:	e7d5      	b.n	800624e <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062a2:	f108 0304 	add.w	r3, r8, #4
 80062a6:	4618      	mov	r0, r3
 80062a8:	9301      	str	r3, [sp, #4]
 80062aa:	f7ff fa3f 	bl	800572c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80062ae:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 80062b2:	b119      	cbz	r1, 80062bc <xTaskIncrementTick+0xc4>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062b4:	f108 0018 	add.w	r0, r8, #24
 80062b8:	f7ff fa38 	bl	800572c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062bc:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 80062c0:	f8da 1000 	ldr.w	r1, [sl]
 80062c4:	4288      	cmp	r0, r1
 80062c6:	d901      	bls.n	80062cc <xTaskIncrementTick+0xd4>
 80062c8:	f8ca 0000 	str.w	r0, [sl]
 80062cc:	2314      	movs	r3, #20
 80062ce:	9901      	ldr	r1, [sp, #4]
 80062d0:	fb03 6000 	mla	r0, r3, r0, r6
 80062d4:	f7ff fa08 	bl	80056e8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062d8:	6838      	ldr	r0, [r7, #0]
 80062da:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 80062de:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 80062e0:	4291      	cmp	r1, r2
 80062e2:	bf28      	it	cs
 80062e4:	f04f 0b01 	movcs.w	fp, #1
 80062e8:	e7c8      	b.n	800627c <xTaskIncrementTick+0x84>
		++xPendedTicks;
 80062ea:	4a0c      	ldr	r2, [pc, #48]	@ (800631c <xTaskIncrementTick+0x124>)
BaseType_t xSwitchRequired = pdFALSE;
 80062ec:	f04f 0b00 	mov.w	fp, #0
		++xPendedTicks;
 80062f0:	6813      	ldr	r3, [r2, #0]
 80062f2:	3301      	adds	r3, #1
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	e7b9      	b.n	800626c <xTaskIncrementTick+0x74>
 80062f8:	24018798 	.word	0x24018798
 80062fc:	240187b8 	.word	0x240187b8
 8006300:	24018804 	.word	0x24018804
 8006304:	24018800 	.word	0x24018800
 8006308:	240187a4 	.word	0x240187a4
 800630c:	2401879c 	.word	0x2401879c
 8006310:	24018830 	.word	0x24018830
 8006314:	24018c90 	.word	0x24018c90
 8006318:	240187a8 	.word	0x240187a8
 800631c:	240187ac 	.word	0x240187ac
 8006320:	240187b4 	.word	0x240187b4

08006324 <xTaskResumeAll>:
{
 8006324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8006328:	4c30      	ldr	r4, [pc, #192]	@ (80063ec <xTaskResumeAll+0xc8>)
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	b943      	cbnz	r3, 8006340 <xTaskResumeAll+0x1c>
 800632e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006332:	f383 8811 	msr	BASEPRI, r3
 8006336:	f3bf 8f6f 	isb	sy
 800633a:	f3bf 8f4f 	dsb	sy
 800633e:	e7fe      	b.n	800633e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8006340:	f000 fd08 	bl	8006d54 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006344:	6823      	ldr	r3, [r4, #0]
 8006346:	3b01      	subs	r3, #1
 8006348:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800634a:	6824      	ldr	r4, [r4, #0]
 800634c:	b12c      	cbz	r4, 800635a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800634e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006350:	f000 fd20 	bl	8006d94 <vPortExitCritical>
}
 8006354:	4620      	mov	r0, r4
 8006356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800635a:	4b25      	ldr	r3, [pc, #148]	@ (80063f0 <xTaskResumeAll+0xcc>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d0f5      	beq.n	800634e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006362:	4d24      	ldr	r5, [pc, #144]	@ (80063f4 <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 8006364:	4e24      	ldr	r6, [pc, #144]	@ (80063f8 <xTaskResumeAll+0xd4>)
 8006366:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8006408 <xTaskResumeAll+0xe4>
 800636a:	e01d      	b.n	80063a8 <xTaskResumeAll+0x84>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800636c:	68eb      	ldr	r3, [r5, #12]
 800636e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006370:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006372:	f104 0018 	add.w	r0, r4, #24
 8006376:	f7ff f9d9 	bl	800572c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800637a:	4638      	mov	r0, r7
 800637c:	f7ff f9d6 	bl	800572c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006380:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006382:	6832      	ldr	r2, [r6, #0]
 8006384:	4293      	cmp	r3, r2
 8006386:	d900      	bls.n	800638a <xTaskResumeAll+0x66>
 8006388:	6033      	str	r3, [r6, #0]
 800638a:	2014      	movs	r0, #20
 800638c:	4639      	mov	r1, r7
 800638e:	fb00 8003 	mla	r0, r0, r3, r8
 8006392:	f7ff f9a9 	bl	80056e8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006396:	4b19      	ldr	r3, [pc, #100]	@ (80063fc <xTaskResumeAll+0xd8>)
 8006398:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639e:	429a      	cmp	r2, r3
 80063a0:	d302      	bcc.n	80063a8 <xTaskResumeAll+0x84>
						xYieldPending = pdTRUE;
 80063a2:	4b17      	ldr	r3, [pc, #92]	@ (8006400 <xTaskResumeAll+0xdc>)
 80063a4:	2201      	movs	r2, #1
 80063a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063a8:	682b      	ldr	r3, [r5, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1de      	bne.n	800636c <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 80063ae:	b10c      	cbz	r4, 80063b4 <xTaskResumeAll+0x90>
					prvResetNextTaskUnblockTime();
 80063b0:	f7ff fda2 	bl	8005ef8 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80063b4:	4d13      	ldr	r5, [pc, #76]	@ (8006404 <xTaskResumeAll+0xe0>)
 80063b6:	682c      	ldr	r4, [r5, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80063b8:	b144      	cbz	r4, 80063cc <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 80063ba:	4e11      	ldr	r6, [pc, #68]	@ (8006400 <xTaskResumeAll+0xdc>)
 80063bc:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 80063be:	f7ff ff1b 	bl	80061f8 <xTaskIncrementTick>
 80063c2:	b100      	cbz	r0, 80063c6 <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
 80063c4:	6037      	str	r7, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80063c6:	3c01      	subs	r4, #1
 80063c8:	d1f9      	bne.n	80063be <xTaskResumeAll+0x9a>
						xPendedTicks = 0;
 80063ca:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80063cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006400 <xTaskResumeAll+0xdc>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d0bc      	beq.n	800634e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 80063d4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80063d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063dc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80063e8:	2401      	movs	r4, #1
 80063ea:	e7b1      	b.n	8006350 <xTaskResumeAll+0x2c>
 80063ec:	24018798 	.word	0x24018798
 80063f0:	240187bc 	.word	0x240187bc
 80063f4:	240187ec 	.word	0x240187ec
 80063f8:	240187b4 	.word	0x240187b4
 80063fc:	24018c90 	.word	0x24018c90
 8006400:	240187a8 	.word	0x240187a8
 8006404:	240187ac 	.word	0x240187ac
 8006408:	24018830 	.word	0x24018830

0800640c <vTaskDelay>:
	{
 800640c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800640e:	b950      	cbnz	r0, 8006426 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8006410:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006414:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006418:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	f3bf 8f6f 	isb	sy
	}
 8006424:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8006426:	4b0a      	ldr	r3, [pc, #40]	@ (8006450 <vTaskDelay+0x44>)
 8006428:	6819      	ldr	r1, [r3, #0]
 800642a:	b141      	cbz	r1, 800643e <vTaskDelay+0x32>
 800642c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006430:	f383 8811 	msr	BASEPRI, r3
 8006434:	f3bf 8f6f 	isb	sy
 8006438:	f3bf 8f4f 	dsb	sy
 800643c:	e7fe      	b.n	800643c <vTaskDelay+0x30>
			vTaskSuspendAll();
 800643e:	f7ff fecd 	bl	80061dc <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006442:	f7ff fd21 	bl	8005e88 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8006446:	f7ff ff6d 	bl	8006324 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800644a:	2800      	cmp	r0, #0
 800644c:	d0e0      	beq.n	8006410 <vTaskDelay+0x4>
 800644e:	e7e9      	b.n	8006424 <vTaskDelay+0x18>
 8006450:	24018798 	.word	0x24018798

08006454 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006454:	4b19      	ldr	r3, [pc, #100]	@ (80064bc <vTaskSwitchContext+0x68>)
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	4b19      	ldr	r3, [pc, #100]	@ (80064c0 <vTaskSwitchContext+0x6c>)
{
 800645a:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800645c:	b112      	cbz	r2, 8006464 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800645e:	2201      	movs	r2, #1
 8006460:	601a      	str	r2, [r3, #0]
}
 8006462:	bd70      	pop	{r4, r5, r6, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006464:	4d17      	ldr	r5, [pc, #92]	@ (80064c4 <vTaskSwitchContext+0x70>)
 8006466:	2614      	movs	r6, #20
		xYieldPending = pdFALSE;
 8006468:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800646a:	4917      	ldr	r1, [pc, #92]	@ (80064c8 <vTaskSwitchContext+0x74>)
 800646c:	682a      	ldr	r2, [r5, #0]
 800646e:	fb06 f302 	mul.w	r3, r6, r2
 8006472:	58cc      	ldr	r4, [r1, r3]
 8006474:	18c8      	adds	r0, r1, r3
 8006476:	b1ac      	cbz	r4, 80064a4 <vTaskSwitchContext+0x50>
 8006478:	6844      	ldr	r4, [r0, #4]
 800647a:	3308      	adds	r3, #8
 800647c:	6864      	ldr	r4, [r4, #4]
 800647e:	440b      	add	r3, r1
 8006480:	429c      	cmp	r4, r3
 8006482:	6044      	str	r4, [r0, #4]
 8006484:	bf04      	itt	eq
 8006486:	6863      	ldreq	r3, [r4, #4]
 8006488:	6043      	streq	r3, [r0, #4]
 800648a:	2314      	movs	r3, #20
 800648c:	fb03 1102 	mla	r1, r3, r2, r1
 8006490:	684b      	ldr	r3, [r1, #4]
 8006492:	68d9      	ldr	r1, [r3, #12]
 8006494:	4b0d      	ldr	r3, [pc, #52]	@ (80064cc <vTaskSwitchContext+0x78>)
 8006496:	6019      	str	r1, [r3, #0]
 8006498:	602a      	str	r2, [r5, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a0c      	ldr	r2, [pc, #48]	@ (80064d0 <vTaskSwitchContext+0x7c>)
 800649e:	3354      	adds	r3, #84	@ 0x54
 80064a0:	6013      	str	r3, [r2, #0]
}
 80064a2:	e7de      	b.n	8006462 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a4:	b942      	cbnz	r2, 80064b8 <vTaskSwitchContext+0x64>
 80064a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064aa:	f383 8811 	msr	BASEPRI, r3
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	e7fe      	b.n	80064b6 <vTaskSwitchContext+0x62>
 80064b8:	3a01      	subs	r2, #1
 80064ba:	e7d8      	b.n	800646e <vTaskSwitchContext+0x1a>
 80064bc:	24018798 	.word	0x24018798
 80064c0:	240187a8 	.word	0x240187a8
 80064c4:	240187b4 	.word	0x240187b4
 80064c8:	24018830 	.word	0x24018830
 80064cc:	24018c90 	.word	0x24018c90
 80064d0:	24000024 	.word	0x24000024

080064d4 <vTaskPlaceOnEventList>:
{
 80064d4:	b510      	push	{r4, lr}
 80064d6:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80064d8:	b940      	cbnz	r0, 80064ec <vTaskPlaceOnEventList+0x18>
 80064da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064de:	f383 8811 	msr	BASEPRI, r3
 80064e2:	f3bf 8f6f 	isb	sy
 80064e6:	f3bf 8f4f 	dsb	sy
 80064ea:	e7fe      	b.n	80064ea <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80064ec:	4b05      	ldr	r3, [pc, #20]	@ (8006504 <vTaskPlaceOnEventList+0x30>)
 80064ee:	6819      	ldr	r1, [r3, #0]
 80064f0:	3118      	adds	r1, #24
 80064f2:	f7ff f904 	bl	80056fe <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80064f6:	4620      	mov	r0, r4
 80064f8:	2101      	movs	r1, #1
}
 80064fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80064fe:	f7ff bcc3 	b.w	8005e88 <prvAddCurrentTaskToDelayedList>
 8006502:	bf00      	nop
 8006504:	24018c90 	.word	0x24018c90

08006508 <vTaskPlaceOnEventListRestricted>:
	{
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	460d      	mov	r5, r1
 800650c:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 800650e:	b940      	cbnz	r0, 8006522 <vTaskPlaceOnEventListRestricted+0x1a>
 8006510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006514:	f383 8811 	msr	BASEPRI, r3
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	e7fe      	b.n	8006520 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006522:	4b07      	ldr	r3, [pc, #28]	@ (8006540 <vTaskPlaceOnEventListRestricted+0x38>)
 8006524:	6819      	ldr	r1, [r3, #0]
 8006526:	3118      	adds	r1, #24
 8006528:	f7ff f8de 	bl	80056e8 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 800652c:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800652e:	4621      	mov	r1, r4
 8006530:	bf0c      	ite	eq
 8006532:	4628      	moveq	r0, r5
 8006534:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8006538:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800653c:	f7ff bca4 	b.w	8005e88 <prvAddCurrentTaskToDelayedList>
 8006540:	24018c90 	.word	0x24018c90

08006544 <xTaskRemoveFromEventList>:
{
 8006544:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006546:	68c3      	ldr	r3, [r0, #12]
 8006548:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800654a:	b944      	cbnz	r4, 800655e <xTaskRemoveFromEventList+0x1a>
 800654c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	e7fe      	b.n	800655c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800655e:	f104 0518 	add.w	r5, r4, #24
 8006562:	4628      	mov	r0, r5
 8006564:	f7ff f8e2 	bl	800572c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006568:	4b11      	ldr	r3, [pc, #68]	@ (80065b0 <xTaskRemoveFromEventList+0x6c>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	b9d3      	cbnz	r3, 80065a4 <xTaskRemoveFromEventList+0x60>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800656e:	1d25      	adds	r5, r4, #4
 8006570:	4628      	mov	r0, r5
 8006572:	f7ff f8db 	bl	800572c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006576:	4a0f      	ldr	r2, [pc, #60]	@ (80065b4 <xTaskRemoveFromEventList+0x70>)
 8006578:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800657a:	6811      	ldr	r1, [r2, #0]
 800657c:	428b      	cmp	r3, r1
 800657e:	d900      	bls.n	8006582 <xTaskRemoveFromEventList+0x3e>
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	2014      	movs	r0, #20
 8006584:	4a0c      	ldr	r2, [pc, #48]	@ (80065b8 <xTaskRemoveFromEventList+0x74>)
 8006586:	4629      	mov	r1, r5
 8006588:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800658c:	f7ff f8ac 	bl	80056e8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006590:	4b0a      	ldr	r3, [pc, #40]	@ (80065bc <xTaskRemoveFromEventList+0x78>)
 8006592:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006598:	429a      	cmp	r2, r3
 800659a:	d906      	bls.n	80065aa <xTaskRemoveFromEventList+0x66>
		xYieldPending = pdTRUE;
 800659c:	2001      	movs	r0, #1
 800659e:	4b08      	ldr	r3, [pc, #32]	@ (80065c0 <xTaskRemoveFromEventList+0x7c>)
 80065a0:	6018      	str	r0, [r3, #0]
}
 80065a2:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80065a4:	4629      	mov	r1, r5
 80065a6:	4807      	ldr	r0, [pc, #28]	@ (80065c4 <xTaskRemoveFromEventList+0x80>)
 80065a8:	e7f0      	b.n	800658c <xTaskRemoveFromEventList+0x48>
		xReturn = pdFALSE;
 80065aa:	2000      	movs	r0, #0
	return xReturn;
 80065ac:	e7f9      	b.n	80065a2 <xTaskRemoveFromEventList+0x5e>
 80065ae:	bf00      	nop
 80065b0:	24018798 	.word	0x24018798
 80065b4:	240187b4 	.word	0x240187b4
 80065b8:	24018830 	.word	0x24018830
 80065bc:	24018c90 	.word	0x24018c90
 80065c0:	240187a8 	.word	0x240187a8
 80065c4:	240187ec 	.word	0x240187ec

080065c8 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80065c8:	4b03      	ldr	r3, [pc, #12]	@ (80065d8 <vTaskInternalSetTimeOutState+0x10>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80065ce:	4b03      	ldr	r3, [pc, #12]	@ (80065dc <vTaskInternalSetTimeOutState+0x14>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	6043      	str	r3, [r0, #4]
}
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	240187a4 	.word	0x240187a4
 80065dc:	240187b8 	.word	0x240187b8

080065e0 <xTaskCheckForTimeOut>:
{
 80065e0:	b570      	push	{r4, r5, r6, lr}
 80065e2:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 80065e4:	4605      	mov	r5, r0
 80065e6:	b940      	cbnz	r0, 80065fa <xTaskCheckForTimeOut+0x1a>
 80065e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	e7fe      	b.n	80065f8 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80065fa:	b941      	cbnz	r1, 800660e <xTaskCheckForTimeOut+0x2e>
 80065fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006600:	f383 8811 	msr	BASEPRI, r3
 8006604:	f3bf 8f6f 	isb	sy
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	e7fe      	b.n	800660c <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800660e:	f000 fba1 	bl	8006d54 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006612:	4b0f      	ldr	r3, [pc, #60]	@ (8006650 <xTaskCheckForTimeOut+0x70>)
 8006614:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	d010      	beq.n	800663e <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800661c:	480d      	ldr	r0, [pc, #52]	@ (8006654 <xTaskCheckForTimeOut+0x74>)
 800661e:	682e      	ldr	r6, [r5, #0]
 8006620:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006622:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006624:	4286      	cmp	r6, r0
 8006626:	d001      	beq.n	800662c <xTaskCheckForTimeOut+0x4c>
 8006628:	428a      	cmp	r2, r1
 800662a:	d90f      	bls.n	800664c <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800662c:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800662e:	4283      	cmp	r3, r0
 8006630:	d90a      	bls.n	8006648 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 8006632:	1a5b      	subs	r3, r3, r1
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006634:	4628      	mov	r0, r5
			*pxTicksToWait -= xElapsedTime;
 8006636:	4413      	add	r3, r2
 8006638:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800663a:	f7ff ffc5 	bl	80065c8 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 800663e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006640:	f000 fba8 	bl	8006d94 <vPortExitCritical>
}
 8006644:	4620      	mov	r0, r4
 8006646:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8006648:	2300      	movs	r3, #0
 800664a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800664c:	2401      	movs	r4, #1
 800664e:	e7f7      	b.n	8006640 <xTaskCheckForTimeOut+0x60>
 8006650:	240187b8 	.word	0x240187b8
 8006654:	240187a4 	.word	0x240187a4

08006658 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006658:	4b01      	ldr	r3, [pc, #4]	@ (8006660 <vTaskMissedYield+0x8>)
 800665a:	2201      	movs	r2, #1
 800665c:	601a      	str	r2, [r3, #0]
}
 800665e:	4770      	bx	lr
 8006660:	240187a8 	.word	0x240187a8

08006664 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006664:	4b05      	ldr	r3, [pc, #20]	@ (800667c <xTaskGetSchedulerState+0x18>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	b133      	cbz	r3, 8006678 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800666a:	4b05      	ldr	r3, [pc, #20]	@ (8006680 <xTaskGetSchedulerState+0x1c>)
 800666c:	6818      	ldr	r0, [r3, #0]
 800666e:	fab0 f080 	clz	r0, r0
 8006672:	0940      	lsrs	r0, r0, #5
 8006674:	0040      	lsls	r0, r0, #1
 8006676:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006678:	2001      	movs	r0, #1
	}
 800667a:	4770      	bx	lr
 800667c:	240187b0 	.word	0x240187b0
 8006680:	24018798 	.word	0x24018798

08006684 <xTaskPriorityDisinherit>:
	{
 8006684:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 8006686:	b908      	cbnz	r0, 800668c <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 8006688:	2000      	movs	r0, #0
	}
 800668a:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800668c:	4b1b      	ldr	r3, [pc, #108]	@ (80066fc <xTaskPriorityDisinherit+0x78>)
 800668e:	681c      	ldr	r4, [r3, #0]
 8006690:	4284      	cmp	r4, r0
 8006692:	d008      	beq.n	80066a6 <xTaskPriorityDisinherit+0x22>
 8006694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006698:	f383 8811 	msr	BASEPRI, r3
 800669c:	f3bf 8f6f 	isb	sy
 80066a0:	f3bf 8f4f 	dsb	sy
 80066a4:	e7fe      	b.n	80066a4 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 80066a6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80066a8:	b943      	cbnz	r3, 80066bc <xTaskPriorityDisinherit+0x38>
 80066aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	e7fe      	b.n	80066ba <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066bc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
			( pxTCB->uxMutexesHeld )--;
 80066be:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066c0:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 80066c2:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066c4:	4291      	cmp	r1, r2
 80066c6:	d0df      	beq.n	8006688 <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1dd      	bne.n	8006688 <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066cc:	1d25      	adds	r5, r4, #4
 80066ce:	4628      	mov	r0, r5
 80066d0:	f7ff f82c 	bl	800572c <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80066d4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80066da:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066dc:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80066de:	4a08      	ldr	r2, [pc, #32]	@ (8006700 <xTaskPriorityDisinherit+0x7c>)
 80066e0:	6811      	ldr	r1, [r2, #0]
 80066e2:	428b      	cmp	r3, r1
 80066e4:	d900      	bls.n	80066e8 <xTaskPriorityDisinherit+0x64>
 80066e6:	6013      	str	r3, [r2, #0]
 80066e8:	4a06      	ldr	r2, [pc, #24]	@ (8006704 <xTaskPriorityDisinherit+0x80>)
 80066ea:	2014      	movs	r0, #20
 80066ec:	4629      	mov	r1, r5
 80066ee:	fb00 2003 	mla	r0, r0, r3, r2
 80066f2:	f7fe fff9 	bl	80056e8 <vListInsertEnd>
					xReturn = pdTRUE;
 80066f6:	2001      	movs	r0, #1
		return xReturn;
 80066f8:	e7c7      	b.n	800668a <xTaskPriorityDisinherit+0x6>
 80066fa:	bf00      	nop
 80066fc:	24018c90 	.word	0x24018c90
 8006700:	240187b4 	.word	0x240187b4
 8006704:	24018830 	.word	0x24018830

08006708 <xTaskNotifyWait>:
	{
 8006708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800670c:	4c22      	ldr	r4, [pc, #136]	@ (8006798 <xTaskNotifyWait+0x90>)
	{
 800670e:	461e      	mov	r6, r3
 8006710:	4680      	mov	r8, r0
 8006712:	460f      	mov	r7, r1
 8006714:	4615      	mov	r5, r2
		taskENTER_CRITICAL();
 8006716:	f000 fb1d 	bl	8006d54 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006720:	2b02      	cmp	r3, #2
 8006722:	d018      	beq.n	8006756 <xTaskNotifyWait+0x4e>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006724:	6822      	ldr	r2, [r4, #0]
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006726:	2101      	movs	r1, #1
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006728:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 800672c:	ea23 0308 	bic.w	r3, r3, r8
 8006730:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006734:	6823      	ldr	r3, [r4, #0]
 8006736:	f883 10a4 	strb.w	r1, [r3, #164]	@ 0xa4
				if( xTicksToWait > ( TickType_t ) 0 )
 800673a:	b166      	cbz	r6, 8006756 <xTaskNotifyWait+0x4e>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800673c:	4630      	mov	r0, r6
 800673e:	f7ff fba3 	bl	8005e88 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8006742:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006746:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800674a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800674e:	f3bf 8f4f 	dsb	sy
 8006752:	f3bf 8f6f 	isb	sy
		taskEXIT_CRITICAL();
 8006756:	f000 fb1d 	bl	8006d94 <vPortExitCritical>
		taskENTER_CRITICAL();
 800675a:	f000 fafb 	bl	8006d54 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 800675e:	b11d      	cbz	r5, 8006768 <xTaskNotifyWait+0x60>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006766:	602b      	str	r3, [r5, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800676e:	2b02      	cmp	r3, #2
 8006770:	d110      	bne.n	8006794 <xTaskNotifyWait+0x8c>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006772:	6822      	ldr	r2, [r4, #0]
				xReturn = pdTRUE;
 8006774:	2501      	movs	r5, #1
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006776:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 800677a:	ea23 0307 	bic.w	r3, r3, r7
 800677e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		taskEXIT_CRITICAL();
 800678a:	f000 fb03 	bl	8006d94 <vPortExitCritical>
	}
 800678e:	4628      	mov	r0, r5
 8006790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				xReturn = pdFALSE;
 8006794:	2500      	movs	r5, #0
 8006796:	e7f4      	b.n	8006782 <xTaskNotifyWait+0x7a>
 8006798:	24018c90 	.word	0x24018c90

0800679c <xTaskGenericNotifyFromISR>:
	{
 800679c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067a4:	460d      	mov	r5, r1
 80067a6:	4616      	mov	r6, r2
 80067a8:	461f      	mov	r7, r3
		configASSERT( xTaskToNotify );
 80067aa:	4604      	mov	r4, r0
 80067ac:	b940      	cbnz	r0, 80067c0 <xTaskGenericNotifyFromISR+0x24>
 80067ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	e7fe      	b.n	80067be <xTaskGenericNotifyFromISR+0x22>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80067c0:	f000 fbda 	bl	8006f78 <vPortValidateInterruptPriority>
	__asm volatile
 80067c4:	f3ef 8911 	mrs	r9, BASEPRI
 80067c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067cc:	f383 8811 	msr	BASEPRI, r3
 80067d0:	f3bf 8f6f 	isb	sy
 80067d4:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 80067d8:	b117      	cbz	r7, 80067e0 <xTaskGenericNotifyFromISR+0x44>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80067da:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 80067de:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80067e0:	f894 30a4 	ldrb.w	r3, [r4, #164]	@ 0xa4
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80067e4:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80067e6:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80067e8:	f884 20a4 	strb.w	r2, [r4, #164]	@ 0xa4
			switch( eAction )
 80067ec:	2e04      	cmp	r6, #4
 80067ee:	d81f      	bhi.n	8006830 <xTaskGenericNotifyFromISR+0x94>
 80067f0:	e8df f006 	tbb	[pc, r6]
 80067f4:	1b150308 	.word	0x1b150308
 80067f8:	19          	.byte	0x19
 80067f9:	00          	.byte	0x00
					pxTCB->ulNotifiedValue |= ulValue;
 80067fa:	f8d4 20a0 	ldr.w	r2, [r4, #160]	@ 0xa0
 80067fe:	432a      	orrs	r2, r5
					( pxTCB->ulNotifiedValue )++;
 8006800:	f8c4 20a0 	str.w	r2, [r4, #160]	@ 0xa0
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006804:	2b01      	cmp	r3, #1
 8006806:	d142      	bne.n	800688e <xTaskGenericNotifyFromISR+0xf2>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006808:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800680a:	b1f3      	cbz	r3, 800684a <xTaskGenericNotifyFromISR+0xae>
	__asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	e7fe      	b.n	800681c <xTaskGenericNotifyFromISR+0x80>
					( pxTCB->ulNotifiedValue )++;
 800681e:	f8d4 20a0 	ldr.w	r2, [r4, #160]	@ 0xa0
 8006822:	3201      	adds	r2, #1
 8006824:	e7ec      	b.n	8006800 <xTaskGenericNotifyFromISR+0x64>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006826:	2b02      	cmp	r3, #2
 8006828:	d03a      	beq.n	80068a0 <xTaskGenericNotifyFromISR+0x104>
						pxTCB->ulNotifiedValue = ulValue;
 800682a:	f8c4 50a0 	str.w	r5, [r4, #160]	@ 0xa0
 800682e:	e7e9      	b.n	8006804 <xTaskGenericNotifyFromISR+0x68>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006830:	f8d4 20a0 	ldr.w	r2, [r4, #160]	@ 0xa0
 8006834:	3201      	adds	r2, #1
 8006836:	d0e5      	beq.n	8006804 <xTaskGenericNotifyFromISR+0x68>
 8006838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800683c:	f383 8811 	msr	BASEPRI, r3
 8006840:	f3bf 8f6f 	isb	sy
 8006844:	f3bf 8f4f 	dsb	sy
 8006848:	e7fe      	b.n	8006848 <xTaskGenericNotifyFromISR+0xac>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800684a:	4b16      	ldr	r3, [pc, #88]	@ (80068a4 <xTaskGenericNotifyFromISR+0x108>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	bb1b      	cbnz	r3, 8006898 <xTaskGenericNotifyFromISR+0xfc>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006850:	1d25      	adds	r5, r4, #4
 8006852:	4628      	mov	r0, r5
 8006854:	f7fe ff6a 	bl	800572c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006858:	4a13      	ldr	r2, [pc, #76]	@ (80068a8 <xTaskGenericNotifyFromISR+0x10c>)
 800685a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800685c:	6811      	ldr	r1, [r2, #0]
 800685e:	428b      	cmp	r3, r1
 8006860:	d900      	bls.n	8006864 <xTaskGenericNotifyFromISR+0xc8>
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	2014      	movs	r0, #20
 8006866:	4a11      	ldr	r2, [pc, #68]	@ (80068ac <xTaskGenericNotifyFromISR+0x110>)
 8006868:	4629      	mov	r1, r5
 800686a:	fb00 2003 	mla	r0, r0, r3, r2
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800686e:	f7fe ff3b 	bl	80056e8 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006872:	4b0f      	ldr	r3, [pc, #60]	@ (80068b0 <xTaskGenericNotifyFromISR+0x114>)
 8006874:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687a:	429a      	cmp	r2, r3
 800687c:	d907      	bls.n	800688e <xTaskGenericNotifyFromISR+0xf2>
					if( pxHigherPriorityTaskWoken != NULL )
 800687e:	2301      	movs	r3, #1
 8006880:	f1b8 0f00 	cmp.w	r8, #0
 8006884:	d001      	beq.n	800688a <xTaskGenericNotifyFromISR+0xee>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006886:	f8c8 3000 	str.w	r3, [r8]
					xYieldPending = pdTRUE;
 800688a:	4a0a      	ldr	r2, [pc, #40]	@ (80068b4 <xTaskGenericNotifyFromISR+0x118>)
 800688c:	6013      	str	r3, [r2, #0]
	{
 800688e:	2001      	movs	r0, #1
	__asm volatile
 8006890:	f389 8811 	msr	BASEPRI, r9
	}
 8006894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006898:	f104 0118 	add.w	r1, r4, #24
 800689c:	4806      	ldr	r0, [pc, #24]	@ (80068b8 <xTaskGenericNotifyFromISR+0x11c>)
 800689e:	e7e6      	b.n	800686e <xTaskGenericNotifyFromISR+0xd2>
						xReturn = pdFAIL;
 80068a0:	2000      	movs	r0, #0
 80068a2:	e7f5      	b.n	8006890 <xTaskGenericNotifyFromISR+0xf4>
 80068a4:	24018798 	.word	0x24018798
 80068a8:	240187b4 	.word	0x240187b4
 80068ac:	24018830 	.word	0x24018830
 80068b0:	24018c90 	.word	0x24018c90
 80068b4:	240187a8 	.word	0x240187a8
 80068b8:	240187ec 	.word	0x240187ec

080068bc <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
 80068bc:	4291      	cmp	r1, r2
{
 80068be:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80068c0:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80068c2:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 80068c4:	d80a      	bhi.n	80068dc <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068c6:	1ad2      	subs	r2, r2, r3
 80068c8:	6983      	ldr	r3, [r0, #24]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d20d      	bcs.n	80068ea <prvInsertTimerInActiveList+0x2e>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80068ce:	1d01      	adds	r1, r0, #4
 80068d0:	4b07      	ldr	r3, [pc, #28]	@ (80068f0 <prvInsertTimerInActiveList+0x34>)
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068d2:	6818      	ldr	r0, [r3, #0]
 80068d4:	f7fe ff13 	bl	80056fe <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80068d8:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 80068da:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80068dc:	429a      	cmp	r2, r3
 80068de:	d201      	bcs.n	80068e4 <prvInsertTimerInActiveList+0x28>
 80068e0:	4299      	cmp	r1, r3
 80068e2:	d202      	bcs.n	80068ea <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80068e4:	1d01      	adds	r1, r0, #4
 80068e6:	4b03      	ldr	r3, [pc, #12]	@ (80068f4 <prvInsertTimerInActiveList+0x38>)
 80068e8:	e7f3      	b.n	80068d2 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 80068ea:	2001      	movs	r0, #1
	return xProcessTimerNow;
 80068ec:	e7f5      	b.n	80068da <prvInsertTimerInActiveList+0x1e>
 80068ee:	bf00      	nop
 80068f0:	24018d90 	.word	0x24018d90
 80068f4:	24018d94 	.word	0x24018d94

080068f8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80068f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80068fa:	4c11      	ldr	r4, [pc, #68]	@ (8006940 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 80068fc:	f000 fa2a 	bl	8006d54 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8006900:	6825      	ldr	r5, [r4, #0]
 8006902:	b9bd      	cbnz	r5, 8006934 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 8006904:	4f0f      	ldr	r7, [pc, #60]	@ (8006944 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 8006906:	4e10      	ldr	r6, [pc, #64]	@ (8006948 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 8006908:	4638      	mov	r0, r7
 800690a:	f7fe fedf 	bl	80056cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800690e:	4630      	mov	r0, r6
 8006910:	f7fe fedc 	bl	80056cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006914:	4b0d      	ldr	r3, [pc, #52]	@ (800694c <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006916:	4a0e      	ldr	r2, [pc, #56]	@ (8006950 <prvCheckForValidListAndQueue+0x58>)
 8006918:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 800691a:	601f      	str	r7, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800691c:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 800691e:	4b0d      	ldr	r3, [pc, #52]	@ (8006954 <prvCheckForValidListAndQueue+0x5c>)
 8006920:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006922:	4b0d      	ldr	r3, [pc, #52]	@ (8006958 <prvCheckForValidListAndQueue+0x60>)
 8006924:	9500      	str	r5, [sp, #0]
 8006926:	f7fe ffd9 	bl	80058dc <xQueueGenericCreateStatic>
 800692a:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800692c:	b110      	cbz	r0, 8006934 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800692e:	490b      	ldr	r1, [pc, #44]	@ (800695c <prvCheckForValidListAndQueue+0x64>)
 8006930:	f7ff f9f6 	bl	8005d20 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8006934:	b003      	add	sp, #12
 8006936:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 800693a:	f000 ba2b 	b.w	8006d94 <vPortExitCritical>
 800693e:	bf00      	nop
 8006940:	24018d8c 	.word	0x24018d8c
 8006944:	24018dac 	.word	0x24018dac
 8006948:	24018d98 	.word	0x24018d98
 800694c:	24018d94 	.word	0x24018d94
 8006950:	24018ce4 	.word	0x24018ce4
 8006954:	24018d90 	.word	0x24018d90
 8006958:	24018c94 	.word	0x24018c94
 800695c:	0800cf57 	.word	0x0800cf57

08006960 <xTimerCreateTimerTask>:
{
 8006960:	b510      	push	{r4, lr}
 8006962:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8006964:	f7ff ffc8 	bl	80068f8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8006968:	4b12      	ldr	r3, [pc, #72]	@ (80069b4 <xTimerCreateTimerTask+0x54>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	b1b3      	cbz	r3, 800699c <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800696e:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006970:	aa07      	add	r2, sp, #28
 8006972:	a906      	add	r1, sp, #24
 8006974:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006976:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800697a:	f7fe fe9b 	bl	80056b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800697e:	9b05      	ldr	r3, [sp, #20]
 8006980:	9a07      	ldr	r2, [sp, #28]
 8006982:	9302      	str	r3, [sp, #8]
 8006984:	9b06      	ldr	r3, [sp, #24]
 8006986:	490c      	ldr	r1, [pc, #48]	@ (80069b8 <xTimerCreateTimerTask+0x58>)
 8006988:	9301      	str	r3, [sp, #4]
 800698a:	2302      	movs	r3, #2
 800698c:	480b      	ldr	r0, [pc, #44]	@ (80069bc <xTimerCreateTimerTask+0x5c>)
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	4623      	mov	r3, r4
 8006992:	f7ff fb6d 	bl	8006070 <xTaskCreateStatic>
 8006996:	4b0a      	ldr	r3, [pc, #40]	@ (80069c0 <xTimerCreateTimerTask+0x60>)
 8006998:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800699a:	b940      	cbnz	r0, 80069ae <xTimerCreateTimerTask+0x4e>
	__asm volatile
 800699c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a0:	f383 8811 	msr	BASEPRI, r3
 80069a4:	f3bf 8f6f 	isb	sy
 80069a8:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 80069ac:	e7fe      	b.n	80069ac <xTimerCreateTimerTask+0x4c>
}
 80069ae:	2001      	movs	r0, #1
 80069b0:	b008      	add	sp, #32
 80069b2:	bd10      	pop	{r4, pc}
 80069b4:	24018d8c 	.word	0x24018d8c
 80069b8:	0800cf5c 	.word	0x0800cf5c
 80069bc:	08006abd 	.word	0x08006abd
 80069c0:	24018d88 	.word	0x24018d88

080069c4 <xTimerGenericCommand>:
{
 80069c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80069c6:	4616      	mov	r6, r2
	configASSERT( xTimer );
 80069c8:	4604      	mov	r4, r0
{
 80069ca:	461a      	mov	r2, r3
	configASSERT( xTimer );
 80069cc:	b940      	cbnz	r0, 80069e0 <xTimerGenericCommand+0x1c>
 80069ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d2:	f383 8811 	msr	BASEPRI, r3
 80069d6:	f3bf 8f6f 	isb	sy
 80069da:	f3bf 8f4f 	dsb	sy
 80069de:	e7fe      	b.n	80069de <xTimerGenericCommand+0x1a>
	if( xTimerQueue != NULL )
 80069e0:	4d0c      	ldr	r5, [pc, #48]	@ (8006a14 <xTimerGenericCommand+0x50>)
 80069e2:	6828      	ldr	r0, [r5, #0]
 80069e4:	b178      	cbz	r0, 8006a06 <xTimerGenericCommand+0x42>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069e6:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80069e8:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80069ea:	e9cd 1600 	strd	r1, r6, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069ee:	dc0c      	bgt.n	8006a0a <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80069f0:	f7ff fe38 	bl	8006664 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80069f4:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80069f6:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80069f8:	4669      	mov	r1, sp
 80069fa:	6828      	ldr	r0, [r5, #0]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80069fc:	bf0c      	ite	eq
 80069fe:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a00:	461a      	movne	r2, r3
 8006a02:	f7fe ffe0 	bl	80059c6 <xQueueGenericSend>
}
 8006a06:	b004      	add	sp, #16
 8006a08:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	4669      	mov	r1, sp
 8006a0e:	f7ff f88c 	bl	8005b2a <xQueueGenericSendFromISR>
 8006a12:	e7f8      	b.n	8006a06 <xTimerGenericCommand+0x42>
 8006a14:	24018d8c 	.word	0x24018d8c

08006a18 <prvSampleTimeNow>:
{
 8006a18:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	if( xTimeNow < xLastTime )
 8006a1c:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8006ab8 <prvSampleTimeNow+0xa0>
{
 8006a20:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8006a22:	f7ff fbe3 	bl	80061ec <xTaskGetTickCount>
 8006a26:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 8006a28:	f8d8 3000 	ldr.w	r3, [r8]
 8006a2c:	4283      	cmp	r3, r0
 8006a2e:	d909      	bls.n	8006a44 <prvSampleTimeNow+0x2c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006a30:	4f1f      	ldr	r7, [pc, #124]	@ (8006ab0 <prvSampleTimeNow+0x98>)
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	b96a      	cbnz	r2, 8006a54 <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 8006a38:	4a1e      	ldr	r2, [pc, #120]	@ (8006ab4 <prvSampleTimeNow+0x9c>)
 8006a3a:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006a3c:	6013      	str	r3, [r2, #0]
 8006a3e:	2301      	movs	r3, #1
	pxCurrentTimerList = pxOverflowTimerList;
 8006a40:	6039      	str	r1, [r7, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8006a42:	e000      	b.n	8006a46 <prvSampleTimeNow+0x2e>
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8006a48:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 8006a4a:	f8c8 5000 	str.w	r5, [r8]
}
 8006a4e:	b002      	add	sp, #8
 8006a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a54:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a56:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a58:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a5c:	f104 0a04 	add.w	sl, r4, #4
 8006a60:	4650      	mov	r0, sl
 8006a62:	f7fe fe63 	bl	800572c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a66:	6a23      	ldr	r3, [r4, #32]
 8006a68:	4620      	mov	r0, r4
 8006a6a:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a6c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006a70:	075b      	lsls	r3, r3, #29
 8006a72:	d5de      	bpl.n	8006a32 <prvSampleTimeNow+0x1a>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006a74:	69a3      	ldr	r3, [r4, #24]
 8006a76:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 8006a78:	4599      	cmp	r9, r3
 8006a7a:	d206      	bcs.n	8006a8a <prvSampleTimeNow+0x72>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a7c:	4651      	mov	r1, sl
 8006a7e:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006a80:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a82:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a84:	f7fe fe3b 	bl	80056fe <vListInsert>
 8006a88:	e7d3      	b.n	8006a32 <prvSampleTimeNow+0x1a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	464a      	mov	r2, r9
 8006a8e:	4620      	mov	r0, r4
 8006a90:	4619      	mov	r1, r3
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	f7ff ff96 	bl	80069c4 <xTimerGenericCommand>
				configASSERT( xResult );
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d1ca      	bne.n	8006a32 <prvSampleTimeNow+0x1a>
 8006a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa0:	f383 8811 	msr	BASEPRI, r3
 8006aa4:	f3bf 8f6f 	isb	sy
 8006aa8:	f3bf 8f4f 	dsb	sy
 8006aac:	e7fe      	b.n	8006aac <prvSampleTimeNow+0x94>
 8006aae:	bf00      	nop
 8006ab0:	24018d94 	.word	0x24018d94
 8006ab4:	24018d90 	.word	0x24018d90
 8006ab8:	24018d84 	.word	0x24018d84

08006abc <prvTimerTask>:
{
 8006abc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ac0:	4d6e      	ldr	r5, [pc, #440]	@ (8006c7c <prvTimerTask+0x1c0>)
{
 8006ac2:	b089      	sub	sp, #36	@ 0x24
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ac4:	4e6e      	ldr	r6, [pc, #440]	@ (8006c80 <prvTimerTask+0x1c4>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ac6:	682b      	ldr	r3, [r5, #0]
 8006ac8:	f8d3 8000 	ldr.w	r8, [r3]
 8006acc:	f1b8 0f00 	cmp.w	r8, #0
 8006ad0:	d035      	beq.n	8006b3e <prvTimerTask+0x82>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ad2:	68db      	ldr	r3, [r3, #12]
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ad4:	2400      	movs	r4, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ad6:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 8006ada:	f7ff fb7f 	bl	80061dc <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ade:	a804      	add	r0, sp, #16
 8006ae0:	f7ff ff9a 	bl	8006a18 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8006ae4:	9b04      	ldr	r3, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ae6:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d169      	bne.n	8006bc0 <prvTimerTask+0x104>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006aec:	2c00      	cmp	r4, #0
 8006aee:	d14c      	bne.n	8006b8a <prvTimerTask+0xce>
 8006af0:	4540      	cmp	r0, r8
 8006af2:	d350      	bcc.n	8006b96 <prvTimerTask+0xda>
				( void ) xTaskResumeAll();
 8006af4:	f7ff fc16 	bl	8006324 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006af8:	682b      	ldr	r3, [r5, #0]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006afe:	1d38      	adds	r0, r7, #4
 8006b00:	f7fe fe14 	bl	800572c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b04:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b08:	0758      	lsls	r0, r3, #29
 8006b0a:	d51a      	bpl.n	8006b42 <prvTimerTask+0x86>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006b0c:	69b9      	ldr	r1, [r7, #24]
 8006b0e:	4643      	mov	r3, r8
 8006b10:	464a      	mov	r2, r9
 8006b12:	4638      	mov	r0, r7
 8006b14:	4441      	add	r1, r8
 8006b16:	f7ff fed1 	bl	80068bc <prvInsertTimerInActiveList>
 8006b1a:	b1b0      	cbz	r0, 8006b4a <prvTimerTask+0x8e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b1c:	4623      	mov	r3, r4
 8006b1e:	4642      	mov	r2, r8
 8006b20:	4621      	mov	r1, r4
 8006b22:	4638      	mov	r0, r7
 8006b24:	9400      	str	r4, [sp, #0]
 8006b26:	f7ff ff4d 	bl	80069c4 <xTimerGenericCommand>
			configASSERT( xResult );
 8006b2a:	b970      	cbnz	r0, 8006b4a <prvTimerTask+0x8e>
 8006b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b30:	f383 8811 	msr	BASEPRI, r3
 8006b34:	f3bf 8f6f 	isb	sy
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	e7fe      	b.n	8006b3c <prvTimerTask+0x80>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b3e:	2401      	movs	r4, #1
 8006b40:	e7cb      	b.n	8006ada <prvTimerTask+0x1e>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b42:	f023 0301 	bic.w	r3, r3, #1
 8006b46:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b4a:	6a3b      	ldr	r3, [r7, #32]
 8006b4c:	4638      	mov	r0, r7
 8006b4e:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b50:	2200      	movs	r2, #0
 8006b52:	a904      	add	r1, sp, #16
 8006b54:	6830      	ldr	r0, [r6, #0]
 8006b56:	f7ff f845 	bl	8005be4 <xQueueReceive>
 8006b5a:	2800      	cmp	r0, #0
 8006b5c:	d0b3      	beq.n	8006ac6 <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b5e:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b60:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	db2f      	blt.n	8006bc6 <prvTimerTask+0x10a>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b66:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b68:	6963      	ldr	r3, [r4, #20]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d132      	bne.n	8006bd4 <prvTimerTask+0x118>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b6e:	a803      	add	r0, sp, #12
 8006b70:	f7ff ff52 	bl	8006a18 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8006b74:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b76:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 8006b78:	2b09      	cmp	r3, #9
 8006b7a:	d8e9      	bhi.n	8006b50 <prvTimerTask+0x94>
 8006b7c:	e8df f003 	tbb	[pc, r3]
 8006b80:	572e2e2e 	.word	0x572e2e2e
 8006b84:	2e2e765e 	.word	0x2e2e765e
 8006b88:	5e57      	.short	0x5e57
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b8a:	4b3e      	ldr	r3, [pc, #248]	@ (8006c84 <prvTimerTask+0x1c8>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681c      	ldr	r4, [r3, #0]
 8006b90:	fab4 f484 	clz	r4, r4
 8006b94:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b96:	4622      	mov	r2, r4
 8006b98:	eba8 0109 	sub.w	r1, r8, r9
 8006b9c:	6830      	ldr	r0, [r6, #0]
 8006b9e:	f7ff f8d1 	bl	8005d44 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006ba2:	f7ff fbbf 	bl	8006324 <xTaskResumeAll>
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	d1d2      	bne.n	8006b50 <prvTimerTask+0x94>
					portYIELD_WITHIN_API();
 8006baa:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bb2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006bb6:	f3bf 8f4f 	dsb	sy
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	e7c7      	b.n	8006b50 <prvTimerTask+0x94>
			( void ) xTaskResumeAll();
 8006bc0:	f7ff fbb0 	bl	8006324 <xTaskResumeAll>
}
 8006bc4:	e7c4      	b.n	8006b50 <prvTimerTask+0x94>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006bc6:	9b05      	ldr	r3, [sp, #20]
 8006bc8:	9907      	ldr	r1, [sp, #28]
 8006bca:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006bcc:	9b04      	ldr	r3, [sp, #16]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	dbbe      	blt.n	8006b50 <prvTimerTask+0x94>
 8006bd2:	e7c8      	b.n	8006b66 <prvTimerTask+0xaa>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006bd4:	1d20      	adds	r0, r4, #4
 8006bd6:	f7fe fda9 	bl	800572c <uxListRemove>
 8006bda:	e7c8      	b.n	8006b6e <prvTimerTask+0xb2>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006bdc:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006be0:	4620      	mov	r0, r4
 8006be2:	69a1      	ldr	r1, [r4, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006be4:	f043 0301 	orr.w	r3, r3, #1
 8006be8:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006bec:	9b05      	ldr	r3, [sp, #20]
 8006bee:	4419      	add	r1, r3
 8006bf0:	f7ff fe64 	bl	80068bc <prvInsertTimerInActiveList>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	d0ab      	beq.n	8006b50 <prvTimerTask+0x94>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bf8:	6a23      	ldr	r3, [r4, #32]
 8006bfa:	4620      	mov	r0, r4
 8006bfc:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006bfe:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006c02:	0759      	lsls	r1, r3, #29
 8006c04:	d5a4      	bpl.n	8006b50 <prvTimerTask+0x94>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006c06:	69a2      	ldr	r2, [r4, #24]
 8006c08:	2300      	movs	r3, #0
 8006c0a:	9905      	ldr	r1, [sp, #20]
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	440a      	add	r2, r1
 8006c12:	4619      	mov	r1, r3
 8006c14:	f7ff fed6 	bl	80069c4 <xTimerGenericCommand>
							configASSERT( xResult );
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d199      	bne.n	8006b50 <prvTimerTask+0x94>
 8006c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c20:	f383 8811 	msr	BASEPRI, r3
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	e7fe      	b.n	8006c2c <prvTimerTask+0x170>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c2e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c32:	f023 0301 	bic.w	r3, r3, #1
 8006c36:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8006c3a:	e789      	b.n	8006b50 <prvTimerTask+0x94>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c3c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006c40:	f043 0301 	orr.w	r3, r3, #1
 8006c44:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006c48:	9905      	ldr	r1, [sp, #20]
 8006c4a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006c4c:	b941      	cbnz	r1, 8006c60 <prvTimerTask+0x1a4>
 8006c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	e7fe      	b.n	8006c5e <prvTimerTask+0x1a2>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c60:	4603      	mov	r3, r0
 8006c62:	4401      	add	r1, r0
 8006c64:	4620      	mov	r0, r4
 8006c66:	f7ff fe29 	bl	80068bc <prvInsertTimerInActiveList>
					break;
 8006c6a:	e771      	b.n	8006b50 <prvTimerTask+0x94>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006c6c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006c70:	079a      	lsls	r2, r3, #30
 8006c72:	d4de      	bmi.n	8006c32 <prvTimerTask+0x176>
							vPortFree( pxTimer );
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 fa6b 	bl	8007150 <vPortFree>
 8006c7a:	e769      	b.n	8006b50 <prvTimerTask+0x94>
 8006c7c:	24018d94 	.word	0x24018d94
 8006c80:	24018d8c 	.word	0x24018d8c
 8006c84:	24018d90 	.word	0x24018d90

08006c88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006c88:	4808      	ldr	r0, [pc, #32]	@ (8006cac <prvPortStartFirstTask+0x24>)
 8006c8a:	6800      	ldr	r0, [r0, #0]
 8006c8c:	6800      	ldr	r0, [r0, #0]
 8006c8e:	f380 8808 	msr	MSP, r0
 8006c92:	f04f 0000 	mov.w	r0, #0
 8006c96:	f380 8814 	msr	CONTROL, r0
 8006c9a:	b662      	cpsie	i
 8006c9c:	b661      	cpsie	f
 8006c9e:	f3bf 8f4f 	dsb	sy
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	df00      	svc	0
 8006ca8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006caa:	0000      	.short	0x0000
 8006cac:	e000ed08 	.word	0xe000ed08

08006cb0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006cb0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006cc0 <vPortEnableVFP+0x10>
 8006cb4:	6801      	ldr	r1, [r0, #0]
 8006cb6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006cba:	6001      	str	r1, [r0, #0]
 8006cbc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006cbe:	0000      	.short	0x0000
 8006cc0:	e000ed88 	.word	0xe000ed88

08006cc4 <prvTaskExitError>:
volatile uint32_t ulDummy = 0;
 8006cc4:	2300      	movs	r3, #0
{
 8006cc6:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8006cc8:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8006cca:	4b0d      	ldr	r3, [pc, #52]	@ (8006d00 <prvTaskExitError+0x3c>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	d008      	beq.n	8006ce4 <prvTaskExitError+0x20>
 8006cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd6:	f383 8811 	msr	BASEPRI, r3
 8006cda:	f3bf 8f6f 	isb	sy
 8006cde:	f3bf 8f4f 	dsb	sy
 8006ce2:	e7fe      	b.n	8006ce2 <prvTaskExitError+0x1e>
 8006ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce8:	f383 8811 	msr	BASEPRI, r3
 8006cec:	f3bf 8f6f 	isb	sy
 8006cf0:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8006cf4:	9b01      	ldr	r3, [sp, #4]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d0fc      	beq.n	8006cf4 <prvTaskExitError+0x30>
}
 8006cfa:	b002      	add	sp, #8
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop
 8006d00:	24000010 	.word	0x24000010

08006d04 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d08:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d0c:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8006d10:	3844      	subs	r0, #68	@ 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d12:	6403      	str	r3, [r0, #64]	@ 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d14:	4b03      	ldr	r3, [pc, #12]	@ (8006d24 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d16:	63c1      	str	r1, [r0, #60]	@ 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d18:	6383      	str	r3, [r0, #56]	@ 0x38
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006d1a:	f06f 0302 	mvn.w	r3, #2
 8006d1e:	6203      	str	r3, [r0, #32]
}
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	08006cc5 	.word	0x08006cc5
	...

08006d30 <SVC_Handler>:
	__asm volatile (
 8006d30:	4b07      	ldr	r3, [pc, #28]	@ (8006d50 <pxCurrentTCBConst2>)
 8006d32:	6819      	ldr	r1, [r3, #0]
 8006d34:	6808      	ldr	r0, [r1, #0]
 8006d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3a:	f380 8809 	msr	PSP, r0
 8006d3e:	f3bf 8f6f 	isb	sy
 8006d42:	f04f 0000 	mov.w	r0, #0
 8006d46:	f380 8811 	msr	BASEPRI, r0
 8006d4a:	4770      	bx	lr
 8006d4c:	f3af 8000 	nop.w

08006d50 <pxCurrentTCBConst2>:
 8006d50:	24018c90 	.word	0x24018c90

08006d54 <vPortEnterCritical>:
 8006d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d58:	f383 8811 	msr	BASEPRI, r3
 8006d5c:	f3bf 8f6f 	isb	sy
 8006d60:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8006d64:	4a0a      	ldr	r2, [pc, #40]	@ (8006d90 <vPortEnterCritical+0x3c>)
 8006d66:	6813      	ldr	r3, [r2, #0]
 8006d68:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8006d6a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8006d6c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8006d6e:	d10e      	bne.n	8006d8e <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006d70:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006d74:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	b143      	cbz	r3, 8006d8e <vPortEnterCritical+0x3a>
 8006d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d80:	f383 8811 	msr	BASEPRI, r3
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	e7fe      	b.n	8006d8c <vPortEnterCritical+0x38>
}
 8006d8e:	4770      	bx	lr
 8006d90:	24000010 	.word	0x24000010

08006d94 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8006d94:	4a08      	ldr	r2, [pc, #32]	@ (8006db8 <vPortExitCritical+0x24>)
 8006d96:	6813      	ldr	r3, [r2, #0]
 8006d98:	b943      	cbnz	r3, 8006dac <vPortExitCritical+0x18>
 8006d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d9e:	f383 8811 	msr	BASEPRI, r3
 8006da2:	f3bf 8f6f 	isb	sy
 8006da6:	f3bf 8f4f 	dsb	sy
 8006daa:	e7fe      	b.n	8006daa <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8006dac:	3b01      	subs	r3, #1
 8006dae:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006db0:	b90b      	cbnz	r3, 8006db6 <vPortExitCritical+0x22>
	__asm volatile
 8006db2:	f383 8811 	msr	BASEPRI, r3
}
 8006db6:	4770      	bx	lr
 8006db8:	24000010 	.word	0x24000010
 8006dbc:	00000000 	.word	0x00000000

08006dc0 <PendSV_Handler>:
	__asm volatile
 8006dc0:	f3ef 8009 	mrs	r0, PSP
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	4b15      	ldr	r3, [pc, #84]	@ (8006e20 <pxCurrentTCBConst>)
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	f01e 0f10 	tst.w	lr, #16
 8006dd0:	bf08      	it	eq
 8006dd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006dd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dda:	6010      	str	r0, [r2, #0]
 8006ddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006de0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006de4:	f380 8811 	msr	BASEPRI, r0
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	f3bf 8f6f 	isb	sy
 8006df0:	f7ff fb30 	bl	8006454 <vTaskSwitchContext>
 8006df4:	f04f 0000 	mov.w	r0, #0
 8006df8:	f380 8811 	msr	BASEPRI, r0
 8006dfc:	bc09      	pop	{r0, r3}
 8006dfe:	6819      	ldr	r1, [r3, #0]
 8006e00:	6808      	ldr	r0, [r1, #0]
 8006e02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e06:	f01e 0f10 	tst.w	lr, #16
 8006e0a:	bf08      	it	eq
 8006e0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006e10:	f380 8809 	msr	PSP, r0
 8006e14:	f3bf 8f6f 	isb	sy
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	f3af 8000 	nop.w

08006e20 <pxCurrentTCBConst>:
 8006e20:	24018c90 	.word	0x24018c90

08006e24 <xPortSysTickHandler>:
{
 8006e24:	b508      	push	{r3, lr}
	__asm volatile
 8006e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2a:	f383 8811 	msr	BASEPRI, r3
 8006e2e:	f3bf 8f6f 	isb	sy
 8006e32:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8006e36:	f7ff f9df 	bl	80061f8 <xTaskIncrementTick>
 8006e3a:	b128      	cbz	r0, 8006e48 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006e3c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006e40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e44:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f383 8811 	msr	BASEPRI, r3
}
 8006e4e:	bd08      	pop	{r3, pc}

08006e50 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006e50:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8006e54:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006e56:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006e5a:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006e5c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006e5e:	4b04      	ldr	r3, [pc, #16]	@ (8006e70 <vPortSetupTimerInterrupt+0x20>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e66:	3b01      	subs	r3, #1
 8006e68:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006e6a:	2307      	movs	r3, #7
 8006e6c:	6113      	str	r3, [r2, #16]
}
 8006e6e:	4770      	bx	lr
 8006e70:	24000004 	.word	0x24000004

08006e74 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e74:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8006e78:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e7a:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8006e7e:	4a38      	ldr	r2, [pc, #224]	@ (8006f60 <xPortStartScheduler+0xec>)
 8006e80:	4291      	cmp	r1, r2
 8006e82:	d108      	bne.n	8006e96 <xPortStartScheduler+0x22>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	e7fe      	b.n	8006e94 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006e96:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8006e9a:	4b32      	ldr	r3, [pc, #200]	@ (8006f64 <xPortStartScheduler+0xf0>)
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d108      	bne.n	8006eb2 <xPortStartScheduler+0x3e>
 8006ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	e7fe      	b.n	8006eb0 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006eb2:	4b2d      	ldr	r3, [pc, #180]	@ (8006f68 <xPortStartScheduler+0xf4>)
 8006eb4:	781a      	ldrb	r2, [r3, #0]
 8006eb6:	b2d2      	uxtb	r2, r2
 8006eb8:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006eba:	22ff      	movs	r2, #255	@ 0xff
 8006ebc:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ebe:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ec0:	4a2a      	ldr	r2, [pc, #168]	@ (8006f6c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ec8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006ecc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006ed0:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ed2:	2307      	movs	r3, #7
 8006ed4:	4a26      	ldr	r2, [pc, #152]	@ (8006f70 <xPortStartScheduler+0xfc>)
 8006ed6:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ed8:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 8006edc:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ede:	0609      	lsls	r1, r1, #24
 8006ee0:	d40a      	bmi.n	8006ef8 <xPortStartScheduler+0x84>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ee2:	2b03      	cmp	r3, #3
 8006ee4:	d011      	beq.n	8006f0a <xPortStartScheduler+0x96>
 8006ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	e7fe      	b.n	8006ef6 <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006efc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006f00:	005b      	lsls	r3, r3, #1
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	f88d 3003 	strb.w	r3, [sp, #3]
 8006f08:	e7e6      	b.n	8006ed8 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f0e:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
	uxCriticalNesting = 0;
 8006f12:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f14:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	4a13      	ldr	r2, [pc, #76]	@ (8006f68 <xPortStartScheduler+0xf4>)
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f1e:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8006f22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006f26:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f2a:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8006f2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006f32:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8006f36:	f7ff ff8b 	bl	8006e50 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8006f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006f74 <xPortStartScheduler+0x100>)
 8006f3c:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8006f3e:	f7ff feb7 	bl	8006cb0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f42:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8006f46:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006f4a:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8006f4e:	f7ff fe9b 	bl	8006c88 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8006f52:	f7ff fa7f 	bl	8006454 <vTaskSwitchContext>
}
 8006f56:	4628      	mov	r0, r5
	prvTaskExitError();
 8006f58:	f7ff feb4 	bl	8006cc4 <prvTaskExitError>
}
 8006f5c:	b003      	add	sp, #12
 8006f5e:	bd30      	pop	{r4, r5, pc}
 8006f60:	410fc271 	.word	0x410fc271
 8006f64:	410fc270 	.word	0x410fc270
 8006f68:	e000e400 	.word	0xe000e400
 8006f6c:	24018dc4 	.word	0x24018dc4
 8006f70:	24018dc0 	.word	0x24018dc0
 8006f74:	24000010 	.word	0x24000010

08006f78 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006f78:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f7c:	2b0f      	cmp	r3, #15
 8006f7e:	d90e      	bls.n	8006f9e <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006f80:	4a11      	ldr	r2, [pc, #68]	@ (8006fc8 <vPortValidateInterruptPriority+0x50>)
 8006f82:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006f84:	4a11      	ldr	r2, [pc, #68]	@ (8006fcc <vPortValidateInterruptPriority+0x54>)
 8006f86:	7812      	ldrb	r2, [r2, #0]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d908      	bls.n	8006f9e <vPortValidateInterruptPriority+0x26>
 8006f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f90:	f383 8811 	msr	BASEPRI, r3
 8006f94:	f3bf 8f6f 	isb	sy
 8006f98:	f3bf 8f4f 	dsb	sy
 8006f9c:	e7fe      	b.n	8006f9c <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006f9e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006fa2:	4a0b      	ldr	r2, [pc, #44]	@ (8006fd0 <vPortValidateInterruptPriority+0x58>)
 8006fa4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d908      	bls.n	8006fc4 <vPortValidateInterruptPriority+0x4c>
 8006fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb6:	f383 8811 	msr	BASEPRI, r3
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	f3bf 8f4f 	dsb	sy
 8006fc2:	e7fe      	b.n	8006fc2 <vPortValidateInterruptPriority+0x4a>
	}
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	e000e3f0 	.word	0xe000e3f0
 8006fcc:	24018dc4 	.word	0x24018dc4
 8006fd0:	24018dc0 	.word	0x24018dc0

08006fd4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006fd4:	4b10      	ldr	r3, [pc, #64]	@ (8007018 <prvInsertBlockIntoFreeList+0x44>)
{
 8006fd6:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006fd8:	461a      	mov	r2, r3
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4283      	cmp	r3, r0
 8006fde:	d3fb      	bcc.n	8006fd8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006fe0:	6854      	ldr	r4, [r2, #4]
 8006fe2:	1911      	adds	r1, r2, r4
 8006fe4:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006fe6:	bf01      	itttt	eq
 8006fe8:	6841      	ldreq	r1, [r0, #4]
		pxBlockToInsert = pxIterator;
 8006fea:	4610      	moveq	r0, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006fec:	1909      	addeq	r1, r1, r4
 8006fee:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006ff0:	6844      	ldr	r4, [r0, #4]
 8006ff2:	1901      	adds	r1, r0, r4
 8006ff4:	428b      	cmp	r3, r1
 8006ff6:	d10c      	bne.n	8007012 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006ff8:	4908      	ldr	r1, [pc, #32]	@ (800701c <prvInsertBlockIntoFreeList+0x48>)
 8006ffa:	6809      	ldr	r1, [r1, #0]
 8006ffc:	428b      	cmp	r3, r1
 8006ffe:	d003      	beq.n	8007008 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007000:	6859      	ldr	r1, [r3, #4]
 8007002:	4421      	add	r1, r4
 8007004:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007006:	6819      	ldr	r1, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007008:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800700a:	6001      	str	r1, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800700c:	bf18      	it	ne
 800700e:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007010:	bd10      	pop	{r4, pc}
 8007012:	4619      	mov	r1, r3
 8007014:	e7f8      	b.n	8007008 <prvInsertBlockIntoFreeList+0x34>
 8007016:	bf00      	nop
 8007018:	24018de0 	.word	0x24018de0
 800701c:	24018ddc 	.word	0x24018ddc

08007020 <pvPortMalloc>:
{
 8007020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007024:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8007026:	f7ff f8d9 	bl	80061dc <vTaskSuspendAll>
		if( pxEnd == NULL )
 800702a:	4942      	ldr	r1, [pc, #264]	@ (8007134 <pvPortMalloc+0x114>)
 800702c:	4d42      	ldr	r5, [pc, #264]	@ (8007138 <pvPortMalloc+0x118>)
 800702e:	680b      	ldr	r3, [r1, #0]
 8007030:	bb0b      	cbnz	r3, 8007076 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8007032:	4a42      	ldr	r2, [pc, #264]	@ (800713c <pvPortMalloc+0x11c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007034:	0756      	lsls	r6, r2, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007036:	4e42      	ldr	r6, [pc, #264]	@ (8007140 <pvPortMalloc+0x120>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007038:	bf1b      	ittet	ne
 800703a:	1dd0      	addne	r0, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800703c:	f502 3280 	addne.w	r2, r2, #65536	@ 0x10000
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007040:	f44f 3380 	moveq.w	r3, #65536	@ 0x10000
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007044:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007048:	bf1c      	itt	ne
 800704a:	1a13      	subne	r3, r2, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800704c:	4602      	movne	r2, r0
	xStart.xBlockSize = ( size_t ) 0;
 800704e:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007050:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007052:	6032      	str	r2, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007054:	6070      	str	r0, [r6, #4]
	uxAddress -= xHeapStructSize;
 8007056:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007058:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 800705c:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007060:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 8007062:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007064:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007068:	4b36      	ldr	r3, [pc, #216]	@ (8007144 <pvPortMalloc+0x124>)
 800706a:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800706c:	4b36      	ldr	r3, [pc, #216]	@ (8007148 <pvPortMalloc+0x128>)
 800706e:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007070:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007074:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007076:	682e      	ldr	r6, [r5, #0]
 8007078:	4226      	tst	r6, r4
 800707a:	d155      	bne.n	8007128 <pvPortMalloc+0x108>
			if( xWantedSize > 0 )
 800707c:	2c00      	cmp	r4, #0
 800707e:	d046      	beq.n	800710e <pvPortMalloc+0xee>
				xWantedSize += xHeapStructSize;
 8007080:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007084:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007086:	bf1c      	itt	ne
 8007088:	f023 0307 	bicne.w	r3, r3, #7
 800708c:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800708e:	2b00      	cmp	r3, #0
 8007090:	d04a      	beq.n	8007128 <pvPortMalloc+0x108>
 8007092:	4f2d      	ldr	r7, [pc, #180]	@ (8007148 <pvPortMalloc+0x128>)
 8007094:	683c      	ldr	r4, [r7, #0]
 8007096:	429c      	cmp	r4, r3
 8007098:	d346      	bcc.n	8007128 <pvPortMalloc+0x108>
				pxBlock = xStart.pxNextFreeBlock;
 800709a:	4a29      	ldr	r2, [pc, #164]	@ (8007140 <pvPortMalloc+0x120>)
 800709c:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800709e:	6868      	ldr	r0, [r5, #4]
 80070a0:	4298      	cmp	r0, r3
 80070a2:	d204      	bcs.n	80070ae <pvPortMalloc+0x8e>
 80070a4:	f8d5 c000 	ldr.w	ip, [r5]
 80070a8:	f1bc 0f00 	cmp.w	ip, #0
 80070ac:	d115      	bne.n	80070da <pvPortMalloc+0xba>
				if( pxBlock != pxEnd )
 80070ae:	6809      	ldr	r1, [r1, #0]
 80070b0:	42a9      	cmp	r1, r5
 80070b2:	d039      	beq.n	8007128 <pvPortMalloc+0x108>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80070b4:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80070b6:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80070ba:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80070bc:	1ac2      	subs	r2, r0, r3
 80070be:	2a10      	cmp	r2, #16
 80070c0:	d912      	bls.n	80070e8 <pvPortMalloc+0xc8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80070c2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070c4:	0741      	lsls	r1, r0, #29
 80070c6:	d00b      	beq.n	80070e0 <pvPortMalloc+0xc0>
 80070c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070cc:	f383 8811 	msr	BASEPRI, r3
 80070d0:	f3bf 8f6f 	isb	sy
 80070d4:	f3bf 8f4f 	dsb	sy
 80070d8:	e7fe      	b.n	80070d8 <pvPortMalloc+0xb8>
					pxPreviousBlock = pxBlock;
 80070da:	462a      	mov	r2, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 80070dc:	4665      	mov	r5, ip
 80070de:	e7de      	b.n	800709e <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80070e0:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80070e2:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80070e4:	f7ff ff76 	bl	8006fd4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80070e8:	686a      	ldr	r2, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80070ea:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80070ec:	4915      	ldr	r1, [pc, #84]	@ (8007144 <pvPortMalloc+0x124>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80070ee:	1aa4      	subs	r4, r4, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80070f0:	4316      	orrs	r6, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80070f2:	6808      	ldr	r0, [r1, #0]
					xNumberOfSuccessfulAllocations++;
 80070f4:	4a15      	ldr	r2, [pc, #84]	@ (800714c <pvPortMalloc+0x12c>)
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80070f6:	4284      	cmp	r4, r0
					pxBlock->pxNextFreeBlock = NULL;
 80070f8:	602b      	str	r3, [r5, #0]
					xNumberOfSuccessfulAllocations++;
 80070fa:	6813      	ldr	r3, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80070fc:	603c      	str	r4, [r7, #0]
					xNumberOfSuccessfulAllocations++;
 80070fe:	f103 0301 	add.w	r3, r3, #1
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007102:	bf38      	it	cc
 8007104:	600c      	strcc	r4, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007106:	f108 0408 	add.w	r4, r8, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800710a:	606e      	str	r6, [r5, #4]
					xNumberOfSuccessfulAllocations++;
 800710c:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 800710e:	f7ff f909 	bl	8006324 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007112:	0763      	lsls	r3, r4, #29
 8007114:	d00a      	beq.n	800712c <pvPortMalloc+0x10c>
 8007116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711a:	f383 8811 	msr	BASEPRI, r3
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	e7fe      	b.n	8007126 <pvPortMalloc+0x106>
void *pvReturn = NULL;
 8007128:	2400      	movs	r4, #0
 800712a:	e7f0      	b.n	800710e <pvPortMalloc+0xee>
}
 800712c:	4620      	mov	r0, r4
 800712e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007132:	bf00      	nop
 8007134:	24018ddc 	.word	0x24018ddc
 8007138:	24018dc8 	.word	0x24018dc8
 800713c:	24018de8 	.word	0x24018de8
 8007140:	24018de0 	.word	0x24018de0
 8007144:	24018dd4 	.word	0x24018dd4
 8007148:	24018dd8 	.word	0x24018dd8
 800714c:	24018dd0 	.word	0x24018dd0

08007150 <vPortFree>:
{
 8007150:	b510      	push	{r4, lr}
	if( pv != NULL )
 8007152:	4604      	mov	r4, r0
 8007154:	b390      	cbz	r0, 80071bc <vPortFree+0x6c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007156:	4a1a      	ldr	r2, [pc, #104]	@ (80071c0 <vPortFree+0x70>)
 8007158:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800715c:	6812      	ldr	r2, [r2, #0]
 800715e:	4213      	tst	r3, r2
 8007160:	d108      	bne.n	8007174 <vPortFree+0x24>
 8007162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007166:	f383 8811 	msr	BASEPRI, r3
 800716a:	f3bf 8f6f 	isb	sy
 800716e:	f3bf 8f4f 	dsb	sy
 8007172:	e7fe      	b.n	8007172 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007174:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8007178:	b141      	cbz	r1, 800718c <vPortFree+0x3c>
 800717a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717e:	f383 8811 	msr	BASEPRI, r3
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	f3bf 8f4f 	dsb	sy
 800718a:	e7fe      	b.n	800718a <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800718c:	ea23 0302 	bic.w	r3, r3, r2
 8007190:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8007194:	f7ff f822 	bl	80061dc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007198:	4a0a      	ldr	r2, [pc, #40]	@ (80071c4 <vPortFree+0x74>)
 800719a:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800719e:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80071a2:	6811      	ldr	r1, [r2, #0]
 80071a4:	440b      	add	r3, r1
 80071a6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80071a8:	f7ff ff14 	bl	8006fd4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80071ac:	4a06      	ldr	r2, [pc, #24]	@ (80071c8 <vPortFree+0x78>)
 80071ae:	6813      	ldr	r3, [r2, #0]
 80071b0:	3301      	adds	r3, #1
}
 80071b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					xNumberOfSuccessfulFrees++;
 80071b6:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 80071b8:	f7ff b8b4 	b.w	8006324 <xTaskResumeAll>
}
 80071bc:	bd10      	pop	{r4, pc}
 80071be:	bf00      	nop
 80071c0:	24018dc8 	.word	0x24018dc8
 80071c4:	24018dd8 	.word	0x24018dd8
 80071c8:	24018dcc 	.word	0x24018dcc

080071cc <_GetAvailWriteSpace>:
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80071cc:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
 80071ce:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
 80071d0:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80071d2:	bf9c      	itt	ls
 80071d4:	6881      	ldrls	r1, [r0, #8]
 80071d6:	185b      	addls	r3, r3, r1
  } else {
    r = RdOff - WrOff - 1u;
 80071d8:	3b01      	subs	r3, #1
 80071da:	1a98      	subs	r0, r3, r2
  }
  return r;
}
 80071dc:	4770      	bx	lr

080071de <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80071de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
 80071e2:	e9d0 8402 	ldrd	r8, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80071e6:	4605      	mov	r5, r0
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80071e8:	6840      	ldr	r0, [r0, #4]
  Rem = pRing->SizeOfBuffer - WrOff;
 80071ea:	eba8 0604 	sub.w	r6, r8, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80071ee:	460f      	mov	r7, r1
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80071f0:	4420      	add	r0, r4
    pRing->WrOff = WrOff + NumBytes;
 80071f2:	4414      	add	r4, r2
  if (Rem > NumBytes) {
 80071f4:	4296      	cmp	r6, r2
 80071f6:	d906      	bls.n	8007206 <_WriteNoCheck+0x28>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80071f8:	f002 f8f1 	bl	80093de <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80071fc:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8007200:	60ec      	str	r4, [r5, #12]
}
 8007202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NumBytesAtOnce = NumBytes - Rem;
 8007206:	eba4 0408 	sub.w	r4, r4, r8
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800720a:	4632      	mov	r2, r6
 800720c:	f002 f8e7 	bl	80093de <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8007210:	19b9      	adds	r1, r7, r6
 8007212:	4622      	mov	r2, r4
 8007214:	6868      	ldr	r0, [r5, #4]
 8007216:	e7ef      	b.n	80071f8 <_WriteNoCheck+0x1a>

08007218 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8007218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800721c:	4606      	mov	r6, r0
 800721e:	4689      	mov	r9, r1
 8007220:	4617      	mov	r7, r2
  WrOff = pRing->WrOff;
 8007222:	68c5      	ldr	r5, [r0, #12]
  NumBytesWritten = 0u;
 8007224:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8007228:	6933      	ldr	r3, [r6, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800722a:	4649      	mov	r1, r9
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800722c:	68b4      	ldr	r4, [r6, #8]
    if (RdOff > WrOff) {
 800722e:	429d      	cmp	r5, r3
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8007230:	6870      	ldr	r0, [r6, #4]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8007232:	bf28      	it	cs
 8007234:	191b      	addcs	r3, r3, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8007236:	1b64      	subs	r4, r4, r5
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8007238:	4428      	add	r0, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800723a:	42bc      	cmp	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800723c:	f103 33ff 	add.w	r3, r3, #4294967295
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8007240:	bf28      	it	cs
 8007242:	463c      	movcs	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8007244:	1b5b      	subs	r3, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8007246:	429c      	cmp	r4, r3
 8007248:	bf28      	it	cs
 800724a:	461c      	movcs	r4, r3
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800724c:	4622      	mov	r2, r4
    WrOff           += NumBytesToWrite;
 800724e:	4425      	add	r5, r4
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8007250:	f002 f8c5 	bl	80093de <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
 8007254:	68b3      	ldr	r3, [r6, #8]
    NumBytesWritten += NumBytesToWrite;
 8007256:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
 8007258:	44a1      	add	r9, r4
    NumBytes        -= NumBytesToWrite;
 800725a:	1b3f      	subs	r7, r7, r4
      WrOff = 0u;
 800725c:	42ab      	cmp	r3, r5
 800725e:	bf08      	it	eq
 8007260:	2500      	moveq	r5, #0
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007262:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8007266:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
 8007268:	2f00      	cmp	r7, #0
 800726a:	d1dd      	bne.n	8007228 <_WriteBlocking+0x10>
}
 800726c:	4640      	mov	r0, r8
 800726e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08007274 <_DoInit>:
static void _DoInit(void) {
 8007274:	b508      	push	{r3, lr}
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8007276:	4b14      	ldr	r3, [pc, #80]	@ (80072c8 <_DoInit+0x54>)
 8007278:	22a8      	movs	r2, #168	@ 0xa8
 800727a:	2100      	movs	r1, #0
 800727c:	4618      	mov	r0, r3
 800727e:	f001 ff99 	bl	80091b4 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8007282:	2203      	movs	r2, #3
  p->aUp[0].sName         = "Terminal";
 8007284:	4911      	ldr	r1, [pc, #68]	@ (80072cc <_DoInit+0x58>)
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8007286:	4603      	mov	r3, r0
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8007288:	6102      	str	r2, [r0, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800728a:	6142      	str	r2, [r0, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800728c:	4a10      	ldr	r2, [pc, #64]	@ (80072d0 <_DoInit+0x5c>)
  p->aUp[0].sName         = "Terminal";
 800728e:	6181      	str	r1, [r0, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8007290:	61c2      	str	r2, [r0, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8007292:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007296:	6202      	str	r2, [r0, #32]
  p->aUp[0].RdOff         = 0u;
 8007298:	2200      	movs	r2, #0
 800729a:	6282      	str	r2, [r0, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800729c:	6242      	str	r2, [r0, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800729e:	62c2      	str	r2, [r0, #44]	@ 0x2c
  p->aDown[0].sName         = "Terminal";
 80072a0:	6601      	str	r1, [r0, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80072a2:	490c      	ldr	r1, [pc, #48]	@ (80072d4 <_DoInit+0x60>)
 80072a4:	6641      	str	r1, [r0, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80072a6:	2110      	movs	r1, #16
 80072a8:	6681      	str	r1, [r0, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80072aa:	6702      	str	r2, [r0, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80072ac:	66c2      	str	r2, [r0, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80072ae:	6742      	str	r2, [r0, #116]	@ 0x74
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80072b0:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80072b4:	4908      	ldr	r1, [pc, #32]	@ (80072d8 <_DoInit+0x64>)
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80072b6:	f811 0d01 	ldrb.w	r0, [r1, #-1]!
 80072ba:	5498      	strb	r0, [r3, r2]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80072bc:	3201      	adds	r2, #1
 80072be:	2a10      	cmp	r2, #16
 80072c0:	d1f9      	bne.n	80072b6 <_DoInit+0x42>
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80072c2:	f3bf 8f5f 	dmb	sy
}
 80072c6:	bd08      	pop	{r3, pc}
 80072c8:	240291f8 	.word	0x240291f8
 80072cc:	0800cf64 	.word	0x0800cf64
 80072d0:	24028df8 	.word	0x24028df8
 80072d4:	24028de8 	.word	0x24028de8
 80072d8:	0800d318 	.word	0x0800d318

080072dc <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80072dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80072de:	2718      	movs	r7, #24
 80072e0:	4b13      	ldr	r3, [pc, #76]	@ (8007330 <SEGGER_RTT_WriteNoLock+0x54>)
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80072e2:	460e      	mov	r6, r1
 80072e4:	4614      	mov	r4, r2
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80072e6:	fb00 7507 	mla	r5, r0, r7, r7
 80072ea:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80072ec:	fb07 3300 	mla	r3, r7, r0, r3
 80072f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d00a      	beq.n	800730c <SEGGER_RTT_WriteNoLock+0x30>
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d014      	beq.n	8007324 <SEGGER_RTT_WriteNoLock+0x48>
 80072fa:	b923      	cbnz	r3, 8007306 <SEGGER_RTT_WriteNoLock+0x2a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80072fc:	4628      	mov	r0, r5
 80072fe:	f7ff ff65 	bl	80071cc <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
 8007302:	4284      	cmp	r4, r0
 8007304:	d908      	bls.n	8007318 <SEGGER_RTT_WriteNoLock+0x3c>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
 8007306:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
 8007308:	4620      	mov	r0, r4
 800730a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
 800730c:	4628      	mov	r0, r5
 800730e:	f7ff ff5d 	bl	80071cc <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
 8007312:	4284      	cmp	r4, r0
 8007314:	bf28      	it	cs
 8007316:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
 8007318:	4622      	mov	r2, r4
 800731a:	4631      	mov	r1, r6
 800731c:	4628      	mov	r0, r5
 800731e:	f7ff ff5e 	bl	80071de <_WriteNoCheck>
    break;
 8007322:	e7f1      	b.n	8007308 <SEGGER_RTT_WriteNoLock+0x2c>
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8007324:	4628      	mov	r0, r5
}
 8007326:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800732a:	f7ff bf75 	b.w	8007218 <_WriteBlocking>
 800732e:	bf00      	nop
 8007330:	240291f8 	.word	0x240291f8

08007334 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8007334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  unsigned Status;

  INIT();
 8007336:	4b0b      	ldr	r3, [pc, #44]	@ (8007364 <SEGGER_RTT_Write+0x30>)
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8007338:	4604      	mov	r4, r0
 800733a:	460d      	mov	r5, r1
 800733c:	4616      	mov	r6, r2
  INIT();
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	2b53      	cmp	r3, #83	@ 0x53
 8007342:	d001      	beq.n	8007348 <SEGGER_RTT_Write+0x14>
 8007344:	f7ff ff96 	bl	8007274 <_DoInit>
  SEGGER_RTT_LOCK();
 8007348:	f3ef 8711 	mrs	r7, BASEPRI
 800734c:	f04f 0120 	mov.w	r1, #32
 8007350:	f381 8811 	msr	BASEPRI, r1
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8007354:	4632      	mov	r2, r6
 8007356:	4629      	mov	r1, r5
 8007358:	4620      	mov	r0, r4
 800735a:	f7ff ffbf 	bl	80072dc <SEGGER_RTT_WriteNoLock>
  SEGGER_RTT_UNLOCK();
 800735e:	f387 8811 	msr	BASEPRI, r7
  return Status;
}
 8007362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007364:	240291f8 	.word	0x240291f8

08007368 <_StoreChar>:
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
  unsigned Cnt;

  Cnt = p->Cnt;
 8007368:	6882      	ldr	r2, [r0, #8]
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 800736a:	b510      	push	{r4, lr}
  if ((Cnt + 1u) <= p->BufferSize) {
 800736c:	1c53      	adds	r3, r2, #1
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 800736e:	4604      	mov	r4, r0
  if ((Cnt + 1u) <= p->BufferSize) {
 8007370:	6840      	ldr	r0, [r0, #4]
 8007372:	4283      	cmp	r3, r0
 8007374:	d805      	bhi.n	8007382 <_StoreChar+0x1a>
    *(p->pBuffer + Cnt) = c;
 8007376:	6820      	ldr	r0, [r4, #0]
 8007378:	5481      	strb	r1, [r0, r2]
    p->Cnt = Cnt + 1u;
 800737a:	60a3      	str	r3, [r4, #8]
    p->ReturnValue++;
 800737c:	68e3      	ldr	r3, [r4, #12]
 800737e:	3301      	adds	r3, #1
 8007380:	60e3      	str	r3, [r4, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8007382:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
 8007386:	429a      	cmp	r2, r3
 8007388:	d10b      	bne.n	80073a2 <_StoreChar+0x3a>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 800738a:	6821      	ldr	r1, [r4, #0]
 800738c:	6920      	ldr	r0, [r4, #16]
 800738e:	f7ff ffd1 	bl	8007334 <SEGGER_RTT_Write>
 8007392:	68a3      	ldr	r3, [r4, #8]
 8007394:	4298      	cmp	r0, r3
      p->ReturnValue = -1;
 8007396:	bf15      	itete	ne
 8007398:	f04f 33ff 	movne.w	r3, #4294967295
    } else {
      p->Cnt = 0u;
 800739c:	2300      	moveq	r3, #0
      p->ReturnValue = -1;
 800739e:	60e3      	strne	r3, [r4, #12]
      p->Cnt = 0u;
 80073a0:	60a3      	streq	r3, [r4, #8]
    }
  }
}
 80073a2:	bd10      	pop	{r4, pc}

080073a4 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 80073a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a8:	4617      	mov	r7, r2
 80073aa:	4699      	mov	r9, r3
 80073ac:	4606      	mov	r6, r0
 80073ae:	4688      	mov	r8, r1
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 80073b0:	460a      	mov	r2, r1
  Digit = 1u;
  //
  // Get actual field width
  //
  Width = 1u;
 80073b2:	f04f 0a01 	mov.w	sl, #1
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 80073b6:	e9dd 430a 	ldrd	r4, r3, [sp, #40]	@ 0x28
  while (Number >= Base) {
 80073ba:	42ba      	cmp	r2, r7
 80073bc:	d212      	bcs.n	80073e4 <_PrintUnsigned+0x40>
    Number = (Number / Base);
    Width++;
  }
  if (NumDigits > Width) {
 80073be:	45ca      	cmp	sl, r9
 80073c0:	bf38      	it	cc
 80073c2:	46ca      	movcc	sl, r9
    Width = NumDigits;
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80073c4:	f013 0b01 	ands.w	fp, r3, #1
 80073c8:	d101      	bne.n	80073ce <_PrintUnsigned+0x2a>
    if (FieldWidth != 0u) {
 80073ca:	b984      	cbnz	r4, 80073ee <_PrintUnsigned+0x4a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
        c = '0';
      } else {
        c = ' ';
 80073cc:	2400      	movs	r4, #0
          break;
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 80073ce:	68f3      	ldr	r3, [r6, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	db3d      	blt.n	8007450 <_PrintUnsigned+0xac>
  Digit = 1u;
 80073d4:	2501      	movs	r5, #1
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80073d6:	f1b9 0f01 	cmp.w	r9, #1
 80073da:	d91f      	bls.n	800741c <_PrintUnsigned+0x78>
        NumDigits--;
 80073dc:	f109 39ff 	add.w	r9, r9, #4294967295
        Div = v / Digit;
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
          break;
        }
      }
      Digit *= Base;
 80073e0:	437d      	muls	r5, r7
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80073e2:	e7f8      	b.n	80073d6 <_PrintUnsigned+0x32>
    Number = (Number / Base);
 80073e4:	fbb2 f2f7 	udiv	r2, r2, r7
    Width++;
 80073e8:	f10a 0a01 	add.w	sl, sl, #1
 80073ec:	e7e5      	b.n	80073ba <_PrintUnsigned+0x16>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80073ee:	079b      	lsls	r3, r3, #30
 80073f0:	d511      	bpl.n	8007416 <_PrintUnsigned+0x72>
        c = ' ';
 80073f2:	f1b9 0f00 	cmp.w	r9, #0
 80073f6:	bf0c      	ite	eq
 80073f8:	2530      	moveq	r5, #48	@ 0x30
 80073fa:	2520      	movne	r5, #32
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80073fc:	45a2      	cmp	sl, r4
 80073fe:	d2e6      	bcs.n	80073ce <_PrintUnsigned+0x2a>
        _StoreChar(pBufferDesc, c);
 8007400:	4629      	mov	r1, r5
 8007402:	4630      	mov	r0, r6
 8007404:	f7ff ffb0 	bl	8007368 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8007408:	68f3      	ldr	r3, [r6, #12]
        FieldWidth--;
 800740a:	3c01      	subs	r4, #1
        if (pBufferDesc->ReturnValue < 0) {
 800740c:	2b00      	cmp	r3, #0
 800740e:	dbde      	blt.n	80073ce <_PrintUnsigned+0x2a>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007410:	2c00      	cmp	r4, #0
 8007412:	d1f3      	bne.n	80073fc <_PrintUnsigned+0x58>
 8007414:	e7da      	b.n	80073cc <_PrintUnsigned+0x28>
        c = ' ';
 8007416:	2520      	movs	r5, #32
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007418:	e7f0      	b.n	80073fc <_PrintUnsigned+0x58>
      Digit *= Base;
 800741a:	437d      	muls	r5, r7
        Div = v / Digit;
 800741c:	fbb8 f3f5 	udiv	r3, r8, r5
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8007420:	429f      	cmp	r7, r3
 8007422:	d9fa      	bls.n	800741a <_PrintUnsigned+0x76>
    // Output digits
    //
    do {
      Div = v / Digit;
      v -= Div * Digit;
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8007424:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 8007470 <_PrintUnsigned+0xcc>
 8007428:	4630      	mov	r0, r6
      Div = v / Digit;
 800742a:	fbb8 f3f5 	udiv	r3, r8, r5
      _StoreChar(pBufferDesc, _aV2C[Div]);
 800742e:	f819 1003 	ldrb.w	r1, [r9, r3]
 8007432:	fb05 8813 	mls	r8, r5, r3, r8
 8007436:	f7ff ff97 	bl	8007368 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 800743a:	68f3      	ldr	r3, [r6, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	db03      	blt.n	8007448 <_PrintUnsigned+0xa4>
        break;
      }
      Digit /= Base;
    } while (Digit);
 8007440:	42bd      	cmp	r5, r7
      Digit /= Base;
 8007442:	fbb5 f3f7 	udiv	r3, r5, r7
    } while (Digit);
 8007446:	d205      	bcs.n	8007454 <_PrintUnsigned+0xb0>
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8007448:	f1bb 0f00 	cmp.w	fp, #0
 800744c:	d000      	beq.n	8007450 <_PrintUnsigned+0xac>
      if (FieldWidth != 0u) {
 800744e:	b95c      	cbnz	r4, 8007468 <_PrintUnsigned+0xc4>
          }
        }
      }
    }
  }
}
 8007450:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      Digit /= Base;
 8007454:	461d      	mov	r5, r3
 8007456:	e7e7      	b.n	8007428 <_PrintUnsigned+0x84>
          _StoreChar(pBufferDesc, ' ');
 8007458:	2120      	movs	r1, #32
 800745a:	4630      	mov	r0, r6
 800745c:	f7ff ff84 	bl	8007368 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8007460:	68f3      	ldr	r3, [r6, #12]
          FieldWidth--;
 8007462:	3c01      	subs	r4, #1
          if (pBufferDesc->ReturnValue < 0) {
 8007464:	2b00      	cmp	r3, #0
 8007466:	dbf3      	blt.n	8007450 <_PrintUnsigned+0xac>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007468:	4554      	cmp	r4, sl
 800746a:	d8f5      	bhi.n	8007458 <_PrintUnsigned+0xb4>
 800746c:	e7f0      	b.n	8007450 <_PrintUnsigned+0xac>
 800746e:	bf00      	nop
 8007470:	0800d319 	.word	0x0800d319

08007474 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8007474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007478:	b09b      	sub	sp, #108	@ 0x6c
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
  BufferDesc.Cnt            = 0u;
 800747a:	2300      	movs	r3, #0
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 800747c:	460d      	mov	r5, r1
 800747e:	4616      	mov	r6, r2
  BufferDesc.pBuffer        = acBuffer;
 8007480:	f10d 0a28 	add.w	sl, sp, #40	@ 0x28
  BufferDesc.Cnt            = 0u;
 8007484:	2140      	movs	r1, #64	@ 0x40
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8007486:	9003      	str	r0, [sp, #12]
  BufferDesc.pBuffer        = acBuffer;
 8007488:	f8cd a014 	str.w	sl, [sp, #20]
  BufferDesc.Cnt            = 0u;
 800748c:	e9cd 1306 	strd	r1, r3, [sp, #24]
  BufferDesc.RTTBufferIndex = BufferIndex;
  BufferDesc.ReturnValue    = 0;
 8007490:	e9cd 3008 	strd	r3, r0, [sp, #32]

  do {
    c = *sFormat;
 8007494:	f815 1b01 	ldrb.w	r1, [r5], #1
    sFormat++;
    if (c == 0u) {
 8007498:	b939      	cbnz	r1, 80074aa <SEGGER_RTT_vprintf+0x36>
    } else {
      _StoreChar(&BufferDesc, c);
    }
  } while (BufferDesc.ReturnValue >= 0);

  if (BufferDesc.ReturnValue > 0) {
 800749a:	9d08      	ldr	r5, [sp, #32]
 800749c:	2d00      	cmp	r5, #0
 800749e:	f300 812a 	bgt.w	80076f6 <SEGGER_RTT_vprintf+0x282>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
  }
  return BufferDesc.ReturnValue;
}
 80074a2:	9808      	ldr	r0, [sp, #32]
 80074a4:	b01b      	add	sp, #108	@ 0x6c
 80074a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (c == '%') {
 80074aa:	2925      	cmp	r1, #37	@ 0x25
 80074ac:	f040 80cc 	bne.w	8007648 <SEGGER_RTT_vprintf+0x1d4>
      FormatFlags = 0u;
 80074b0:	f04f 0900 	mov.w	r9, #0
 80074b4:	e007      	b.n	80074c6 <SEGGER_RTT_vprintf+0x52>
        switch (c) {
 80074b6:	2b30      	cmp	r3, #48	@ 0x30
 80074b8:	d10f      	bne.n	80074da <SEGGER_RTT_vprintf+0x66>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80074ba:	f049 0902 	orr.w	r9, r9, #2
 80074be:	e001      	b.n	80074c4 <SEGGER_RTT_vprintf+0x50>
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80074c0:	f049 0901 	orr.w	r9, r9, #1
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 80074c4:	460d      	mov	r5, r1
        c = *sFormat;
 80074c6:	4629      	mov	r1, r5
 80074c8:	f811 3b01 	ldrb.w	r3, [r1], #1
        switch (c) {
 80074cc:	2b2d      	cmp	r3, #45	@ 0x2d
 80074ce:	d0f7      	beq.n	80074c0 <SEGGER_RTT_vprintf+0x4c>
 80074d0:	d8f1      	bhi.n	80074b6 <SEGGER_RTT_vprintf+0x42>
 80074d2:	2b23      	cmp	r3, #35	@ 0x23
 80074d4:	d013      	beq.n	80074fe <SEGGER_RTT_vprintf+0x8a>
 80074d6:	2b2b      	cmp	r3, #43	@ 0x2b
 80074d8:	d00e      	beq.n	80074f8 <SEGGER_RTT_vprintf+0x84>
 80074da:	2400      	movs	r4, #0
        c = *sFormat;
 80074dc:	4629      	mov	r1, r5
 80074de:	f811 3b01 	ldrb.w	r3, [r1], #1
        if ((c < '0') || (c > '9')) {
 80074e2:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 80074e6:	2809      	cmp	r0, #9
 80074e8:	d80c      	bhi.n	8007504 <SEGGER_RTT_vprintf+0x90>
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 80074ea:	220a      	movs	r2, #10
        sFormat++;
 80074ec:	460d      	mov	r5, r1
 80074ee:	fb02 3304 	mla	r3, r2, r4, r3
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 80074f2:	f1a3 0430 	sub.w	r4, r3, #48	@ 0x30
        c = *sFormat;
 80074f6:	e7f1      	b.n	80074dc <SEGGER_RTT_vprintf+0x68>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80074f8:	f049 0904 	orr.w	r9, r9, #4
 80074fc:	e7e2      	b.n	80074c4 <SEGGER_RTT_vprintf+0x50>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80074fe:	f049 0908 	orr.w	r9, r9, #8
 8007502:	e7df      	b.n	80074c4 <SEGGER_RTT_vprintf+0x50>
      if (c == '.') {
 8007504:	2b2e      	cmp	r3, #46	@ 0x2e
 8007506:	d139      	bne.n	800757c <SEGGER_RTT_vprintf+0x108>
        if (*sFormat == '*') {
 8007508:	786b      	ldrb	r3, [r5, #1]
 800750a:	2b2a      	cmp	r3, #42	@ 0x2a
 800750c:	d121      	bne.n	8007552 <SEGGER_RTT_vprintf+0xde>
          Precision = va_arg(*pParamList, int);
 800750e:	6833      	ldr	r3, [r6, #0]
          sFormat++;
 8007510:	3502      	adds	r5, #2
          PrecisionSet = 1;
 8007512:	2701      	movs	r7, #1
          Precision = va_arg(*pParamList, int);
 8007514:	1d19      	adds	r1, r3, #4
 8007516:	f8d3 b000 	ldr.w	fp, [r3]
 800751a:	6031      	str	r1, [r6, #0]
      c = *sFormat;
 800751c:	4628      	mov	r0, r5
 800751e:	f810 1b01 	ldrb.w	r1, [r0], #1
        if ((c == 'l') || (c == 'h')) {
 8007522:	f001 0cfb 	and.w	ip, r1, #251	@ 0xfb
          sFormat++;
 8007526:	4605      	mov	r5, r0
        if ((c == 'l') || (c == 'h')) {
 8007528:	f1bc 0f68 	cmp.w	ip, #104	@ 0x68
 800752c:	d0f7      	beq.n	800751e <SEGGER_RTT_vprintf+0xaa>
      switch (c) {
 800752e:	2978      	cmp	r1, #120	@ 0x78
 8007530:	d80b      	bhi.n	800754a <SEGGER_RTT_vprintf+0xd6>
 8007532:	296f      	cmp	r1, #111	@ 0x6f
 8007534:	d826      	bhi.n	8007584 <SEGGER_RTT_vprintf+0x110>
 8007536:	2963      	cmp	r1, #99	@ 0x63
 8007538:	f000 8082 	beq.w	8007640 <SEGGER_RTT_vprintf+0x1cc>
 800753c:	d83a      	bhi.n	80075b4 <SEGGER_RTT_vprintf+0x140>
 800753e:	2925      	cmp	r1, #37	@ 0x25
 8007540:	f000 8082 	beq.w	8007648 <SEGGER_RTT_vprintf+0x1d4>
 8007544:	2958      	cmp	r1, #88	@ 0x58
 8007546:	f000 80ac 	beq.w	80076a2 <SEGGER_RTT_vprintf+0x22e>
  } while (BufferDesc.ReturnValue >= 0);
 800754a:	9b08      	ldr	r3, [sp, #32]
 800754c:	2b00      	cmp	r3, #0
 800754e:	daa1      	bge.n	8007494 <SEGGER_RTT_vprintf+0x20>
 8007550:	e7a3      	b.n	800749a <SEGGER_RTT_vprintf+0x26>
      Precision = 0u;
 8007552:	f04f 0b00 	mov.w	fp, #0
        sFormat++;
 8007556:	460d      	mov	r5, r1
            Precision = Precision * 10u + ((unsigned)c - '0');
 8007558:	f04f 0c0a 	mov.w	ip, #10
      PrecisionSet = 0;
 800755c:	465f      	mov	r7, fp
            c = *sFormat;
 800755e:	4628      	mov	r0, r5
 8007560:	f810 1b01 	ldrb.w	r1, [r0], #1
            if ((c < '0') || (c > '9')) {
 8007564:	f1a1 0e30 	sub.w	lr, r1, #48	@ 0x30
 8007568:	f1be 0f09 	cmp.w	lr, #9
 800756c:	d8d6      	bhi.n	800751c <SEGGER_RTT_vprintf+0xa8>
            Precision = Precision * 10u + ((unsigned)c - '0');
 800756e:	fb0c 110b 	mla	r1, ip, fp, r1
            sFormat++;
 8007572:	4605      	mov	r5, r0
            PrecisionSet = 1;
 8007574:	2701      	movs	r7, #1
            Precision = Precision * 10u + ((unsigned)c - '0');
 8007576:	f1a1 0b30 	sub.w	fp, r1, #48	@ 0x30
            c = *sFormat;
 800757a:	e7f0      	b.n	800755e <SEGGER_RTT_vprintf+0xea>
      Precision = 0u;
 800757c:	f04f 0b00 	mov.w	fp, #0
      PrecisionSet = 0;
 8007580:	465f      	mov	r7, fp
 8007582:	e7cb      	b.n	800751c <SEGGER_RTT_vprintf+0xa8>
      switch (c) {
 8007584:	3970      	subs	r1, #112	@ 0x70
 8007586:	2908      	cmp	r1, #8
 8007588:	d8df      	bhi.n	800754a <SEGGER_RTT_vprintf+0xd6>
 800758a:	a001      	add	r0, pc, #4	@ (adr r0, 8007590 <SEGGER_RTT_vprintf+0x11c>)
 800758c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007590:	080076e7 	.word	0x080076e7
 8007594:	0800754b 	.word	0x0800754b
 8007598:	0800754b 	.word	0x0800754b
 800759c:	080076b3 	.word	0x080076b3
 80075a0:	0800754b 	.word	0x0800754b
 80075a4:	08007691 	.word	0x08007691
 80075a8:	0800754b 	.word	0x0800754b
 80075ac:	0800754b 	.word	0x0800754b
 80075b0:	080076a3 	.word	0x080076a3
 80075b4:	2964      	cmp	r1, #100	@ 0x64
 80075b6:	d1c8      	bne.n	800754a <SEGGER_RTT_vprintf+0xd6>
        v = va_arg(*pParamList, int);
 80075b8:	6831      	ldr	r1, [r6, #0]
  Width = 1u;
 80075ba:	f04f 0801 	mov.w	r8, #1
        v = va_arg(*pParamList, int);
 80075be:	680f      	ldr	r7, [r1, #0]
 80075c0:	1d08      	adds	r0, r1, #4
  Number = (v < 0) ? -v : v;
 80075c2:	ea87 71e7 	eor.w	r1, r7, r7, asr #31
        v = va_arg(*pParamList, int);
 80075c6:	6030      	str	r0, [r6, #0]
    Number = (Number / (int)Base);
 80075c8:	200a      	movs	r0, #10
  Number = (v < 0) ? -v : v;
 80075ca:	eba1 71e7 	sub.w	r1, r1, r7, asr #31
  while (Number >= (int)Base) {
 80075ce:	2909      	cmp	r1, #9
 80075d0:	dc3e      	bgt.n	8007650 <SEGGER_RTT_vprintf+0x1dc>
  if (NumDigits > Width) {
 80075d2:	45d8      	cmp	r8, fp
 80075d4:	bf38      	it	cc
 80075d6:	46d8      	movcc	r8, fp
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80075d8:	b12c      	cbz	r4, 80075e6 <SEGGER_RTT_vprintf+0x172>
 80075da:	2f00      	cmp	r7, #0
 80075dc:	db02      	blt.n	80075e4 <SEGGER_RTT_vprintf+0x170>
 80075de:	f019 0f04 	tst.w	r9, #4
 80075e2:	d000      	beq.n	80075e6 <SEGGER_RTT_vprintf+0x172>
    FieldWidth--;
 80075e4:	3c01      	subs	r4, #1
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80075e6:	f019 0f02 	tst.w	r9, #2
 80075ea:	d002      	beq.n	80075f2 <SEGGER_RTT_vprintf+0x17e>
 80075ec:	f1bb 0f00 	cmp.w	fp, #0
 80075f0:	d004      	beq.n	80075fc <SEGGER_RTT_vprintf+0x188>
 80075f2:	f019 0f01 	tst.w	r9, #1
 80075f6:	d101      	bne.n	80075fc <SEGGER_RTT_vprintf+0x188>
    if (FieldWidth != 0u) {
 80075f8:	bb7c      	cbnz	r4, 800765a <SEGGER_RTT_vprintf+0x1e6>
  Width = 1u;
 80075fa:	2400      	movs	r4, #0
  if (pBufferDesc->ReturnValue >= 0) {
 80075fc:	9908      	ldr	r1, [sp, #32]
 80075fe:	2900      	cmp	r1, #0
 8007600:	dba3      	blt.n	800754a <SEGGER_RTT_vprintf+0xd6>
    if (v < 0) {
 8007602:	2f00      	cmp	r7, #0
 8007604:	da34      	bge.n	8007670 <SEGGER_RTT_vprintf+0x1fc>
      v = -v;
 8007606:	427f      	negs	r7, r7
      _StoreChar(pBufferDesc, '-');
 8007608:	212d      	movs	r1, #45	@ 0x2d
      _StoreChar(pBufferDesc, '+');
 800760a:	a805      	add	r0, sp, #20
 800760c:	f7ff feac 	bl	8007368 <_StoreChar>
    if (pBufferDesc->ReturnValue >= 0) {
 8007610:	9908      	ldr	r1, [sp, #32]
 8007612:	2900      	cmp	r1, #0
 8007614:	db99      	blt.n	800754a <SEGGER_RTT_vprintf+0xd6>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8007616:	f009 0103 	and.w	r1, r9, #3
 800761a:	2902      	cmp	r1, #2
 800761c:	d104      	bne.n	8007628 <SEGGER_RTT_vprintf+0x1b4>
 800761e:	f1bb 0f00 	cmp.w	fp, #0
 8007622:	d101      	bne.n	8007628 <SEGGER_RTT_vprintf+0x1b4>
        if (FieldWidth != 0u) {
 8007624:	bb4c      	cbnz	r4, 800767a <SEGGER_RTT_vprintf+0x206>
  Width = 1u;
 8007626:	2400      	movs	r4, #0
      if (pBufferDesc->ReturnValue >= 0) {
 8007628:	9908      	ldr	r1, [sp, #32]
 800762a:	2900      	cmp	r1, #0
 800762c:	db8d      	blt.n	800754a <SEGGER_RTT_vprintf+0xd6>
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 800762e:	465b      	mov	r3, fp
 8007630:	220a      	movs	r2, #10
 8007632:	4639      	mov	r1, r7
 8007634:	e9cd 4900 	strd	r4, r9, [sp]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8007638:	a805      	add	r0, sp, #20
 800763a:	f7ff feb3 	bl	80073a4 <_PrintUnsigned>
        break;
 800763e:	e784      	b.n	800754a <SEGGER_RTT_vprintf+0xd6>
        v = va_arg(*pParamList, int);
 8007640:	6833      	ldr	r3, [r6, #0]
 8007642:	1d1a      	adds	r2, r3, #4
        _StoreChar(&BufferDesc, c0);
 8007644:	7819      	ldrb	r1, [r3, #0]
        v = va_arg(*pParamList, int);
 8007646:	6032      	str	r2, [r6, #0]
      _StoreChar(&BufferDesc, c);
 8007648:	a805      	add	r0, sp, #20
 800764a:	f7ff fe8d 	bl	8007368 <_StoreChar>
 800764e:	e77c      	b.n	800754a <SEGGER_RTT_vprintf+0xd6>
    Number = (Number / (int)Base);
 8007650:	fbb1 f1f0 	udiv	r1, r1, r0
    Width++;
 8007654:	f108 0801 	add.w	r8, r8, #1
 8007658:	e7b9      	b.n	80075ce <SEGGER_RTT_vprintf+0x15a>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800765a:	4544      	cmp	r4, r8
 800765c:	d9ce      	bls.n	80075fc <SEGGER_RTT_vprintf+0x188>
        _StoreChar(pBufferDesc, ' ');
 800765e:	2120      	movs	r1, #32
 8007660:	a805      	add	r0, sp, #20
 8007662:	f7ff fe81 	bl	8007368 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8007666:	9908      	ldr	r1, [sp, #32]
        FieldWidth--;
 8007668:	3c01      	subs	r4, #1
        if (pBufferDesc->ReturnValue < 0) {
 800766a:	2900      	cmp	r1, #0
 800766c:	dac4      	bge.n	80075f8 <SEGGER_RTT_vprintf+0x184>
 800766e:	e7c5      	b.n	80075fc <SEGGER_RTT_vprintf+0x188>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8007670:	f019 0f04 	tst.w	r9, #4
 8007674:	d0cf      	beq.n	8007616 <SEGGER_RTT_vprintf+0x1a2>
      _StoreChar(pBufferDesc, '+');
 8007676:	212b      	movs	r1, #43	@ 0x2b
 8007678:	e7c7      	b.n	800760a <SEGGER_RTT_vprintf+0x196>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800767a:	4544      	cmp	r4, r8
 800767c:	d9d4      	bls.n	8007628 <SEGGER_RTT_vprintf+0x1b4>
            _StoreChar(pBufferDesc, '0');
 800767e:	2130      	movs	r1, #48	@ 0x30
 8007680:	a805      	add	r0, sp, #20
 8007682:	f7ff fe71 	bl	8007368 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8007686:	9908      	ldr	r1, [sp, #32]
            FieldWidth--;
 8007688:	3c01      	subs	r4, #1
            if (pBufferDesc->ReturnValue < 0) {
 800768a:	2900      	cmp	r1, #0
 800768c:	daca      	bge.n	8007624 <SEGGER_RTT_vprintf+0x1b0>
 800768e:	e7cb      	b.n	8007628 <SEGGER_RTT_vprintf+0x1b4>
        v = va_arg(*pParamList, int);
 8007690:	6831      	ldr	r1, [r6, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8007692:	465b      	mov	r3, fp
 8007694:	220a      	movs	r2, #10
        v = va_arg(*pParamList, int);
 8007696:	1d08      	adds	r0, r1, #4
 8007698:	6030      	str	r0, [r6, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 800769a:	e9cd 4900 	strd	r4, r9, [sp]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 800769e:	6809      	ldr	r1, [r1, #0]
 80076a0:	e7ca      	b.n	8007638 <SEGGER_RTT_vprintf+0x1c4>
        v = va_arg(*pParamList, int);
 80076a2:	6831      	ldr	r1, [r6, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 80076a4:	465b      	mov	r3, fp
        v = va_arg(*pParamList, int);
 80076a6:	1d08      	adds	r0, r1, #4
 80076a8:	6030      	str	r0, [r6, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 80076aa:	e9cd 4900 	strd	r4, r9, [sp]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 80076ae:	2210      	movs	r2, #16
 80076b0:	e7f5      	b.n	800769e <SEGGER_RTT_vprintf+0x22a>
          const char * s = va_arg(*pParamList, const char *);
 80076b2:	6832      	ldr	r2, [r6, #0]
 80076b4:	1d11      	adds	r1, r2, #4
 80076b6:	6031      	str	r1, [r6, #0]
 80076b8:	6814      	ldr	r4, [r2, #0]
          if (s == NULL) {
 80076ba:	b90c      	cbnz	r4, 80076c0 <SEGGER_RTT_vprintf+0x24c>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 80076bc:	4c13      	ldr	r4, [pc, #76]	@ (800770c <SEGGER_RTT_vprintf+0x298>)
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 80076be:	2700      	movs	r7, #0
            c = *s;
 80076c0:	f814 1b01 	ldrb.w	r1, [r4], #1
            if (c == '\0') {
 80076c4:	2900      	cmp	r1, #0
 80076c6:	f43f af40 	beq.w	800754a <SEGGER_RTT_vprintf+0xd6>
            if ((PrecisionSet != 0) && (Precision == 0)) {
 80076ca:	b11f      	cbz	r7, 80076d4 <SEGGER_RTT_vprintf+0x260>
 80076cc:	f1bb 0f00 	cmp.w	fp, #0
 80076d0:	f43f af3b 	beq.w	800754a <SEGGER_RTT_vprintf+0xd6>
            _StoreChar(&BufferDesc, c);
 80076d4:	a805      	add	r0, sp, #20
            Precision--;
 80076d6:	f10b 3bff 	add.w	fp, fp, #4294967295
            _StoreChar(&BufferDesc, c);
 80076da:	f7ff fe45 	bl	8007368 <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
 80076de:	9a08      	ldr	r2, [sp, #32]
 80076e0:	2a00      	cmp	r2, #0
 80076e2:	daed      	bge.n	80076c0 <SEGGER_RTT_vprintf+0x24c>
 80076e4:	e731      	b.n	800754a <SEGGER_RTT_vprintf+0xd6>
        v = va_arg(*pParamList, int);
 80076e6:	6831      	ldr	r1, [r6, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 80076e8:	2200      	movs	r2, #0
        v = va_arg(*pParamList, int);
 80076ea:	1d0b      	adds	r3, r1, #4
 80076ec:	6033      	str	r3, [r6, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 80076ee:	2308      	movs	r3, #8
 80076f0:	e9cd 3200 	strd	r3, r2, [sp]
 80076f4:	e7db      	b.n	80076ae <SEGGER_RTT_vprintf+0x23a>
    if (BufferDesc.Cnt != 0u) {
 80076f6:	9c07      	ldr	r4, [sp, #28]
 80076f8:	b124      	cbz	r4, 8007704 <SEGGER_RTT_vprintf+0x290>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 80076fa:	4622      	mov	r2, r4
 80076fc:	4651      	mov	r1, sl
 80076fe:	9803      	ldr	r0, [sp, #12]
 8007700:	f7ff fe18 	bl	8007334 <SEGGER_RTT_Write>
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8007704:	442c      	add	r4, r5
 8007706:	9408      	str	r4, [sp, #32]
 8007708:	e6cb      	b.n	80074a2 <SEGGER_RTT_vprintf+0x2e>
 800770a:	bf00      	nop
 800770c:	0800cf6d 	.word	0x0800cf6d

08007710 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8007710:	b40e      	push	{r1, r2, r3}
 8007712:	b503      	push	{r0, r1, lr}
 8007714:	ab03      	add	r3, sp, #12
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8007716:	aa01      	add	r2, sp, #4
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8007718:	f853 1b04 	ldr.w	r1, [r3], #4
  va_start(ParamList, sFormat);
 800771c:	9301      	str	r3, [sp, #4]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 800771e:	f7ff fea9 	bl	8007474 <SEGGER_RTT_vprintf>
  va_end(ParamList);
  return r;
}
 8007722:	b002      	add	sp, #8
 8007724:	f85d eb04 	ldr.w	lr, [sp], #4
 8007728:	b003      	add	sp, #12
 800772a:	4770      	bx	lr

0800772c <_put_c_driver>:
static void _put_c_driver(void *user, const char c)
{
#if defined(HAS_DEDICATED_PRINT_PORT) && HAS_DEDICATED_PRINT_PORT == 1
  port_io_dedicated_putc(c);
#else
  if (_ioWriteAllowed)
 800772c:	4b08      	ldr	r3, [pc, #32]	@ (8007750 <_put_c_driver+0x24>)
 800772e:	781b      	ldrb	r3, [r3, #0]
{
 8007730:	b507      	push	{r0, r1, r2, lr}
 8007732:	f88d 1007 	strb.w	r1, [sp, #7]
  if (_ioWriteAllowed)
 8007736:	b13b      	cbz	r3, 8007748 <_put_c_driver+0x1c>

__STATIC_INLINE bool port_io_write(uint8_t *buff, int count)
{
  HAL_StatusTypeDef status;

  status = HAL_UART_Transmit(&UartHandle, buff, count, HAL_MAX_DELAY);
 8007738:	f04f 33ff 	mov.w	r3, #4294967295
 800773c:	2201      	movs	r2, #1
 800773e:	f10d 0107 	add.w	r1, sp, #7
 8007742:	4804      	ldr	r0, [pc, #16]	@ (8007754 <_put_c_driver+0x28>)
 8007744:	f7fd fa4b 	bl	8004bde <HAL_UART_Transmit>
  }
#ifdef SWO_OUTPUT
  ITM_SendChar(c);
#endif 
#endif
}
 8007748:	b003      	add	sp, #12
 800774a:	f85d fb04 	ldr.w	pc, [sp], #4
 800774e:	bf00      	nop
 8007750:	24000014 	.word	0x24000014
 8007754:	24017a5c 	.word	0x24017a5c

08007758 <_write>:
{
 8007758:	b510      	push	{r4, lr}
  if ((count < 0) && (fd != STDOUT_FILENO) && (fd != STDERR_FILENO)) {
 800775a:	1e14      	subs	r4, r2, #0
 800775c:	da0a      	bge.n	8007774 <_write+0x1c>
 800775e:	3801      	subs	r0, #1
 8007760:	2801      	cmp	r0, #1
 8007762:	d907      	bls.n	8007774 <_write+0x1c>
    errno = EBADF;
 8007764:	f001 fe0e 	bl	8009384 <__errno>
    return -1;
 8007768:	f04f 34ff 	mov.w	r4, #4294967295
    errno = EBADF;
 800776c:	2309      	movs	r3, #9
 800776e:	6003      	str	r3, [r0, #0]
}
 8007770:	4620      	mov	r0, r4
 8007772:	bd10      	pop	{r4, pc}
  if (_ioWriteAllowed)
 8007774:	4b06      	ldr	r3, [pc, #24]	@ (8007790 <_write+0x38>)
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d0f9      	beq.n	8007770 <_write+0x18>
 800777c:	b2a2      	uxth	r2, r4
 800777e:	f04f 33ff 	mov.w	r3, #4294967295
 8007782:	4804      	ldr	r0, [pc, #16]	@ (8007794 <_write+0x3c>)
 8007784:	f7fd fa2b 	bl	8004bde <HAL_UART_Transmit>
  return (status ? count : 0);
 8007788:	2800      	cmp	r0, #0
 800778a:	bf18      	it	ne
 800778c:	2400      	movne	r4, #0
 800778e:	e7ef      	b.n	8007770 <_write+0x18>
 8007790:	24000014 	.word	0x24000014
 8007794:	24017a5c 	.word	0x24017a5c

08007798 <lc_print>:

void lc_print(const char* fmt, ... )
{
 8007798:	b40f      	push	{r0, r1, r2, r3}
 800779a:	b507      	push	{r0, r1, r2, lr}
 800779c:	ab04      	add	r3, sp, #16
  va_list ap;
  va_start(ap, fmt);
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 800779e:	2100      	movs	r1, #0
 80077a0:	4805      	ldr	r0, [pc, #20]	@ (80077b8 <lc_print+0x20>)
{
 80077a2:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start(ap, fmt);
 80077a6:	9301      	str	r3, [sp, #4]
  vlc_print(&_put_c_driver, NULL, fmt, ap);
 80077a8:	f000 fa12 	bl	8007bd0 <vlc_print>
  va_end(ap);
}
 80077ac:	b003      	add	sp, #12
 80077ae:	f85d eb04 	ldr.w	lr, [sp], #4
 80077b2:	b004      	add	sp, #16
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop
 80077b8:	0800772d 	.word	0x0800772d

080077bc <__wrap_malloc>:

void* __real_malloc(size_t bytes);
void __real_free(void *ptr);

void* __wrap_malloc(size_t bytes)
{
 80077bc:	b538      	push	{r3, r4, r5, lr}
  uint8_t *ptr;

  io_malloc.cfg |= 1 << 1;
 80077be:	4d11      	ldr	r5, [pc, #68]	@ (8007804 <__wrap_malloc+0x48>)

  /* ensure alignment for magic number */
  bytes = (bytes + 3) & ~3;
 80077c0:	1cc4      	adds	r4, r0, #3
  io_malloc.cfg |= 1 << 1;
 80077c2:	682b      	ldr	r3, [r5, #0]
  bytes = (bytes + 3) & ~3;
 80077c4:	f024 0403 	bic.w	r4, r4, #3
  io_malloc.cfg |= 1 << 1;
 80077c8:	f043 0302 	orr.w	r3, r3, #2

  /* add 2x32-bit for size and magic  number */
  ptr = (uint8_t*)__real_malloc(bytes + 8);
 80077cc:	f104 0008 	add.w	r0, r4, #8
  io_malloc.cfg |= 1 << 1;
 80077d0:	602b      	str	r3, [r5, #0]
  ptr = (uint8_t*)__real_malloc(bytes + 8);
 80077d2:	f000 fc0b 	bl	8007fec <malloc>

  /* remember size */
  if (ptr) {
 80077d6:	b1a0      	cbz	r0, 8007802 <__wrap_malloc+0x46>
    *((uint32_t*)ptr) = bytes;
    *((uint32_t*)(ptr + 4 + bytes)) = MAGIC_MALLOC_NUMBER;
 80077d8:	1903      	adds	r3, r0, r4
 80077da:	4a0b      	ldr	r2, [pc, #44]	@ (8007808 <__wrap_malloc+0x4c>)
    *((uint32_t*)ptr) = bytes;
 80077dc:	6004      	str	r4, [r0, #0]
    *((uint32_t*)(ptr + 4 + bytes)) = MAGIC_MALLOC_NUMBER;
 80077de:	605a      	str	r2, [r3, #4]
  }

  if ((ptr) && (io_malloc.cfg & 1UL)) {
 80077e0:	682b      	ldr	r3, [r5, #0]
 80077e2:	07db      	lsls	r3, r3, #31
 80077e4:	d50c      	bpl.n	8007800 <__wrap_malloc+0x44>
    io_malloc.alloc_req++;
 80077e6:	68eb      	ldr	r3, [r5, #12]
 80077e8:	3301      	adds	r3, #1
 80077ea:	60eb      	str	r3, [r5, #12]
    io_malloc.alloc += bytes;
 80077ec:	686b      	ldr	r3, [r5, #4]
 80077ee:	4423      	add	r3, r4
 80077f0:	606b      	str	r3, [r5, #4]

    io_malloc.used += bytes;
 80077f2:	69ab      	ldr	r3, [r5, #24]
 80077f4:	441c      	add	r4, r3

    if (io_malloc.used > io_malloc.max) {
 80077f6:	696b      	ldr	r3, [r5, #20]
 80077f8:	429c      	cmp	r4, r3
    io_malloc.used += bytes;
 80077fa:	61ac      	str	r4, [r5, #24]
      io_malloc.max = io_malloc.used;
 80077fc:	bf88      	it	hi
 80077fe:	616c      	strhi	r4, [r5, #20]

    if (io_malloc.a_idx >= _IO_MALLOC_TRACK_MODE)
      io_malloc.a_idx = 0;
#endif
  }
  return ptr?(ptr + 4):NULL;
 8007800:	3004      	adds	r0, #4
}
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	240292ac 	.word	0x240292ac
 8007808:	efdcba98 	.word	0xefdcba98

0800780c <dwtCyclesToTime>:
 */

struct cyclesCount cyclesCount;

int dwtCyclesToTime(uint64_t clks, struct dwtTime *t)
{
 800780c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007810:	4604      	mov	r4, r0
 8007812:	468a      	mov	sl, r1
  if (!t)
 8007814:	4616      	mov	r6, r2
 8007816:	b38a      	cbz	r2, 800787c <dwtCyclesToTime+0x70>
    return -1;
  uint32_t fcpu = port_hal_get_frequency();
  uint64_t s  = clks / fcpu;
  uint64_t ms = (clks * 1000) / fcpu;
 8007818:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
  uint32_t fcpu = port_hal_get_frequency();
 800781c:	f7fb f9b8 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
  uint64_t s  = clks / fcpu;
 8007820:	2300      	movs	r3, #0
  uint32_t fcpu = port_hal_get_frequency();
 8007822:	4607      	mov	r7, r0
  uint64_t s  = clks / fcpu;
 8007824:	4602      	mov	r2, r0
 8007826:	4651      	mov	r1, sl
 8007828:	4620      	mov	r0, r4
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 800782a:	f8df 9058 	ldr.w	r9, [pc, #88]	@ 8007884 <dwtCyclesToTime+0x78>
  uint64_t s  = clks / fcpu;
 800782e:	f7f8 ff6b 	bl	8000708 <__aeabi_uldivmod>
 8007832:	4683      	mov	fp, r0
  uint64_t ms = (clks * 1000) / fcpu;
 8007834:	fba4 0105 	umull	r0, r1, r4, r5
 8007838:	463a      	mov	r2, r7
 800783a:	2300      	movs	r3, #0
 800783c:	fb05 110a 	mla	r1, r5, sl, r1
 8007840:	f7f8 ff62 	bl	8000708 <__aeabi_uldivmod>
  ms -= (s * 1000);
 8007844:	fbab 3205 	umull	r3, r2, fp, r5
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 8007848:	463a      	mov	r2, r7
  ms -= (s * 1000);
 800784a:	1ac3      	subs	r3, r0, r3
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 800784c:	fba4 0109 	umull	r0, r1, r4, r9
  ms -= (s * 1000);
 8007850:	9301      	str	r3, [sp, #4]
  uint64_t us = (clks * 1000 * 1000) / fcpu;
 8007852:	2300      	movs	r3, #0
 8007854:	fb09 110a 	mla	r1, r9, sl, r1
 8007858:	f7f8 ff56 	bl	8000708 <__aeabi_uldivmod>
  us -= (ms * 1000 + s * 1000000);
 800785c:	fbab 8909 	umull	r8, r9, fp, r9
  t->fcpu = fcpu;
  t->s = s;
  t->ms = ms;
 8007860:	9b01      	ldr	r3, [sp, #4]
 8007862:	eba0 0008 	sub.w	r0, r0, r8
 8007866:	60b3      	str	r3, [r6, #8]
  us -= (ms * 1000 + s * 1000000);
 8007868:	fba3 3505 	umull	r3, r5, r3, r5
 800786c:	1ac0      	subs	r0, r0, r3
  t->us = us;
 800786e:	60f0      	str	r0, [r6, #12]
  return 0;
 8007870:	2000      	movs	r0, #0
  t->s = s;
 8007872:	e9c6 7b00 	strd	r7, fp, [r6]
}
 8007876:	b003      	add	sp, #12
 8007878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return -1;
 800787c:	f04f 30ff 	mov.w	r0, #4294967295
 8007880:	e7f9      	b.n	8007876 <dwtCyclesToTime+0x6a>
 8007882:	bf00      	nop
 8007884:	000f4240 	.word	0x000f4240

08007888 <getFlashCacheConf>:

#if defined(STM32H7) || defined(STM32H7RS)

  mconf |= MCONF_H7;

  __I uint32_t acr = FLASH->ACR;
 8007888:	4b0c      	ldr	r3, [pc, #48]	@ (80078bc <getFlashCacheConf+0x34>)
{
 800788a:	b082      	sub	sp, #8
  __I uint32_t acr = FLASH->ACR;
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	9300      	str	r3, [sp, #0]

  mconf |= (acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos;
#if !defined(CORE_CM4)
  __I uint32_t ccr = SCB->CCR;
 8007890:	4b0b      	ldr	r3, [pc, #44]	@ (80078c0 <getFlashCacheConf+0x38>)
  mconf |= (acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos;
 8007892:	9800      	ldr	r0, [sp, #0]
  __I uint32_t ccr = SCB->CCR;
 8007894:	695b      	ldr	r3, [r3, #20]
  mconf |= (acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos;
 8007896:	f000 000f 	and.w	r0, r0, #15
  __I uint32_t ccr = SCB->CCR;
 800789a:	9301      	str	r3, [sp, #4]

  if (ccr & SCB_CCR_IC_Msk)
 800789c:	9b01      	ldr	r3, [sp, #4]
    mconf |= MCONF_CORE_ICACHE;
 800789e:	f040 7040 	orr.w	r0, r0, #50331648	@ 0x3000000
  if (ccr & SCB_CCR_IC_Msk)
 80078a2:	039a      	lsls	r2, r3, #14
  if (ccr & SCB_CCR_DC_Msk)
 80078a4:	9b01      	ldr	r3, [sp, #4]
    mconf |= MCONF_CORE_ICACHE;
 80078a6:	bf48      	it	mi
 80078a8:	f440 6080 	orrmi.w	r0, r0, #1024	@ 0x400
  if (ccr & SCB_CCR_DC_Msk)
 80078ac:	03db      	lsls	r3, r3, #15
    mconf |= MCONF_CORE_DCACHE;
 80078ae:	bf48      	it	mi
 80078b0:	f440 6000 	orrmi.w	r0, r0, #2048	@ 0x800
  mconf |= MCONF_CORE_DCACHE;

#endif

  return mconf;
}
 80078b4:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 80078b8:	b002      	add	sp, #8
 80078ba:	4770      	bx	lr
 80078bc:	52002000 	.word	0x52002000
 80078c0:	e000ed00 	.word	0xe000ed00

080078c4 <getSysConf.part.0>:
void getSysConf(struct mcu_conf *conf)
 80078c4:	b510      	push	{r4, lr}
 80078c6:	4604      	mov	r4, r0
  conf->sclk = port_hal_get_cpu_freq();
 80078c8:	f7fb f962 	bl	8002b90 <HAL_RCC_GetSysClockFreq>
 80078cc:	6020      	str	r0, [r4, #0]
  conf->hclk = port_hal_get_sys_freq();
 80078ce:	f7fb fb27 	bl	8002f20 <HAL_RCC_GetHCLKFreq>
 80078d2:	6060      	str	r0, [r4, #4]
  conf->conf = getFlashCacheConf();
 80078d4:	f7ff ffd8 	bl	8007888 <getFlashCacheConf>
 80078d8:	60a0      	str	r0, [r4, #8]
  conf->devid = port_hal_get_dev_id();
 80078da:	f7f9 fe0f 	bl	80014fc <HAL_GetDEVID>
 80078de:	60e0      	str	r0, [r4, #12]
  conf->revid = port_hal_get_rev_id();
 80078e0:	f7f9 fe06 	bl	80014f0 <HAL_GetREVID>
 80078e4:	6120      	str	r0, [r4, #16]
}
 80078e6:	bd10      	pop	{r4, pc}

080078e8 <systemSettingLog>:

void systemSettingLog(void)
{
 80078e8:	b510      	push	{r4, lr}
 80078ea:	b086      	sub	sp, #24
  LC_PRINT("Compiled with GHS-ARM Compiler %d\r\n", __GHS_VERSION_NUMBER);
#elif defined(_IS_HTC_COMPILER) && _IS_HTC_COMPILER
  LC_PRINT("Compiled with HIGHTEC Clang %d.%d.%d\r\n", __clang_major__, __clang_minor__,
      __clang_patchlevel__);
#elif defined(_IS_GCC_COMPILER) && _IS_GCC_COMPILER
  LC_PRINT("Compiled with GCC %d.%d.%d\r\n", __GNUC__, __GNUC_MINOR__,
 80078ec:	2301      	movs	r3, #1
 80078ee:	210d      	movs	r1, #13
 80078f0:	2203      	movs	r2, #3
 80078f2:	482b      	ldr	r0, [pc, #172]	@ (80079a0 <systemSettingLog+0xb8>)
 80078f4:	f7ff ff50 	bl	8007798 <lc_print>
  if (!conf)
 80078f8:	a801      	add	r0, sp, #4
 80078fa:	f7ff ffe3 	bl	80078c4 <getSysConf.part.0>


  /* Display Device configuration */
  getSysConf(&sys_conf);

  LC_PRINT(DEVICE_FAMILY " device configuration...\r\n");
 80078fe:	4829      	ldr	r0, [pc, #164]	@ (80079a4 <systemSettingLog+0xbc>)
 8007900:	f7ff ff4a 	bl	8007798 <lc_print>

  LC_PRINT(" Device       : DevID:0x%04x (%s) RevID:0x%04x\r\n",
 8007904:	9904      	ldr	r1, [sp, #16]
 8007906:	b28b      	uxth	r3, r1
  switch (dev_id) {
 8007908:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800790c:	d043      	beq.n	8007996 <systemSettingLog+0xae>
 800790e:	f240 4283 	movw	r2, #1155	@ 0x483
 8007912:	4293      	cmp	r3, r2
 8007914:	d041      	beq.n	800799a <systemSettingLog+0xb2>
  default:    str = "UNKNOWN";
 8007916:	4824      	ldr	r0, [pc, #144]	@ (80079a8 <systemSettingLog+0xc0>)
 8007918:	f100 0245 	add.w	r2, r0, #69	@ 0x45
 800791c:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8007920:	bf08      	it	eq
 8007922:	4602      	moveq	r2, r0
  LC_PRINT(" Device       : DevID:0x%04x (%s) RevID:0x%04x\r\n",
 8007924:	9b05      	ldr	r3, [sp, #20]
 8007926:	4821      	ldr	r0, [pc, #132]	@ (80079ac <systemSettingLog+0xc4>)
 8007928:	f7ff ff36 	bl	8007798 <lc_print>
      (int)sys_conf.revid
  );

#if (__FPU_PRESENT == 1)
#if !defined(SR6X)
  LC_PRINT(" Core Arch.   : M%d - %s %s\r\n", __CORTEX_M, "FPU ", ((__FPU_USED) ? "used" : "not used!"));
 800792c:	4b20      	ldr	r3, [pc, #128]	@ (80079b0 <systemSettingLog+0xc8>)
 800792e:	2107      	movs	r1, #7
#else
  LC_PRINT(" HAL version  : 0x%08x\r\n", (int)port_hal_get_hal_version());
#endif


  LC_PRINT(" SYSCLK clock : %u MHz\r\n", (int)sys_conf.sclk/1000000);
 8007930:	4c20      	ldr	r4, [pc, #128]	@ (80079b4 <systemSettingLog+0xcc>)
  LC_PRINT(" Core Arch.   : M%d - %s %s\r\n", __CORTEX_M, "FPU ", ((__FPU_USED) ? "used" : "not used!"));
 8007932:	1d5a      	adds	r2, r3, #5
 8007934:	f103 000a 	add.w	r0, r3, #10
 8007938:	f7ff ff2e 	bl	8007798 <lc_print>
  LC_PRINT(" HAL version  : 0x%08x\r\n", (int)port_hal_get_hal_version());
 800793c:	f7f9 fdd4 	bl	80014e8 <HAL_GetHalVersion>
 8007940:	4601      	mov	r1, r0
 8007942:	481d      	ldr	r0, [pc, #116]	@ (80079b8 <systemSettingLog+0xd0>)
 8007944:	f7ff ff28 	bl	8007798 <lc_print>
  LC_PRINT(" SYSCLK clock : %u MHz\r\n", (int)sys_conf.sclk/1000000);
 8007948:	9901      	ldr	r1, [sp, #4]
 800794a:	481c      	ldr	r0, [pc, #112]	@ (80079bc <systemSettingLog+0xd4>)
 800794c:	fb91 f1f4 	sdiv	r1, r1, r4
 8007950:	f7ff ff22 	bl	8007798 <lc_print>
  LC_PRINT(" HCLK clock   : %u MHz\r\n", (int)sys_conf.hclk/1000000);
 8007954:	9902      	ldr	r1, [sp, #8]
 8007956:	481a      	ldr	r0, [pc, #104]	@ (80079c0 <systemSettingLog+0xd8>)
 8007958:	fb91 f1f4 	sdiv	r1, r1, r4
 800795c:	f7ff ff1c 	bl	8007798 <lc_print>
      bitToStr(ccr & SCB_CCR_IC_Msk),
      bitToStr(ccr & SCB_CCR_DC_Msk));
#endif

#if defined(STM32H7) || defined(STM32H7RS)
  uint32_t acr = FLASH->ACR;
 8007960:	4b18      	ldr	r3, [pc, #96]	@ (80079c4 <systemSettingLog+0xdc>)
  LC_PRINT(" FLASH conf.  : ACR=0x%08x - latency=%d\r\n",
 8007962:	4819      	ldr	r0, [pc, #100]	@ (80079c8 <systemSettingLog+0xe0>)
  uint32_t acr = FLASH->ACR;
 8007964:	6819      	ldr	r1, [r3, #0]
  LC_PRINT(" FLASH conf.  : ACR=0x%08x - latency=%d\r\n",
 8007966:	f001 020f 	and.w	r2, r1, #15
 800796a:	f7ff ff15 	bl	8007798 <lc_print>
      (int)acr,
      (int)((acr & FLASH_ACR_LATENCY_Msk) >> FLASH_ACR_LATENCY_Pos));
#if !defined(CORE_CM4)
  uint32_t ccr = SCB->CCR;
 800796e:	4b17      	ldr	r3, [pc, #92]	@ (80079cc <systemSettingLog+0xe4>)
    return "True";
 8007970:	4817      	ldr	r0, [pc, #92]	@ (80079d0 <systemSettingLog+0xe8>)
  uint32_t ccr = SCB->CCR;
 8007972:	695b      	ldr	r3, [r3, #20]
    return "True";
 8007974:	1f42      	subs	r2, r0, #5
 8007976:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800797a:	bf0c      	ite	eq
 800797c:	4601      	moveq	r1, r0
 800797e:	4611      	movne	r1, r2
 8007980:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
  LC_PRINT(" CACHE conf.  : $I/$D=(%s,%s)\r\n",
 8007984:	bf08      	it	eq
 8007986:	4602      	moveq	r2, r0
 8007988:	f200 1011 	addw	r0, r0, #273	@ 0x111
  LC_PRINT(" CACHE conf.  : $I/$D=(%s,%s)\r\n",
      bitToStr(sys_conf.conf & MCONF_CORE_ICACHE),
      bitToStr(sys_conf.conf & MCONF_CORE_DCACHE));
#endif

}
 800798c:	b006      	add	sp, #24
 800798e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LC_PRINT(" CACHE conf.  : $I/$D=(%s,%s)\r\n",
 8007992:	f7ff bf01 	b.w	8007798 <lc_print>
  switch (dev_id) {
 8007996:	4a0f      	ldr	r2, [pc, #60]	@ (80079d4 <systemSettingLog+0xec>)
 8007998:	e7c4      	b.n	8007924 <systemSettingLog+0x3c>
  case 0x483: str = "STM32H7[2,3]x"; break;  /* LittleShark1M */
 800799a:	4a0f      	ldr	r2, [pc, #60]	@ (80079d8 <systemSettingLog+0xf0>)
 800799c:	e7c2      	b.n	8007924 <systemSettingLog+0x3c>
 800799e:	bf00      	nop
 80079a0:	0800c7c6 	.word	0x0800c7c6
 80079a4:	0800c7e3 	.word	0x0800c7e3
 80079a8:	0800c76e 	.word	0x0800c76e
 80079ac:	0800c803 	.word	0x0800c803
 80079b0:	0800c834 	.word	0x0800c834
 80079b4:	000f4240 	.word	0x000f4240
 80079b8:	0800c85c 	.word	0x0800c85c
 80079bc:	0800c875 	.word	0x0800c875
 80079c0:	0800c88e 	.word	0x0800c88e
 80079c4:	52002000 	.word	0x52002000
 80079c8:	0800c8a7 	.word	0x0800c8a7
 80079cc:	e000ed00 	.word	0xe000ed00
 80079d0:	0800c7c0 	.word	0x0800c7c0
 80079d4:	0800c799 	.word	0x0800c799
 80079d8:	0800c7a5 	.word	0x0800c7a5

080079dc <aiValidationInit>:
 * Exported/Public functions
 * -----------------------------------------------------------------------------
 */

int aiValidationInit(void)
{
 80079dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  LC_PRINT("\r\n#\r\n");
 80079de:	4c1f      	ldr	r4, [pc, #124]	@ (8007a5c <aiValidationInit+0x80>)
#else /* USE_SYSTICK_ONLY */
  struct dwtTime t;
  uint32_t st;

  port_dwt_init();
  port_dwt_reset();
 80079e0:	2500      	movs	r5, #0
 80079e2:	4e1f      	ldr	r6, [pc, #124]	@ (8007a60 <aiValidationInit+0x84>)
 80079e4:	f204 2019 	addw	r0, r4, #537	@ 0x219
 80079e8:	f7ff fed6 	bl	8007798 <lc_print>
  LC_PRINT("# %s %d.%d\r\n", _APP_NAME_ , _APP_VERSION_MAJOR_, _APP_VERSION_MINOR_);
 80079ec:	2301      	movs	r3, #1
 80079ee:	f204 211f 	addw	r1, r4, #543	@ 0x21f
 80079f2:	2207      	movs	r2, #7
 80079f4:	f204 202d 	addw	r0, r4, #557	@ 0x22d
 80079f8:	f7ff fece 	bl	8007798 <lc_print>
  LC_PRINT("#\r\n");
 80079fc:	f204 203a 	addw	r0, r4, #570	@ 0x23a
 8007a00:	f7ff feca 	bl	8007798 <lc_print>

  systemSettingLog();
 8007a04:	f7ff ff70 	bl	80078e8 <systemSettingLog>
  port_dwt_init();
 8007a08:	f000 f82e 	bl	8007a68 <port_dwt_init_imp>
  port_dwt_reset();
 8007a0c:	6075      	str	r5, [r6, #4]
  port_hal_delay(100);
 8007a0e:	2064      	movs	r0, #100	@ 0x64
 8007a10:	f7f9 fd58 	bl	80014c4 <HAL_Delay>
  st = port_dwt_get_cycles();
 8007a14:	6870      	ldr	r0, [r6, #4]
  dwtCyclesToTime(st/100, &t);
 8007a16:	2664      	movs	r6, #100	@ 0x64
 8007a18:	466a      	mov	r2, sp
 8007a1a:	4629      	mov	r1, r5
 8007a1c:	fbb0 f0f6 	udiv	r0, r0, r6
 8007a20:	f7ff fef4 	bl	800780c <dwtCyclesToTime>

#if USE_CORE_CLOCK_ONLY == 1
  LC_PRINT(" Timestamp    : DWT only (delay(1)=%d.%03d ms)\r\n",
           t.s * 100 + t.ms, t.us);
#else /* USE_CORE_CLOCK_ONLY == 1 */
  LC_PRINT(" Timestamp    : SysTick + DWT (delay(1)=%d.%03d ms)\r\n",
 8007a24:	9a03      	ldr	r2, [sp, #12]
 8007a26:	f204 203e 	addw	r0, r4, #574	@ 0x23e
 8007a2a:	e9dd 1301 	ldrd	r1, r3, [sp, #4]
 8007a2e:	fb06 3101 	mla	r1, r6, r1, r3
 8007a32:	f7ff feb1 	bl	8007798 <lc_print>
           t.s * 100 + t.ms, t.us);
  dwtCyclesToTime(UINT32_MAX, &t);
 8007a36:	466a      	mov	r2, sp
 8007a38:	2100      	movs	r1, #0
 8007a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a3e:	f7ff fee5 	bl	800780c <dwtCyclesToTime>
  cyclesCount.dwt_max = t.s * 1000 + t.ms;
 8007a42:	9a01      	ldr	r2, [sp, #4]
 8007a44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007a48:	9b02      	ldr	r3, [sp, #8]
 8007a4a:	fb01 3302 	mla	r3, r1, r2, r3
 8007a4e:	4a05      	ldr	r2, [pc, #20]	@ (8007a64 <aiValidationInit+0x88>)
 8007a50:	6013      	str	r3, [r2, #0]
#endif /* !USE_CORE_CLOCK_ONLY != 1 */
  port_dwt_init();
 8007a52:	f000 f809 	bl	8007a68 <port_dwt_init_imp>

  cyclesCounterInit();

  return 0;
}
 8007a56:	4628      	mov	r0, r5
 8007a58:	b004      	add	sp, #16
 8007a5a:	bd70      	pop	{r4, r5, r6, pc}
 8007a5c:	0800c8f1 	.word	0x0800c8f1
 8007a60:	e0001000 	.word	0xe0001000
 8007a64:	240292a0 	.word	0x240292a0

08007a68 <port_dwt_init_imp>:

#if defined(HAS_DWT_CTRL) && HAS_DWT_CTRL == 1

void port_dwt_init_imp()
{
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8007a68:	4a07      	ldr	r2, [pc, #28]	@ (8007a88 <port_dwt_init_imp+0x20>)
 8007a6a:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
 8007a6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a72:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
#ifdef STM32F7
  DWT->LAR = 0xC5ACCE55;
#endif
  DWT->CYCCNT = 0;
 8007a76:	2200      	movs	r2, #0
 8007a78:	4b04      	ldr	r3, [pc, #16]	@ (8007a8c <port_dwt_init_imp+0x24>)
 8007a7a:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	f042 0201 	orr.w	r2, r2, #1
 8007a82:	601a      	str	r2, [r3, #0]
}
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	e000ed00 	.word	0xe000ed00
 8007a8c:	e0001000 	.word	0xe0001000

08007a90 <MX_X_CUBE_AI_Init>:
ai_handle data_activations0[] = {pool0};

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8007a90:	b508      	push	{r3, lr}
    MX_UARTx_Init();
 8007a92:	f7f9 fc2f 	bl	80012f4 <MX_USART1_UART_Init>
    aiValidationInit();
    /* USER CODE BEGIN 5 */
    /* USER CODE END 5 */
}
 8007a96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    aiValidationInit();
 8007a9a:	f7ff bf9f 	b.w	80079dc <aiValidationInit>

08007a9e <_write_number>:

  return count;
}

static int _write_number(uint64_t number, struct specifier *specifier)
{
 8007a9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sign_neg = 0;
  char chr;

  buf[idx--] = 0;

  if (specifier->flags & FLAG_IS_SIGNED) {
 8007aa2:	6896      	ldr	r6, [r2, #8]
{
 8007aa4:	b091      	sub	sp, #68	@ 0x44
  buf[idx--] = 0;
 8007aa6:	2500      	movs	r5, #0
{
 8007aa8:	4614      	mov	r4, r2
  if (specifier->flags & FLAG_IS_SIGNED) {
 8007aaa:	f016 0304 	ands.w	r3, r6, #4
  buf[idx--] = 0;
 8007aae:	f88d 503f 	strb.w	r5, [sp, #63]	@ 0x3f
  if (specifier->flags & FLAG_IS_SIGNED) {
 8007ab2:	d02c      	beq.n	8007b0e <_write_number+0x70>
    if ((int64_t)number < 0) {
 8007ab4:	42a9      	cmp	r1, r5
 8007ab6:	da08      	bge.n	8007aca <_write_number+0x2c>
      number = -number;
      sign_neg = '-';
      specifier->width -= 1;
 8007ab8:	6813      	ldr	r3, [r2, #0]
      number = -number;
 8007aba:	4240      	negs	r0, r0
      sign_neg = '-';
 8007abc:	f04f 052d 	mov.w	r5, #45	@ 0x2d
      specifier->width -= 1;
 8007ac0:	f103 33ff 	add.w	r3, r3, #4294967295
      number = -number;
 8007ac4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
      specifier->width -= 1;
 8007ac8:	6013      	str	r3, [r2, #0]
 8007aca:	f016 0f08 	tst.w	r6, #8
 8007ace:	f10d 093f 	add.w	r9, sp, #63	@ 0x3f
  do {
    uint64_t t;
    if (specifier->flags & FLAG_HEX) {
      chr = number & 0x0F;
      t = number >> 4;
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8007ad2:	f04f 073e 	mov.w	r7, #62	@ 0x3e
    if (specifier->flags & FLAG_HEX) {
 8007ad6:	f006 0a10 	and.w	sl, r6, #16
 8007ada:	bf14      	ite	ne
 8007adc:	f04f 0841 	movne.w	r8, #65	@ 0x41
 8007ae0:	f04f 0861 	moveq.w	r8, #97	@ 0x61
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8007ae4:	f1a8 080a 	sub.w	r8, r8, #10
      chr = number & 0x0F;
 8007ae8:	fa5f fb80 	uxtb.w	fp, r0
    if (specifier->flags & FLAG_HEX) {
 8007aec:	f1ba 0f00 	cmp.w	sl, #0
 8007af0:	d04d      	beq.n	8007b8e <_write_number+0xf0>
      chr = number & 0x0F;
 8007af2:	f00b 0b0f 	and.w	fp, fp, #15
      t = number >> 4;
 8007af6:	0900      	lsrs	r0, r0, #4
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8007af8:	f1bb 0f09 	cmp.w	fp, #9
      t = number >> 4;
 8007afc:	ea40 7001 	orr.w	r0, r0, r1, lsl #28
 8007b00:	ea4f 1111 	mov.w	r1, r1, lsr #4
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8007b04:	d907      	bls.n	8007b16 <_write_number+0x78>
 8007b06:	44c3      	add	fp, r8
    } else {
      t = number / 10;
      chr = (number - t * 10) + '0';
 8007b08:	fa5f fb8b 	uxtb.w	fp, fp
 8007b0c:	e005      	b.n	8007b1a <_write_number+0x7c>
  char sign_neg = 0;
 8007b0e:	461d      	mov	r5, r3
 8007b10:	e7db      	b.n	8007aca <_write_number+0x2c>
    }
    number = t;
    buf[idx--] = chr;
 8007b12:	461f      	mov	r7, r3
 8007b14:	e7e8      	b.n	8007ae8 <_write_number+0x4a>
      chr = (chr >= 10) ? (chr + (specifier->flags & FLAG_CAPS ? 'A' : 'a') - 10) : (chr + '0');
 8007b16:	f10b 0b30 	add.w	fp, fp, #48	@ 0x30
    count++;
  } while (number);
 8007b1a:	ea50 0201 	orrs.w	r2, r0, r1
    buf[idx--] = chr;
 8007b1e:	f809 bd01 	strb.w	fp, [r9, #-1]!
 8007b22:	f107 33ff 	add.w	r3, r7, #4294967295
    count++;
 8007b26:	f1c7 0b3f 	rsb	fp, r7, #63	@ 0x3f
  } while (number);
 8007b2a:	d1f2      	bne.n	8007b12 <_write_number+0x74>

  if ((sign_neg) && (!(specifier->flags & FLAG_ZERO_EXTEND))) {
 8007b2c:	f006 0101 	and.w	r1, r6, #1
 8007b30:	b145      	cbz	r5, 8007b44 <_write_number+0xa6>
 8007b32:	b939      	cbnz	r1, 8007b44 <_write_number+0xa6>
    buf[idx--] = sign_neg;
 8007b34:	3340      	adds	r3, #64	@ 0x40
 8007b36:	222d      	movs	r2, #45	@ 0x2d
    count++;
 8007b38:	f1c7 0b40 	rsb	fp, r7, #64	@ 0x40
    buf[idx--] = sign_neg;
 8007b3c:	446b      	add	r3, sp
 8007b3e:	f803 2c40 	strb.w	r2, [r3, #-64]
 8007b42:	1ebb      	subs	r3, r7, #2
 8007b44:	2900      	cmp	r1, #0
  }

  while ((count < specifier->width) && (!(specifier->flags & FLAG_NEG_PAD))) {
 8007b46:	6822      	ldr	r2, [r4, #0]
 8007b48:	f006 0602 	and.w	r6, r6, #2
 8007b4c:	bf14      	ite	ne
 8007b4e:	2130      	movne	r1, #48	@ 0x30
 8007b50:	2120      	moveq	r1, #32
 8007b52:	455a      	cmp	r2, fp
 8007b54:	dd2c      	ble.n	8007bb0 <_write_number+0x112>
 8007b56:	b32e      	cbz	r6, 8007ba4 <_write_number+0x106>
    else
      buf[idx--] = ' ';
    count++;
  }

  if ((sign_neg) && (count < (specifier->width + 1))) {
 8007b58:	b36d      	cbz	r5, 8007bb6 <_write_number+0x118>
    buf[idx--] = sign_neg;
 8007b5a:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8007b5e:	212d      	movs	r1, #45	@ 0x2d
    count++;
 8007b60:	f10b 0b01 	add.w	fp, fp, #1
    buf[idx--] = sign_neg;
 8007b64:	446a      	add	r2, sp
 8007b66:	f802 1c40 	strb.w	r1, [r2, #-64]
  }

  idx++;


  for(int i = 0; i < count; i++) {
 8007b6a:	eb0d 0603 	add.w	r6, sp, r3
 8007b6e:	2500      	movs	r5, #0
 8007b70:	3501      	adds	r5, #1
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 8007b72:	68e3      	ldr	r3, [r4, #12]
 8007b74:	f816 1b01 	ldrb.w	r1, [r6], #1
 8007b78:	6920      	ldr	r0, [r4, #16]
 8007b7a:	4798      	blx	r3
  for(int i = 0; i < count; i++) {
 8007b7c:	455d      	cmp	r5, fp
 8007b7e:	d1f7      	bne.n	8007b70 <_write_number+0xd2>
  }

  if (specifier->flags & FLAG_NEG_PAD) {
 8007b80:	68a3      	ldr	r3, [r4, #8]
 8007b82:	079b      	lsls	r3, r3, #30
 8007b84:	d41f      	bmi.n	8007bc6 <_write_number+0x128>
      _WRITE_C(' ');
    }
  }

  return count;
}
 8007b86:	4658      	mov	r0, fp
 8007b88:	b011      	add	sp, #68	@ 0x44
 8007b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      t = number / 10;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	220a      	movs	r2, #10
      chr = (number - t * 10) + '0';
 8007b92:	f10b 0b30 	add.w	fp, fp, #48	@ 0x30
      t = number / 10;
 8007b96:	f7f8 fdb7 	bl	8000708 <__aeabi_uldivmod>
      chr = (number - t * 10) + '0';
 8007b9a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8007b9e:	ebab 0b43 	sub.w	fp, fp, r3, lsl #1
 8007ba2:	e7b1      	b.n	8007b08 <_write_number+0x6a>
      buf[idx--] = ' ';
 8007ba4:	f80d 1003 	strb.w	r1, [sp, r3]
    count++;
 8007ba8:	f10b 0b01 	add.w	fp, fp, #1
 8007bac:	3b01      	subs	r3, #1
 8007bae:	e7d0      	b.n	8007b52 <_write_number+0xb4>
  if ((sign_neg) && (count < (specifier->width + 1))) {
 8007bb0:	b10d      	cbz	r5, 8007bb6 <_write_number+0x118>
 8007bb2:	455a      	cmp	r2, fp
 8007bb4:	dad1      	bge.n	8007b5a <_write_number+0xbc>
  idx++;
 8007bb6:	3301      	adds	r3, #1
  for(int i = 0; i < count; i++) {
 8007bb8:	e7d7      	b.n	8007b6a <_write_number+0xcc>
      _WRITE_C(' ');
 8007bba:	f10b 0b01 	add.w	fp, fp, #1
 8007bbe:	68e3      	ldr	r3, [r4, #12]
 8007bc0:	2120      	movs	r1, #32
 8007bc2:	6920      	ldr	r0, [r4, #16]
 8007bc4:	4798      	blx	r3
    while (count < specifier->width) {
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	455b      	cmp	r3, fp
 8007bca:	dcf6      	bgt.n	8007bba <_write_number+0x11c>
 8007bcc:	e7db      	b.n	8007b86 <_write_number+0xe8>
	...

08007bd0 <vlc_print>:
{
  return *(*fmtP)++;
}

int vlc_print(void (*putc_fct)(void*, const char), void *user, const char* fmt, va_list vl)
{
 8007bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd4:	4606      	mov	r6, r0
 8007bd6:	460f      	mov	r7, r1
 8007bd8:	4691      	mov	r9, r2
 8007bda:	461c      	mov	r4, r3
  char c, t;
  int count = 0;
 8007bdc:	2500      	movs	r5, #0
{
 8007bde:	ed2d 8b02 	vpush	{d8}
 8007be2:	b099      	sub	sp, #100	@ 0x64
  return *(*fmtP)++;
 8007be4:	f819 1b01 	ldrb.w	r1, [r9], #1
  bool error = false;

  while (((c = _getChar(&fmt)) != 0) && (!error))
 8007be8:	b929      	cbnz	r1, 8007bf6 <vlc_print+0x26>
      putc_fct(user, c);
      count++;
    }
  }
  return count;
}
 8007bea:	4628      	mov	r0, r5
 8007bec:	b019      	add	sp, #100	@ 0x64
 8007bee:	ecbd 8b02 	vpop	{d8}
 8007bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (c == '\n')
 8007bf6:	290a      	cmp	r1, #10
 8007bf8:	d103      	bne.n	8007c02 <vlc_print+0x32>
      putc_fct(user, c);
 8007bfa:	4638      	mov	r0, r7
      count++;
 8007bfc:	3501      	adds	r5, #1
      putc_fct(user, c);
 8007bfe:	47b0      	blx	r6
      count++;
 8007c00:	e7f0      	b.n	8007be4 <vlc_print+0x14>
    else if (c == '%')
 8007c02:	2925      	cmp	r1, #37	@ 0x25
 8007c04:	d1f9      	bne.n	8007bfa <vlc_print+0x2a>
      struct specifier specifier = { 0, 0, 0, putc_fct, user };
 8007c06:	2300      	movs	r3, #0
 8007c08:	9707      	str	r7, [sp, #28]
 8007c0a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8007c0e:	e9cd 3605 	strd	r3, r6, [sp, #20]
            specifier.width = specifier.width * 10 + (c - '0');
 8007c12:	2000      	movs	r0, #0
 8007c14:	e008      	b.n	8007c28 <vlc_print+0x58>
          if (!specifier.width && !specifier.precision) {
 8007c16:	e9dd 1203 	ldrd	r1, r2, [sp, #12]
 8007c1a:	ea51 0c02 	orrs.w	ip, r1, r2
 8007c1e:	d111      	bne.n	8007c44 <vlc_print+0x74>
            specifier.flags |= FLAG_ZERO_EXTEND;
 8007c20:	9a05      	ldr	r2, [sp, #20]
 8007c22:	f042 0201 	orr.w	r2, r2, #1
 8007c26:	9205      	str	r2, [sp, #20]
  return *(*fmtP)++;
 8007c28:	f819 1b01 	ldrb.w	r1, [r9], #1
        if (!c)
 8007c2c:	2939      	cmp	r1, #57	@ 0x39
 8007c2e:	f200 81a3 	bhi.w	8007f78 <vlc_print+0x3a8>
 8007c32:	292c      	cmp	r1, #44	@ 0x2c
 8007c34:	f200 817d 	bhi.w	8007f32 <vlc_print+0x362>
 8007c38:	2900      	cmp	r1, #0
 8007c3a:	f000 81ab 	beq.w	8007f94 <vlc_print+0x3c4>
          switch(c)
 8007c3e:	2925      	cmp	r1, #37	@ 0x25
 8007c40:	d0db      	beq.n	8007bfa <vlc_print+0x2a>
 8007c42:	e1a7      	b.n	8007f94 <vlc_print+0x3c4>
          } else if (has_precision) {
 8007c44:	f04f 0c0a 	mov.w	ip, #10
 8007c48:	b120      	cbz	r0, 8007c54 <vlc_print+0x84>
            specifier.precision = specifier.precision * 10 + (c - '0');
 8007c4a:	fb0c f202 	mul.w	r2, ip, r2
 8007c4e:	9204      	str	r2, [sp, #16]
  for(int i = 0; i < count; i++) {
 8007c50:	2001      	movs	r0, #1
 8007c52:	e7e9      	b.n	8007c28 <vlc_print+0x58>
            specifier.width = specifier.width * 10 + (c - '0');
 8007c54:	fb0c f101 	mul.w	r1, ip, r1
            specifier.width = specifier.width * 10 + (c - '0');
 8007c58:	9103      	str	r1, [sp, #12]
 8007c5a:	e7da      	b.n	8007c12 <vlc_print+0x42>
          specifier.flags |= FLAG_NEG_PAD;
 8007c5c:	9a05      	ldr	r2, [sp, #20]
 8007c5e:	f042 0202 	orr.w	r2, r2, #2
 8007c62:	e7e0      	b.n	8007c26 <vlc_print+0x56>
            specifier.precision = specifier.precision * 10 + (c - '0');
 8007c64:	3930      	subs	r1, #48	@ 0x30
 8007c66:	220a      	movs	r2, #10
          if (has_precision) {
 8007c68:	b120      	cbz	r0, 8007c74 <vlc_print+0xa4>
            specifier.precision = specifier.precision * 10 + (c - '0');
 8007c6a:	9804      	ldr	r0, [sp, #16]
 8007c6c:	fb02 1100 	mla	r1, r2, r0, r1
 8007c70:	9104      	str	r1, [sp, #16]
 8007c72:	e7ed      	b.n	8007c50 <vlc_print+0x80>
            specifier.width = specifier.width * 10 + (c - '0');
 8007c74:	9803      	ldr	r0, [sp, #12]
 8007c76:	fb02 1100 	mla	r1, r2, r0, r1
 8007c7a:	e7ed      	b.n	8007c58 <vlc_print+0x88>
          long_type += 1;
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	e7d3      	b.n	8007c28 <vlc_print+0x58>
          switch(c)
 8007c80:	3963      	subs	r1, #99	@ 0x63
 8007c82:	2915      	cmp	r1, #21
 8007c84:	f200 8186 	bhi.w	8007f94 <vlc_print+0x3c4>
 8007c88:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007c8c:	00840020 	.word	0x00840020
 8007c90:	008d0184 	.word	0x008d0184
 8007c94:	01840184 	.word	0x01840184
 8007c98:	01840084 	.word	0x01840084
 8007c9c:	01840184 	.word	0x01840184
 8007ca0:	01840184 	.word	0x01840184
 8007ca4:	006e0184 	.word	0x006e0184
 8007ca8:	01840184 	.word	0x01840184
 8007cac:	01840023 	.word	0x01840023
 8007cb0:	01840016 	.word	0x01840016
 8007cb4:	00780184 	.word	0x00780184
                val = va_arg(vl, unsigned int);
 8007cb8:	46a0      	mov	r8, r4
 8007cba:	2100      	movs	r1, #0
 8007cbc:	f858 0b04 	ldr.w	r0, [r8], #4
            count += _write_number(val, &specifier);
 8007cc0:	aa03      	add	r2, sp, #12
 8007cc2:	4644      	mov	r4, r8
 8007cc4:	f7ff feeb 	bl	8007a9e <_write_number>
 8007cc8:	4405      	add	r5, r0
      if (error) {
 8007cca:	e78b      	b.n	8007be4 <vlc_print+0x14>
            putc_fct(user, t);
 8007ccc:	f814 1b04 	ldrb.w	r1, [r4], #4
 8007cd0:	e793      	b.n	8007bfa <vlc_print+0x2a>
            if (!str) str = "(null)";
 8007cd2:	4ab6      	ldr	r2, [pc, #728]	@ (8007fac <vlc_print+0x3dc>)
            str = va_arg(vl, char*);
 8007cd4:	f854 bb04 	ldr.w	fp, [r4], #4
            if (!str) str = "(null)";
 8007cd8:	f1bb 0f00 	cmp.w	fp, #0
 8007cdc:	bf08      	it	eq
 8007cde:	4693      	moveq	fp, r2
  int len = strlen(str);
 8007ce0:	4658      	mov	r0, fp
 8007ce2:	f7f8 fb4d 	bl	8000380 <strlen>
  if (specifier->precision) {
 8007ce6:	9a04      	ldr	r2, [sp, #16]
  int len = strlen(str);
 8007ce8:	4680      	mov	r8, r0
  if (specifier->precision) {
 8007cea:	b112      	cbz	r2, 8007cf2 <vlc_print+0x122>
    len = (len > specifier->precision)?specifier->precision:len;
 8007cec:	4290      	cmp	r0, r2
 8007cee:	bfa8      	it	ge
 8007cf0:	4690      	movge	r8, r2
  if (!(specifier->flags & FLAG_NEG_PAD)) {
 8007cf2:	9a05      	ldr	r2, [sp, #20]
 8007cf4:	f012 0302 	ands.w	r3, r2, #2
 8007cf8:	9300      	str	r3, [sp, #0]
 8007cfa:	d01d      	beq.n	8007d38 <vlc_print+0x168>
  int count = 0;
 8007cfc:	f04f 0a00 	mov.w	sl, #0
 8007d00:	465a      	mov	r2, fp
  for (int i = 0; i < len; i++) {
 8007d02:	eba2 010b 	sub.w	r1, r2, fp
 8007d06:	4588      	cmp	r8, r1
 8007d08:	dc19      	bgt.n	8007d3e <vlc_print+0x16e>
 8007d0a:	f1b8 0f00 	cmp.w	r8, #0
 8007d0e:	bfac      	ite	ge
 8007d10:	eb0a 0308 	addge.w	r3, sl, r8
 8007d14:	f10a 0300 	addlt.w	r3, sl, #0
  if (specifier->flags & FLAG_NEG_PAD) {
 8007d18:	9a00      	ldr	r2, [sp, #0]
 8007d1a:	469a      	mov	sl, r3
 8007d1c:	bb0a      	cbnz	r2, 8007d62 <vlc_print+0x192>
            count += _write_string(str, &specifier);
 8007d1e:	4455      	add	r5, sl
      if (error) {
 8007d20:	e760      	b.n	8007be4 <vlc_print+0x14>
      _WRITE_C(' ');
 8007d22:	f10a 0a01 	add.w	sl, sl, #1
 8007d26:	2120      	movs	r1, #32
 8007d28:	4638      	mov	r0, r7
 8007d2a:	47b0      	blx	r6
    for(int i = len; i < specifier->width; i++) {
 8007d2c:	eb0a 0208 	add.w	r2, sl, r8
 8007d30:	9903      	ldr	r1, [sp, #12]
 8007d32:	4291      	cmp	r1, r2
 8007d34:	dcf5      	bgt.n	8007d22 <vlc_print+0x152>
 8007d36:	e7e3      	b.n	8007d00 <vlc_print+0x130>
  int count = 0;
 8007d38:	f8dd a000 	ldr.w	sl, [sp]
 8007d3c:	e7f6      	b.n	8007d2c <vlc_print+0x15c>
    _WRITE_C(*str++);
 8007d3e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007d42:	4638      	mov	r0, r7
 8007d44:	9201      	str	r2, [sp, #4]
 8007d46:	47b0      	blx	r6
 8007d48:	9a01      	ldr	r2, [sp, #4]
  for (int i = 0; i < len; i++) {
 8007d4a:	e7da      	b.n	8007d02 <vlc_print+0x132>
      _WRITE_C(' ');
 8007d4c:	f10a 0a01 	add.w	sl, sl, #1
 8007d50:	2120      	movs	r1, #32
 8007d52:	4638      	mov	r0, r7
 8007d54:	47b0      	blx	r6
    for(int i = len; i < specifier->width; i++) {
 8007d56:	eb08 030a 	add.w	r3, r8, sl
 8007d5a:	9a03      	ldr	r2, [sp, #12]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	dcf5      	bgt.n	8007d4c <vlc_print+0x17c>
 8007d60:	e7dd      	b.n	8007d1e <vlc_print+0x14e>
 8007d62:	eba8 0803 	sub.w	r8, r8, r3
 8007d66:	e7f6      	b.n	8007d56 <vlc_print+0x186>
            specifier.flags |= FLAG_ZERO_EXTEND;
 8007d68:	9b05      	ldr	r3, [sp, #20]
 8007d6a:	f043 0301 	orr.w	r3, r3, #1
 8007d6e:	9305      	str	r3, [sp, #20]
            specifier.width = 8;
 8007d70:	2308      	movs	r3, #8
 8007d72:	9303      	str	r3, [sp, #12]
            specifier.flags |= FLAG_CAPS;
 8007d74:	9b05      	ldr	r3, [sp, #20]
 8007d76:	f043 0308 	orr.w	r3, r3, #8
 8007d7a:	9305      	str	r3, [sp, #20]
            specifier.flags |= FLAG_HEX;
 8007d7c:	9b05      	ldr	r3, [sp, #20]
            count += _write_number(val, &specifier);
 8007d7e:	aa03      	add	r2, sp, #12
 8007d80:	f854 0b04 	ldr.w	r0, [r4], #4
 8007d84:	2100      	movs	r1, #0
            specifier.flags |= FLAG_HEX;
 8007d86:	f043 0310 	orr.w	r3, r3, #16
 8007d8a:	9305      	str	r3, [sp, #20]
            count += _write_number(val, &specifier);
 8007d8c:	f7ff fe87 	bl	8007a9e <_write_number>
 8007d90:	4405      	add	r5, r0
      if (error) {
 8007d92:	e727      	b.n	8007be4 <vlc_print+0x14>
            specifier.flags |= FLAG_IS_SIGNED;
 8007d94:	9a05      	ldr	r2, [sp, #20]
                val = va_arg(vl, unsigned int);
 8007d96:	f104 0804 	add.w	r8, r4, #4
            specifier.flags |= FLAG_IS_SIGNED;
 8007d9a:	f042 0204 	orr.w	r2, r2, #4
 8007d9e:	9205      	str	r2, [sp, #20]
                val = va_arg(vl, signed int);
 8007da0:	6820      	ldr	r0, [r4, #0]
 8007da2:	17c1      	asrs	r1, r0, #31
 8007da4:	e78c      	b.n	8007cc0 <vlc_print+0xf0>
            dbl = va_arg(vl, double);
 8007da6:	3407      	adds	r4, #7
            if (specifier.precision == 0)
 8007da8:	9b04      	ldr	r3, [sp, #16]
            dbl = va_arg(vl, double);
 8007daa:	f024 0407 	bic.w	r4, r4, #7
 8007dae:	ecb4 8b02 	vldmia	r4!, {d8}
            if (specifier.precision == 0)
 8007db2:	b90b      	cbnz	r3, 8007db8 <vlc_print+0x1e8>
              specifier.precision = 6;
 8007db4:	2306      	movs	r3, #6
 8007db6:	9304      	str	r3, [sp, #16]
  double mul = 1.0;
 8007db8:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
  for (int i=0;i <specifier->precision; i++)
 8007dbc:	f8dd 8010 	ldr.w	r8, [sp, #16]
    mul *= 10;
 8007dc0:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
  for (int i=0;i <specifier->precision; i++)
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	4543      	cmp	r3, r8
 8007dc8:	db6c      	blt.n	8007ea4 <vlc_print+0x2d4>
  if (is_signed)
 8007dca:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8007dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dd2:	d56b      	bpl.n	8007eac <vlc_print+0x2dc>
    number = -number;
 8007dd4:	eeb1 5b48 	vneg.f64	d5, d8
  number += (half_ / mul);
 8007dd8:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
  int count = 0;
 8007ddc:	f04f 0a00 	mov.w	sl, #0
  uint32_t idx = sizeof(buf) - 1;
 8007de0:	f04f 0b3f 	mov.w	fp, #63	@ 0x3f
  number += (half_ / mul);
 8007de4:	ee84 6b07 	vdiv.f64	d6, d4, d7
 8007de8:	ee36 6b05 	vadd.f64	d6, d6, d5
  val = (uint64_t)(number * mul);
 8007dec:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007df0:	ec51 0b17 	vmov	r0, r1, d7
 8007df4:	f7f8 fcb8 	bl	8000768 <__aeabi_d2ulz>
    uint64_t t = val / 10;
 8007df8:	220a      	movs	r2, #10
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	e9cd 0100 	strd	r0, r1, [sp]
 8007e00:	f7f8 fc82 	bl	8000708 <__aeabi_uldivmod>
    chr = (val - t * 10) + '0';
 8007e04:	9b00      	ldr	r3, [sp, #0]
    buf[idx--] = chr;
 8007e06:	f10b 32ff 	add.w	r2, fp, #4294967295
    chr = (val - t * 10) + '0';
 8007e0a:	f103 0c30 	add.w	ip, r3, #48	@ 0x30
 8007e0e:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8007e12:	ebac 0c43 	sub.w	ip, ip, r3, lsl #1
    buf[idx--] = chr;
 8007e16:	f10b 0360 	add.w	r3, fp, #96	@ 0x60
 8007e1a:	446b      	add	r3, sp
 8007e1c:	f803 cc40 	strb.w	ip, [r3, #-64]
    count++;
 8007e20:	f10a 0301 	add.w	r3, sl, #1
    if (count == specifier->precision) {
 8007e24:	4598      	cmp	r8, r3
      buf[idx--] = '.';
 8007e26:	bf09      	itett	eq
 8007e28:	f102 0360 	addeq.w	r3, r2, #96	@ 0x60
    count++;
 8007e2c:	469a      	movne	sl, r3
      buf[idx--] = '.';
 8007e2e:	f1ab 0b02 	subeq.w	fp, fp, #2
      count++;
 8007e32:	f10a 0a02 	addeq.w	sl, sl, #2
      buf[idx--] = '.';
 8007e36:	bf05      	ittet	eq
 8007e38:	eb0d 0203 	addeq.w	r2, sp, r3
 8007e3c:	232e      	moveq	r3, #46	@ 0x2e
    buf[idx--] = chr;
 8007e3e:	4693      	movne	fp, r2
      buf[idx--] = '.';
 8007e40:	f802 3c40 	strbeq.w	r3, [r2, #-64]
  } while (val);
 8007e44:	9b00      	ldr	r3, [sp, #0]
 8007e46:	2b0a      	cmp	r3, #10
 8007e48:	9b01      	ldr	r3, [sp, #4]
 8007e4a:	f173 0300 	sbcs.w	r3, r3, #0
 8007e4e:	d2d3      	bcs.n	8007df8 <vlc_print+0x228>
 8007e50:	ab08      	add	r3, sp, #32
    buf[idx--] = '0';
 8007e52:	2130      	movs	r1, #48	@ 0x30
 8007e54:	eb03 020b 	add.w	r2, r3, fp
  } while (val);
 8007e58:	4653      	mov	r3, sl
  while (count < specifier->precision) {
 8007e5a:	4598      	cmp	r8, r3
 8007e5c:	dc29      	bgt.n	8007eb2 <vlc_print+0x2e2>
 8007e5e:	45d0      	cmp	r8, sl
 8007e60:	eba8 030a 	sub.w	r3, r8, sl
 8007e64:	ebaa 0208 	sub.w	r2, sl, r8
 8007e68:	bfb4      	ite	lt
 8007e6a:	2100      	movlt	r1, #0
 8007e6c:	2101      	movge	r1, #1
 8007e6e:	2900      	cmp	r1, #0
 8007e70:	bf04      	itt	eq
 8007e72:	2300      	moveq	r3, #0
 8007e74:	2200      	moveq	r2, #0
 8007e76:	4453      	add	r3, sl
  if (count == specifier->precision) {
 8007e78:	445a      	add	r2, fp
 8007e7a:	4543      	cmp	r3, r8
 8007e7c:	f108 0801 	add.w	r8, r8, #1
 8007e80:	d11b      	bne.n	8007eba <vlc_print+0x2ea>
    buf[idx--] = '.';
 8007e82:	f102 0360 	add.w	r3, r2, #96	@ 0x60
 8007e86:	212e      	movs	r1, #46	@ 0x2e
 8007e88:	3a01      	subs	r2, #1
 8007e8a:	446b      	add	r3, sp
 8007e8c:	f803 1c40 	strb.w	r1, [r3, #-64]
    buf[idx--] = '0';
 8007e90:	f102 0360 	add.w	r3, r2, #96	@ 0x60
 8007e94:	2130      	movs	r1, #48	@ 0x30
 8007e96:	3a01      	subs	r2, #1
 8007e98:	446b      	add	r3, sp
 8007e9a:	f803 1c40 	strb.w	r1, [r3, #-64]
    count++;
 8007e9e:	f108 0301 	add.w	r3, r8, #1
 8007ea2:	e00c      	b.n	8007ebe <vlc_print+0x2ee>
    mul *= 10;
 8007ea4:	ee27 7b06 	vmul.f64	d7, d7, d6
  for (int i=0;i <specifier->precision; i++)
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	e78c      	b.n	8007dc6 <vlc_print+0x1f6>
 8007eac:	eeb0 5b48 	vmov.f64	d5, d8
 8007eb0:	e792      	b.n	8007dd8 <vlc_print+0x208>
    count++;
 8007eb2:	3301      	adds	r3, #1
    buf[idx--] = '0';
 8007eb4:	f802 1901 	strb.w	r1, [r2], #-1
    count++;
 8007eb8:	e7cf      	b.n	8007e5a <vlc_print+0x28a>
  if (count == specifier->precision + 1)
 8007eba:	4543      	cmp	r3, r8
 8007ebc:	d0e8      	beq.n	8007e90 <vlc_print+0x2c0>
  if (is_signed) {
 8007ebe:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8007ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ec6:	d507      	bpl.n	8007ed8 <vlc_print+0x308>
    buf[idx--] = '-';
 8007ec8:	f102 0160 	add.w	r1, r2, #96	@ 0x60
 8007ecc:	202d      	movs	r0, #45	@ 0x2d
    count++;
 8007ece:	3301      	adds	r3, #1
    buf[idx--] = '-';
 8007ed0:	3a01      	subs	r2, #1
 8007ed2:	4469      	add	r1, sp
 8007ed4:	f801 0c40 	strb.w	r0, [r1, #-64]
    count++;
 8007ed8:	a808      	add	r0, sp, #32
  while (count < specifier->width) {
 8007eda:	9903      	ldr	r1, [sp, #12]
    buf[idx--] = ' ';
 8007edc:	f04f 0e20 	mov.w	lr, #32
 8007ee0:	eb00 0c02 	add.w	ip, r0, r2
  while (count < specifier->width) {
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	4288      	cmp	r0, r1
 8007ee8:	db18      	blt.n	8007f1c <vlc_print+0x34c>
 8007eea:	428b      	cmp	r3, r1
 8007eec:	eba1 0803 	sub.w	r8, r1, r3
  for(int i = 0; i < count; i++) {
 8007ef0:	f04f 0b00 	mov.w	fp, #0
 8007ef4:	bfcc      	ite	gt
 8007ef6:	2000      	movgt	r0, #0
 8007ef8:	2001      	movle	r0, #1
 8007efa:	2800      	cmp	r0, #0
 8007efc:	bf08      	it	eq
 8007efe:	f04f 0800 	moveq.w	r8, #0
 8007f02:	4498      	add	r8, r3
 8007f04:	eba3 0301 	sub.w	r3, r3, r1
 8007f08:	bf08      	it	eq
 8007f0a:	2300      	moveq	r3, #0
 8007f0c:	4413      	add	r3, r2
 8007f0e:	aa08      	add	r2, sp, #32
 8007f10:	eb02 0a03 	add.w	sl, r2, r3
 8007f14:	45d8      	cmp	r8, fp
 8007f16:	dc05      	bgt.n	8007f24 <vlc_print+0x354>
            count += _write_double(dbl, &specifier);
 8007f18:	4445      	add	r5, r8
      if (error) {
 8007f1a:	e663      	b.n	8007be4 <vlc_print+0x14>
    count++;
 8007f1c:	3001      	adds	r0, #1
    buf[idx--] = ' ';
 8007f1e:	f80c e901 	strb.w	lr, [ip], #-1
    count++;
 8007f22:	e7e0      	b.n	8007ee6 <vlc_print+0x316>
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 8007f24:	f81a 1f01 	ldrb.w	r1, [sl, #1]!
 8007f28:	4638      	mov	r0, r7
  for(int i = 0; i < count; i++) {
 8007f2a:	f10b 0b01 	add.w	fp, fp, #1
    specifier->putc_fct(specifier->user, (buf + idx)[i]);
 8007f2e:	47b0      	blx	r6
  for(int i = 0; i < count; i++) {
 8007f30:	e7f0      	b.n	8007f14 <vlc_print+0x344>
 8007f32:	f1a1 022d 	sub.w	r2, r1, #45	@ 0x2d
 8007f36:	2a0c      	cmp	r2, #12
 8007f38:	d82c      	bhi.n	8007f94 <vlc_print+0x3c4>
 8007f3a:	f20f 0c08 	addw	ip, pc, #8
 8007f3e:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
 8007f42:	bf00      	nop
 8007f44:	08007c5d 	.word	0x08007c5d
 8007f48:	08007c51 	.word	0x08007c51
 8007f4c:	08007f95 	.word	0x08007f95
 8007f50:	08007c17 	.word	0x08007c17
 8007f54:	08007c65 	.word	0x08007c65
 8007f58:	08007c65 	.word	0x08007c65
 8007f5c:	08007c65 	.word	0x08007c65
 8007f60:	08007c65 	.word	0x08007c65
 8007f64:	08007c65 	.word	0x08007c65
 8007f68:	08007c65 	.word	0x08007c65
 8007f6c:	08007c65 	.word	0x08007c65
 8007f70:	08007c65 	.word	0x08007c65
 8007f74:	08007c65 	.word	0x08007c65
 8007f78:	296c      	cmp	r1, #108	@ 0x6c
 8007f7a:	f43f ae7f 	beq.w	8007c7c <vlc_print+0xac>
          switch(c)
 8007f7e:	2978      	cmp	r1, #120	@ 0x78
 8007f80:	d808      	bhi.n	8007f94 <vlc_print+0x3c4>
 8007f82:	2962      	cmp	r1, #98	@ 0x62
 8007f84:	f63f ae7c 	bhi.w	8007c80 <vlc_print+0xb0>
 8007f88:	2946      	cmp	r1, #70	@ 0x46
 8007f8a:	f43f af0c 	beq.w	8007da6 <vlc_print+0x1d6>
 8007f8e:	2958      	cmp	r1, #88	@ 0x58
 8007f90:	f43f aef0 	beq.w	8007d74 <vlc_print+0x1a4>
        putc_fct(user, '<');
 8007f94:	213c      	movs	r1, #60	@ 0x3c
 8007f96:	4638      	mov	r0, r7
 8007f98:	47b0      	blx	r6
        putc_fct(user, '!');
 8007f9a:	2121      	movs	r1, #33	@ 0x21
 8007f9c:	4638      	mov	r0, r7
        va_arg(vl, signed long);
 8007f9e:	3404      	adds	r4, #4
        putc_fct(user, '!');
 8007fa0:	47b0      	blx	r6
        putc_fct(user, '>');
 8007fa2:	213e      	movs	r1, #62	@ 0x3e
 8007fa4:	4638      	mov	r0, r7
        count += 3;
 8007fa6:	3503      	adds	r5, #3
        putc_fct(user, '>');
 8007fa8:	47b0      	blx	r6
        error = false;
 8007faa:	e61b      	b.n	8007be4 <vlc_print+0x14>
 8007fac:	0800cf74 	.word	0x0800cf74

08007fb0 <__assert_func>:
 8007fb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fb2:	4614      	mov	r4, r2
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	4b09      	ldr	r3, [pc, #36]	@ (8007fdc <__assert_func+0x2c>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4605      	mov	r5, r0
 8007fbc:	68d8      	ldr	r0, [r3, #12]
 8007fbe:	b14c      	cbz	r4, 8007fd4 <__assert_func+0x24>
 8007fc0:	4b07      	ldr	r3, [pc, #28]	@ (8007fe0 <__assert_func+0x30>)
 8007fc2:	9100      	str	r1, [sp, #0]
 8007fc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fc8:	4906      	ldr	r1, [pc, #24]	@ (8007fe4 <__assert_func+0x34>)
 8007fca:	462b      	mov	r3, r5
 8007fcc:	f000 ffd0 	bl	8008f70 <fiprintf>
 8007fd0:	f001 fa1a 	bl	8009408 <abort>
 8007fd4:	4b04      	ldr	r3, [pc, #16]	@ (8007fe8 <__assert_func+0x38>)
 8007fd6:	461c      	mov	r4, r3
 8007fd8:	e7f3      	b.n	8007fc2 <__assert_func+0x12>
 8007fda:	bf00      	nop
 8007fdc:	24000024 	.word	0x24000024
 8007fe0:	0800cf7b 	.word	0x0800cf7b
 8007fe4:	0800cf88 	.word	0x0800cf88
 8007fe8:	0800cfb6 	.word	0x0800cfb6

08007fec <malloc>:
 8007fec:	4b02      	ldr	r3, [pc, #8]	@ (8007ff8 <malloc+0xc>)
 8007fee:	4601      	mov	r1, r0
 8007ff0:	6818      	ldr	r0, [r3, #0]
 8007ff2:	f000 b825 	b.w	8008040 <_malloc_r>
 8007ff6:	bf00      	nop
 8007ff8:	24000024 	.word	0x24000024

08007ffc <sbrk_aligned>:
 8007ffc:	b570      	push	{r4, r5, r6, lr}
 8007ffe:	4e0f      	ldr	r6, [pc, #60]	@ (800803c <sbrk_aligned+0x40>)
 8008000:	460c      	mov	r4, r1
 8008002:	6831      	ldr	r1, [r6, #0]
 8008004:	4605      	mov	r5, r0
 8008006:	b911      	cbnz	r1, 800800e <sbrk_aligned+0x12>
 8008008:	f001 f99a 	bl	8009340 <_sbrk_r>
 800800c:	6030      	str	r0, [r6, #0]
 800800e:	4621      	mov	r1, r4
 8008010:	4628      	mov	r0, r5
 8008012:	f001 f995 	bl	8009340 <_sbrk_r>
 8008016:	1c43      	adds	r3, r0, #1
 8008018:	d103      	bne.n	8008022 <sbrk_aligned+0x26>
 800801a:	f04f 34ff 	mov.w	r4, #4294967295
 800801e:	4620      	mov	r0, r4
 8008020:	bd70      	pop	{r4, r5, r6, pc}
 8008022:	1cc4      	adds	r4, r0, #3
 8008024:	f024 0403 	bic.w	r4, r4, #3
 8008028:	42a0      	cmp	r0, r4
 800802a:	d0f8      	beq.n	800801e <sbrk_aligned+0x22>
 800802c:	1a21      	subs	r1, r4, r0
 800802e:	4628      	mov	r0, r5
 8008030:	f001 f986 	bl	8009340 <_sbrk_r>
 8008034:	3001      	adds	r0, #1
 8008036:	d1f2      	bne.n	800801e <sbrk_aligned+0x22>
 8008038:	e7ef      	b.n	800801a <sbrk_aligned+0x1e>
 800803a:	bf00      	nop
 800803c:	240292c8 	.word	0x240292c8

08008040 <_malloc_r>:
 8008040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008044:	1ccd      	adds	r5, r1, #3
 8008046:	f025 0503 	bic.w	r5, r5, #3
 800804a:	3508      	adds	r5, #8
 800804c:	2d0c      	cmp	r5, #12
 800804e:	bf38      	it	cc
 8008050:	250c      	movcc	r5, #12
 8008052:	2d00      	cmp	r5, #0
 8008054:	4606      	mov	r6, r0
 8008056:	db01      	blt.n	800805c <_malloc_r+0x1c>
 8008058:	42a9      	cmp	r1, r5
 800805a:	d904      	bls.n	8008066 <_malloc_r+0x26>
 800805c:	230c      	movs	r3, #12
 800805e:	6033      	str	r3, [r6, #0]
 8008060:	2000      	movs	r0, #0
 8008062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008066:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800813c <_malloc_r+0xfc>
 800806a:	f000 f869 	bl	8008140 <__malloc_lock>
 800806e:	f8d8 3000 	ldr.w	r3, [r8]
 8008072:	461c      	mov	r4, r3
 8008074:	bb44      	cbnz	r4, 80080c8 <_malloc_r+0x88>
 8008076:	4629      	mov	r1, r5
 8008078:	4630      	mov	r0, r6
 800807a:	f7ff ffbf 	bl	8007ffc <sbrk_aligned>
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	4604      	mov	r4, r0
 8008082:	d158      	bne.n	8008136 <_malloc_r+0xf6>
 8008084:	f8d8 4000 	ldr.w	r4, [r8]
 8008088:	4627      	mov	r7, r4
 800808a:	2f00      	cmp	r7, #0
 800808c:	d143      	bne.n	8008116 <_malloc_r+0xd6>
 800808e:	2c00      	cmp	r4, #0
 8008090:	d04b      	beq.n	800812a <_malloc_r+0xea>
 8008092:	6823      	ldr	r3, [r4, #0]
 8008094:	4639      	mov	r1, r7
 8008096:	4630      	mov	r0, r6
 8008098:	eb04 0903 	add.w	r9, r4, r3
 800809c:	f001 f950 	bl	8009340 <_sbrk_r>
 80080a0:	4581      	cmp	r9, r0
 80080a2:	d142      	bne.n	800812a <_malloc_r+0xea>
 80080a4:	6821      	ldr	r1, [r4, #0]
 80080a6:	1a6d      	subs	r5, r5, r1
 80080a8:	4629      	mov	r1, r5
 80080aa:	4630      	mov	r0, r6
 80080ac:	f7ff ffa6 	bl	8007ffc <sbrk_aligned>
 80080b0:	3001      	adds	r0, #1
 80080b2:	d03a      	beq.n	800812a <_malloc_r+0xea>
 80080b4:	6823      	ldr	r3, [r4, #0]
 80080b6:	442b      	add	r3, r5
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	f8d8 3000 	ldr.w	r3, [r8]
 80080be:	685a      	ldr	r2, [r3, #4]
 80080c0:	bb62      	cbnz	r2, 800811c <_malloc_r+0xdc>
 80080c2:	f8c8 7000 	str.w	r7, [r8]
 80080c6:	e00f      	b.n	80080e8 <_malloc_r+0xa8>
 80080c8:	6822      	ldr	r2, [r4, #0]
 80080ca:	1b52      	subs	r2, r2, r5
 80080cc:	d420      	bmi.n	8008110 <_malloc_r+0xd0>
 80080ce:	2a0b      	cmp	r2, #11
 80080d0:	d917      	bls.n	8008102 <_malloc_r+0xc2>
 80080d2:	1961      	adds	r1, r4, r5
 80080d4:	42a3      	cmp	r3, r4
 80080d6:	6025      	str	r5, [r4, #0]
 80080d8:	bf18      	it	ne
 80080da:	6059      	strne	r1, [r3, #4]
 80080dc:	6863      	ldr	r3, [r4, #4]
 80080de:	bf08      	it	eq
 80080e0:	f8c8 1000 	streq.w	r1, [r8]
 80080e4:	5162      	str	r2, [r4, r5]
 80080e6:	604b      	str	r3, [r1, #4]
 80080e8:	4630      	mov	r0, r6
 80080ea:	f000 f82f 	bl	800814c <__malloc_unlock>
 80080ee:	f104 000b 	add.w	r0, r4, #11
 80080f2:	1d23      	adds	r3, r4, #4
 80080f4:	f020 0007 	bic.w	r0, r0, #7
 80080f8:	1ac2      	subs	r2, r0, r3
 80080fa:	bf1c      	itt	ne
 80080fc:	1a1b      	subne	r3, r3, r0
 80080fe:	50a3      	strne	r3, [r4, r2]
 8008100:	e7af      	b.n	8008062 <_malloc_r+0x22>
 8008102:	6862      	ldr	r2, [r4, #4]
 8008104:	42a3      	cmp	r3, r4
 8008106:	bf0c      	ite	eq
 8008108:	f8c8 2000 	streq.w	r2, [r8]
 800810c:	605a      	strne	r2, [r3, #4]
 800810e:	e7eb      	b.n	80080e8 <_malloc_r+0xa8>
 8008110:	4623      	mov	r3, r4
 8008112:	6864      	ldr	r4, [r4, #4]
 8008114:	e7ae      	b.n	8008074 <_malloc_r+0x34>
 8008116:	463c      	mov	r4, r7
 8008118:	687f      	ldr	r7, [r7, #4]
 800811a:	e7b6      	b.n	800808a <_malloc_r+0x4a>
 800811c:	461a      	mov	r2, r3
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	42a3      	cmp	r3, r4
 8008122:	d1fb      	bne.n	800811c <_malloc_r+0xdc>
 8008124:	2300      	movs	r3, #0
 8008126:	6053      	str	r3, [r2, #4]
 8008128:	e7de      	b.n	80080e8 <_malloc_r+0xa8>
 800812a:	230c      	movs	r3, #12
 800812c:	6033      	str	r3, [r6, #0]
 800812e:	4630      	mov	r0, r6
 8008130:	f000 f80c 	bl	800814c <__malloc_unlock>
 8008134:	e794      	b.n	8008060 <_malloc_r+0x20>
 8008136:	6005      	str	r5, [r0, #0]
 8008138:	e7d6      	b.n	80080e8 <_malloc_r+0xa8>
 800813a:	bf00      	nop
 800813c:	240292cc 	.word	0x240292cc

08008140 <__malloc_lock>:
 8008140:	4801      	ldr	r0, [pc, #4]	@ (8008148 <__malloc_lock+0x8>)
 8008142:	f001 b94a 	b.w	80093da <__retarget_lock_acquire_recursive>
 8008146:	bf00      	nop
 8008148:	24029410 	.word	0x24029410

0800814c <__malloc_unlock>:
 800814c:	4801      	ldr	r0, [pc, #4]	@ (8008154 <__malloc_unlock+0x8>)
 800814e:	f001 b945 	b.w	80093dc <__retarget_lock_release_recursive>
 8008152:	bf00      	nop
 8008154:	24029410 	.word	0x24029410

08008158 <_realloc_r>:
 8008158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800815c:	4607      	mov	r7, r0
 800815e:	4614      	mov	r4, r2
 8008160:	460d      	mov	r5, r1
 8008162:	b921      	cbnz	r1, 800816e <_realloc_r+0x16>
 8008164:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008168:	4611      	mov	r1, r2
 800816a:	f7ff bf69 	b.w	8008040 <_malloc_r>
 800816e:	b92a      	cbnz	r2, 800817c <_realloc_r+0x24>
 8008170:	f001 ff38 	bl	8009fe4 <_free_r>
 8008174:	4625      	mov	r5, r4
 8008176:	4628      	mov	r0, r5
 8008178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800817c:	f002 fc23 	bl	800a9c6 <_malloc_usable_size_r>
 8008180:	4284      	cmp	r4, r0
 8008182:	4606      	mov	r6, r0
 8008184:	d802      	bhi.n	800818c <_realloc_r+0x34>
 8008186:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800818a:	d8f4      	bhi.n	8008176 <_realloc_r+0x1e>
 800818c:	4621      	mov	r1, r4
 800818e:	4638      	mov	r0, r7
 8008190:	f7ff ff56 	bl	8008040 <_malloc_r>
 8008194:	4680      	mov	r8, r0
 8008196:	b908      	cbnz	r0, 800819c <_realloc_r+0x44>
 8008198:	4645      	mov	r5, r8
 800819a:	e7ec      	b.n	8008176 <_realloc_r+0x1e>
 800819c:	42b4      	cmp	r4, r6
 800819e:	4622      	mov	r2, r4
 80081a0:	4629      	mov	r1, r5
 80081a2:	bf28      	it	cs
 80081a4:	4632      	movcs	r2, r6
 80081a6:	f001 f91a 	bl	80093de <memcpy>
 80081aa:	4629      	mov	r1, r5
 80081ac:	4638      	mov	r0, r7
 80081ae:	f001 ff19 	bl	8009fe4 <_free_r>
 80081b2:	e7f1      	b.n	8008198 <_realloc_r+0x40>

080081b4 <__cvt>:
 80081b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081b6:	ed2d 8b02 	vpush	{d8}
 80081ba:	eeb0 8b40 	vmov.f64	d8, d0
 80081be:	b085      	sub	sp, #20
 80081c0:	4617      	mov	r7, r2
 80081c2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80081c4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80081c6:	ee18 2a90 	vmov	r2, s17
 80081ca:	f025 0520 	bic.w	r5, r5, #32
 80081ce:	2a00      	cmp	r2, #0
 80081d0:	bfb6      	itet	lt
 80081d2:	222d      	movlt	r2, #45	@ 0x2d
 80081d4:	2200      	movge	r2, #0
 80081d6:	eeb1 8b40 	vneglt.f64	d8, d0
 80081da:	2d46      	cmp	r5, #70	@ 0x46
 80081dc:	460c      	mov	r4, r1
 80081de:	701a      	strb	r2, [r3, #0]
 80081e0:	d004      	beq.n	80081ec <__cvt+0x38>
 80081e2:	2d45      	cmp	r5, #69	@ 0x45
 80081e4:	d100      	bne.n	80081e8 <__cvt+0x34>
 80081e6:	3401      	adds	r4, #1
 80081e8:	2102      	movs	r1, #2
 80081ea:	e000      	b.n	80081ee <__cvt+0x3a>
 80081ec:	2103      	movs	r1, #3
 80081ee:	ab03      	add	r3, sp, #12
 80081f0:	9301      	str	r3, [sp, #4]
 80081f2:	ab02      	add	r3, sp, #8
 80081f4:	9300      	str	r3, [sp, #0]
 80081f6:	4622      	mov	r2, r4
 80081f8:	4633      	mov	r3, r6
 80081fa:	eeb0 0b48 	vmov.f64	d0, d8
 80081fe:	f001 f993 	bl	8009528 <_dtoa_r>
 8008202:	2d47      	cmp	r5, #71	@ 0x47
 8008204:	d114      	bne.n	8008230 <__cvt+0x7c>
 8008206:	07fb      	lsls	r3, r7, #31
 8008208:	d50a      	bpl.n	8008220 <__cvt+0x6c>
 800820a:	1902      	adds	r2, r0, r4
 800820c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008214:	bf08      	it	eq
 8008216:	9203      	streq	r2, [sp, #12]
 8008218:	2130      	movs	r1, #48	@ 0x30
 800821a:	9b03      	ldr	r3, [sp, #12]
 800821c:	4293      	cmp	r3, r2
 800821e:	d319      	bcc.n	8008254 <__cvt+0xa0>
 8008220:	9b03      	ldr	r3, [sp, #12]
 8008222:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008224:	1a1b      	subs	r3, r3, r0
 8008226:	6013      	str	r3, [r2, #0]
 8008228:	b005      	add	sp, #20
 800822a:	ecbd 8b02 	vpop	{d8}
 800822e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008230:	2d46      	cmp	r5, #70	@ 0x46
 8008232:	eb00 0204 	add.w	r2, r0, r4
 8008236:	d1e9      	bne.n	800820c <__cvt+0x58>
 8008238:	7803      	ldrb	r3, [r0, #0]
 800823a:	2b30      	cmp	r3, #48	@ 0x30
 800823c:	d107      	bne.n	800824e <__cvt+0x9a>
 800823e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008246:	bf1c      	itt	ne
 8008248:	f1c4 0401 	rsbne	r4, r4, #1
 800824c:	6034      	strne	r4, [r6, #0]
 800824e:	6833      	ldr	r3, [r6, #0]
 8008250:	441a      	add	r2, r3
 8008252:	e7db      	b.n	800820c <__cvt+0x58>
 8008254:	1c5c      	adds	r4, r3, #1
 8008256:	9403      	str	r4, [sp, #12]
 8008258:	7019      	strb	r1, [r3, #0]
 800825a:	e7de      	b.n	800821a <__cvt+0x66>

0800825c <__exponent>:
 800825c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800825e:	2900      	cmp	r1, #0
 8008260:	bfba      	itte	lt
 8008262:	4249      	neglt	r1, r1
 8008264:	232d      	movlt	r3, #45	@ 0x2d
 8008266:	232b      	movge	r3, #43	@ 0x2b
 8008268:	2909      	cmp	r1, #9
 800826a:	7002      	strb	r2, [r0, #0]
 800826c:	7043      	strb	r3, [r0, #1]
 800826e:	dd29      	ble.n	80082c4 <__exponent+0x68>
 8008270:	f10d 0307 	add.w	r3, sp, #7
 8008274:	461d      	mov	r5, r3
 8008276:	270a      	movs	r7, #10
 8008278:	461a      	mov	r2, r3
 800827a:	fbb1 f6f7 	udiv	r6, r1, r7
 800827e:	fb07 1416 	mls	r4, r7, r6, r1
 8008282:	3430      	adds	r4, #48	@ 0x30
 8008284:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008288:	460c      	mov	r4, r1
 800828a:	2c63      	cmp	r4, #99	@ 0x63
 800828c:	f103 33ff 	add.w	r3, r3, #4294967295
 8008290:	4631      	mov	r1, r6
 8008292:	dcf1      	bgt.n	8008278 <__exponent+0x1c>
 8008294:	3130      	adds	r1, #48	@ 0x30
 8008296:	1e94      	subs	r4, r2, #2
 8008298:	f803 1c01 	strb.w	r1, [r3, #-1]
 800829c:	1c41      	adds	r1, r0, #1
 800829e:	4623      	mov	r3, r4
 80082a0:	42ab      	cmp	r3, r5
 80082a2:	d30a      	bcc.n	80082ba <__exponent+0x5e>
 80082a4:	f10d 0309 	add.w	r3, sp, #9
 80082a8:	1a9b      	subs	r3, r3, r2
 80082aa:	42ac      	cmp	r4, r5
 80082ac:	bf88      	it	hi
 80082ae:	2300      	movhi	r3, #0
 80082b0:	3302      	adds	r3, #2
 80082b2:	4403      	add	r3, r0
 80082b4:	1a18      	subs	r0, r3, r0
 80082b6:	b003      	add	sp, #12
 80082b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082ba:	f813 6b01 	ldrb.w	r6, [r3], #1
 80082be:	f801 6f01 	strb.w	r6, [r1, #1]!
 80082c2:	e7ed      	b.n	80082a0 <__exponent+0x44>
 80082c4:	2330      	movs	r3, #48	@ 0x30
 80082c6:	3130      	adds	r1, #48	@ 0x30
 80082c8:	7083      	strb	r3, [r0, #2]
 80082ca:	70c1      	strb	r1, [r0, #3]
 80082cc:	1d03      	adds	r3, r0, #4
 80082ce:	e7f1      	b.n	80082b4 <__exponent+0x58>

080082d0 <_printf_float>:
 80082d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d4:	b08d      	sub	sp, #52	@ 0x34
 80082d6:	460c      	mov	r4, r1
 80082d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80082dc:	4616      	mov	r6, r2
 80082de:	461f      	mov	r7, r3
 80082e0:	4605      	mov	r5, r0
 80082e2:	f000 ff97 	bl	8009214 <_localeconv_r>
 80082e6:	f8d0 b000 	ldr.w	fp, [r0]
 80082ea:	4658      	mov	r0, fp
 80082ec:	f7f8 f848 	bl	8000380 <strlen>
 80082f0:	2300      	movs	r3, #0
 80082f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80082f4:	f8d8 3000 	ldr.w	r3, [r8]
 80082f8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80082fc:	6822      	ldr	r2, [r4, #0]
 80082fe:	9005      	str	r0, [sp, #20]
 8008300:	3307      	adds	r3, #7
 8008302:	f023 0307 	bic.w	r3, r3, #7
 8008306:	f103 0108 	add.w	r1, r3, #8
 800830a:	f8c8 1000 	str.w	r1, [r8]
 800830e:	ed93 0b00 	vldr	d0, [r3]
 8008312:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8008570 <_printf_float+0x2a0>
 8008316:	eeb0 7bc0 	vabs.f64	d7, d0
 800831a:	eeb4 7b46 	vcmp.f64	d7, d6
 800831e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008322:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8008326:	dd24      	ble.n	8008372 <_printf_float+0xa2>
 8008328:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800832c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008330:	d502      	bpl.n	8008338 <_printf_float+0x68>
 8008332:	232d      	movs	r3, #45	@ 0x2d
 8008334:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008338:	498f      	ldr	r1, [pc, #572]	@ (8008578 <_printf_float+0x2a8>)
 800833a:	4b90      	ldr	r3, [pc, #576]	@ (800857c <_printf_float+0x2ac>)
 800833c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8008340:	bf8c      	ite	hi
 8008342:	4688      	movhi	r8, r1
 8008344:	4698      	movls	r8, r3
 8008346:	f022 0204 	bic.w	r2, r2, #4
 800834a:	2303      	movs	r3, #3
 800834c:	6123      	str	r3, [r4, #16]
 800834e:	6022      	str	r2, [r4, #0]
 8008350:	f04f 0a00 	mov.w	sl, #0
 8008354:	9700      	str	r7, [sp, #0]
 8008356:	4633      	mov	r3, r6
 8008358:	aa0b      	add	r2, sp, #44	@ 0x2c
 800835a:	4621      	mov	r1, r4
 800835c:	4628      	mov	r0, r5
 800835e:	f000 f9d1 	bl	8008704 <_printf_common>
 8008362:	3001      	adds	r0, #1
 8008364:	f040 8089 	bne.w	800847a <_printf_float+0x1aa>
 8008368:	f04f 30ff 	mov.w	r0, #4294967295
 800836c:	b00d      	add	sp, #52	@ 0x34
 800836e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008372:	eeb4 0b40 	vcmp.f64	d0, d0
 8008376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800837a:	d709      	bvc.n	8008390 <_printf_float+0xc0>
 800837c:	ee10 3a90 	vmov	r3, s1
 8008380:	2b00      	cmp	r3, #0
 8008382:	bfbc      	itt	lt
 8008384:	232d      	movlt	r3, #45	@ 0x2d
 8008386:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800838a:	497d      	ldr	r1, [pc, #500]	@ (8008580 <_printf_float+0x2b0>)
 800838c:	4b7d      	ldr	r3, [pc, #500]	@ (8008584 <_printf_float+0x2b4>)
 800838e:	e7d5      	b.n	800833c <_printf_float+0x6c>
 8008390:	6863      	ldr	r3, [r4, #4]
 8008392:	1c59      	adds	r1, r3, #1
 8008394:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8008398:	d139      	bne.n	800840e <_printf_float+0x13e>
 800839a:	2306      	movs	r3, #6
 800839c:	6063      	str	r3, [r4, #4]
 800839e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80083a2:	2300      	movs	r3, #0
 80083a4:	6022      	str	r2, [r4, #0]
 80083a6:	9303      	str	r3, [sp, #12]
 80083a8:	ab0a      	add	r3, sp, #40	@ 0x28
 80083aa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80083ae:	ab09      	add	r3, sp, #36	@ 0x24
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	6861      	ldr	r1, [r4, #4]
 80083b4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80083b8:	4628      	mov	r0, r5
 80083ba:	f7ff fefb 	bl	80081b4 <__cvt>
 80083be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80083c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083c4:	4680      	mov	r8, r0
 80083c6:	d129      	bne.n	800841c <_printf_float+0x14c>
 80083c8:	1cc8      	adds	r0, r1, #3
 80083ca:	db02      	blt.n	80083d2 <_printf_float+0x102>
 80083cc:	6863      	ldr	r3, [r4, #4]
 80083ce:	4299      	cmp	r1, r3
 80083d0:	dd41      	ble.n	8008456 <_printf_float+0x186>
 80083d2:	f1a9 0902 	sub.w	r9, r9, #2
 80083d6:	fa5f f989 	uxtb.w	r9, r9
 80083da:	3901      	subs	r1, #1
 80083dc:	464a      	mov	r2, r9
 80083de:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80083e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80083e4:	f7ff ff3a 	bl	800825c <__exponent>
 80083e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80083ea:	1813      	adds	r3, r2, r0
 80083ec:	2a01      	cmp	r2, #1
 80083ee:	4682      	mov	sl, r0
 80083f0:	6123      	str	r3, [r4, #16]
 80083f2:	dc02      	bgt.n	80083fa <_printf_float+0x12a>
 80083f4:	6822      	ldr	r2, [r4, #0]
 80083f6:	07d2      	lsls	r2, r2, #31
 80083f8:	d501      	bpl.n	80083fe <_printf_float+0x12e>
 80083fa:	3301      	adds	r3, #1
 80083fc:	6123      	str	r3, [r4, #16]
 80083fe:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008402:	2b00      	cmp	r3, #0
 8008404:	d0a6      	beq.n	8008354 <_printf_float+0x84>
 8008406:	232d      	movs	r3, #45	@ 0x2d
 8008408:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800840c:	e7a2      	b.n	8008354 <_printf_float+0x84>
 800840e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008412:	d1c4      	bne.n	800839e <_printf_float+0xce>
 8008414:	2b00      	cmp	r3, #0
 8008416:	d1c2      	bne.n	800839e <_printf_float+0xce>
 8008418:	2301      	movs	r3, #1
 800841a:	e7bf      	b.n	800839c <_printf_float+0xcc>
 800841c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8008420:	d9db      	bls.n	80083da <_printf_float+0x10a>
 8008422:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8008426:	d118      	bne.n	800845a <_printf_float+0x18a>
 8008428:	2900      	cmp	r1, #0
 800842a:	6863      	ldr	r3, [r4, #4]
 800842c:	dd0b      	ble.n	8008446 <_printf_float+0x176>
 800842e:	6121      	str	r1, [r4, #16]
 8008430:	b913      	cbnz	r3, 8008438 <_printf_float+0x168>
 8008432:	6822      	ldr	r2, [r4, #0]
 8008434:	07d0      	lsls	r0, r2, #31
 8008436:	d502      	bpl.n	800843e <_printf_float+0x16e>
 8008438:	3301      	adds	r3, #1
 800843a:	440b      	add	r3, r1
 800843c:	6123      	str	r3, [r4, #16]
 800843e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008440:	f04f 0a00 	mov.w	sl, #0
 8008444:	e7db      	b.n	80083fe <_printf_float+0x12e>
 8008446:	b913      	cbnz	r3, 800844e <_printf_float+0x17e>
 8008448:	6822      	ldr	r2, [r4, #0]
 800844a:	07d2      	lsls	r2, r2, #31
 800844c:	d501      	bpl.n	8008452 <_printf_float+0x182>
 800844e:	3302      	adds	r3, #2
 8008450:	e7f4      	b.n	800843c <_printf_float+0x16c>
 8008452:	2301      	movs	r3, #1
 8008454:	e7f2      	b.n	800843c <_printf_float+0x16c>
 8008456:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800845a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800845c:	4299      	cmp	r1, r3
 800845e:	db05      	blt.n	800846c <_printf_float+0x19c>
 8008460:	6823      	ldr	r3, [r4, #0]
 8008462:	6121      	str	r1, [r4, #16]
 8008464:	07d8      	lsls	r0, r3, #31
 8008466:	d5ea      	bpl.n	800843e <_printf_float+0x16e>
 8008468:	1c4b      	adds	r3, r1, #1
 800846a:	e7e7      	b.n	800843c <_printf_float+0x16c>
 800846c:	2900      	cmp	r1, #0
 800846e:	bfd4      	ite	le
 8008470:	f1c1 0202 	rsble	r2, r1, #2
 8008474:	2201      	movgt	r2, #1
 8008476:	4413      	add	r3, r2
 8008478:	e7e0      	b.n	800843c <_printf_float+0x16c>
 800847a:	6823      	ldr	r3, [r4, #0]
 800847c:	055a      	lsls	r2, r3, #21
 800847e:	d407      	bmi.n	8008490 <_printf_float+0x1c0>
 8008480:	6923      	ldr	r3, [r4, #16]
 8008482:	4642      	mov	r2, r8
 8008484:	4631      	mov	r1, r6
 8008486:	4628      	mov	r0, r5
 8008488:	47b8      	blx	r7
 800848a:	3001      	adds	r0, #1
 800848c:	d12a      	bne.n	80084e4 <_printf_float+0x214>
 800848e:	e76b      	b.n	8008368 <_printf_float+0x98>
 8008490:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8008494:	f240 80e0 	bls.w	8008658 <_printf_float+0x388>
 8008498:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800849c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80084a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084a4:	d133      	bne.n	800850e <_printf_float+0x23e>
 80084a6:	4a38      	ldr	r2, [pc, #224]	@ (8008588 <_printf_float+0x2b8>)
 80084a8:	2301      	movs	r3, #1
 80084aa:	4631      	mov	r1, r6
 80084ac:	4628      	mov	r0, r5
 80084ae:	47b8      	blx	r7
 80084b0:	3001      	adds	r0, #1
 80084b2:	f43f af59 	beq.w	8008368 <_printf_float+0x98>
 80084b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80084ba:	4543      	cmp	r3, r8
 80084bc:	db02      	blt.n	80084c4 <_printf_float+0x1f4>
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	07d8      	lsls	r0, r3, #31
 80084c2:	d50f      	bpl.n	80084e4 <_printf_float+0x214>
 80084c4:	9b05      	ldr	r3, [sp, #20]
 80084c6:	465a      	mov	r2, fp
 80084c8:	4631      	mov	r1, r6
 80084ca:	4628      	mov	r0, r5
 80084cc:	47b8      	blx	r7
 80084ce:	3001      	adds	r0, #1
 80084d0:	f43f af4a 	beq.w	8008368 <_printf_float+0x98>
 80084d4:	f04f 0900 	mov.w	r9, #0
 80084d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80084dc:	f104 0a1a 	add.w	sl, r4, #26
 80084e0:	45c8      	cmp	r8, r9
 80084e2:	dc09      	bgt.n	80084f8 <_printf_float+0x228>
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	079b      	lsls	r3, r3, #30
 80084e8:	f100 8107 	bmi.w	80086fa <_printf_float+0x42a>
 80084ec:	68e0      	ldr	r0, [r4, #12]
 80084ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084f0:	4298      	cmp	r0, r3
 80084f2:	bfb8      	it	lt
 80084f4:	4618      	movlt	r0, r3
 80084f6:	e739      	b.n	800836c <_printf_float+0x9c>
 80084f8:	2301      	movs	r3, #1
 80084fa:	4652      	mov	r2, sl
 80084fc:	4631      	mov	r1, r6
 80084fe:	4628      	mov	r0, r5
 8008500:	47b8      	blx	r7
 8008502:	3001      	adds	r0, #1
 8008504:	f43f af30 	beq.w	8008368 <_printf_float+0x98>
 8008508:	f109 0901 	add.w	r9, r9, #1
 800850c:	e7e8      	b.n	80084e0 <_printf_float+0x210>
 800850e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008510:	2b00      	cmp	r3, #0
 8008512:	dc3b      	bgt.n	800858c <_printf_float+0x2bc>
 8008514:	4a1c      	ldr	r2, [pc, #112]	@ (8008588 <_printf_float+0x2b8>)
 8008516:	2301      	movs	r3, #1
 8008518:	4631      	mov	r1, r6
 800851a:	4628      	mov	r0, r5
 800851c:	47b8      	blx	r7
 800851e:	3001      	adds	r0, #1
 8008520:	f43f af22 	beq.w	8008368 <_printf_float+0x98>
 8008524:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008528:	ea59 0303 	orrs.w	r3, r9, r3
 800852c:	d102      	bne.n	8008534 <_printf_float+0x264>
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	07d9      	lsls	r1, r3, #31
 8008532:	d5d7      	bpl.n	80084e4 <_printf_float+0x214>
 8008534:	9b05      	ldr	r3, [sp, #20]
 8008536:	465a      	mov	r2, fp
 8008538:	4631      	mov	r1, r6
 800853a:	4628      	mov	r0, r5
 800853c:	47b8      	blx	r7
 800853e:	3001      	adds	r0, #1
 8008540:	f43f af12 	beq.w	8008368 <_printf_float+0x98>
 8008544:	f04f 0a00 	mov.w	sl, #0
 8008548:	f104 0b1a 	add.w	fp, r4, #26
 800854c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800854e:	425b      	negs	r3, r3
 8008550:	4553      	cmp	r3, sl
 8008552:	dc01      	bgt.n	8008558 <_printf_float+0x288>
 8008554:	464b      	mov	r3, r9
 8008556:	e794      	b.n	8008482 <_printf_float+0x1b2>
 8008558:	2301      	movs	r3, #1
 800855a:	465a      	mov	r2, fp
 800855c:	4631      	mov	r1, r6
 800855e:	4628      	mov	r0, r5
 8008560:	47b8      	blx	r7
 8008562:	3001      	adds	r0, #1
 8008564:	f43f af00 	beq.w	8008368 <_printf_float+0x98>
 8008568:	f10a 0a01 	add.w	sl, sl, #1
 800856c:	e7ee      	b.n	800854c <_printf_float+0x27c>
 800856e:	bf00      	nop
 8008570:	ffffffff 	.word	0xffffffff
 8008574:	7fefffff 	.word	0x7fefffff
 8008578:	0800cfbb 	.word	0x0800cfbb
 800857c:	0800cfb7 	.word	0x0800cfb7
 8008580:	0800cfc3 	.word	0x0800cfc3
 8008584:	0800cfbf 	.word	0x0800cfbf
 8008588:	0800cfc7 	.word	0x0800cfc7
 800858c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800858e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008592:	4553      	cmp	r3, sl
 8008594:	bfa8      	it	ge
 8008596:	4653      	movge	r3, sl
 8008598:	2b00      	cmp	r3, #0
 800859a:	4699      	mov	r9, r3
 800859c:	dc37      	bgt.n	800860e <_printf_float+0x33e>
 800859e:	2300      	movs	r3, #0
 80085a0:	9307      	str	r3, [sp, #28]
 80085a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80085a6:	f104 021a 	add.w	r2, r4, #26
 80085aa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80085ac:	9907      	ldr	r1, [sp, #28]
 80085ae:	9306      	str	r3, [sp, #24]
 80085b0:	eba3 0309 	sub.w	r3, r3, r9
 80085b4:	428b      	cmp	r3, r1
 80085b6:	dc31      	bgt.n	800861c <_printf_float+0x34c>
 80085b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ba:	459a      	cmp	sl, r3
 80085bc:	dc3b      	bgt.n	8008636 <_printf_float+0x366>
 80085be:	6823      	ldr	r3, [r4, #0]
 80085c0:	07da      	lsls	r2, r3, #31
 80085c2:	d438      	bmi.n	8008636 <_printf_float+0x366>
 80085c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085c6:	ebaa 0903 	sub.w	r9, sl, r3
 80085ca:	9b06      	ldr	r3, [sp, #24]
 80085cc:	ebaa 0303 	sub.w	r3, sl, r3
 80085d0:	4599      	cmp	r9, r3
 80085d2:	bfa8      	it	ge
 80085d4:	4699      	movge	r9, r3
 80085d6:	f1b9 0f00 	cmp.w	r9, #0
 80085da:	dc34      	bgt.n	8008646 <_printf_float+0x376>
 80085dc:	f04f 0800 	mov.w	r8, #0
 80085e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80085e4:	f104 0b1a 	add.w	fp, r4, #26
 80085e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ea:	ebaa 0303 	sub.w	r3, sl, r3
 80085ee:	eba3 0309 	sub.w	r3, r3, r9
 80085f2:	4543      	cmp	r3, r8
 80085f4:	f77f af76 	ble.w	80084e4 <_printf_float+0x214>
 80085f8:	2301      	movs	r3, #1
 80085fa:	465a      	mov	r2, fp
 80085fc:	4631      	mov	r1, r6
 80085fe:	4628      	mov	r0, r5
 8008600:	47b8      	blx	r7
 8008602:	3001      	adds	r0, #1
 8008604:	f43f aeb0 	beq.w	8008368 <_printf_float+0x98>
 8008608:	f108 0801 	add.w	r8, r8, #1
 800860c:	e7ec      	b.n	80085e8 <_printf_float+0x318>
 800860e:	4642      	mov	r2, r8
 8008610:	4631      	mov	r1, r6
 8008612:	4628      	mov	r0, r5
 8008614:	47b8      	blx	r7
 8008616:	3001      	adds	r0, #1
 8008618:	d1c1      	bne.n	800859e <_printf_float+0x2ce>
 800861a:	e6a5      	b.n	8008368 <_printf_float+0x98>
 800861c:	2301      	movs	r3, #1
 800861e:	4631      	mov	r1, r6
 8008620:	4628      	mov	r0, r5
 8008622:	9206      	str	r2, [sp, #24]
 8008624:	47b8      	blx	r7
 8008626:	3001      	adds	r0, #1
 8008628:	f43f ae9e 	beq.w	8008368 <_printf_float+0x98>
 800862c:	9b07      	ldr	r3, [sp, #28]
 800862e:	9a06      	ldr	r2, [sp, #24]
 8008630:	3301      	adds	r3, #1
 8008632:	9307      	str	r3, [sp, #28]
 8008634:	e7b9      	b.n	80085aa <_printf_float+0x2da>
 8008636:	9b05      	ldr	r3, [sp, #20]
 8008638:	465a      	mov	r2, fp
 800863a:	4631      	mov	r1, r6
 800863c:	4628      	mov	r0, r5
 800863e:	47b8      	blx	r7
 8008640:	3001      	adds	r0, #1
 8008642:	d1bf      	bne.n	80085c4 <_printf_float+0x2f4>
 8008644:	e690      	b.n	8008368 <_printf_float+0x98>
 8008646:	9a06      	ldr	r2, [sp, #24]
 8008648:	464b      	mov	r3, r9
 800864a:	4442      	add	r2, r8
 800864c:	4631      	mov	r1, r6
 800864e:	4628      	mov	r0, r5
 8008650:	47b8      	blx	r7
 8008652:	3001      	adds	r0, #1
 8008654:	d1c2      	bne.n	80085dc <_printf_float+0x30c>
 8008656:	e687      	b.n	8008368 <_printf_float+0x98>
 8008658:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800865c:	f1b9 0f01 	cmp.w	r9, #1
 8008660:	dc01      	bgt.n	8008666 <_printf_float+0x396>
 8008662:	07db      	lsls	r3, r3, #31
 8008664:	d536      	bpl.n	80086d4 <_printf_float+0x404>
 8008666:	2301      	movs	r3, #1
 8008668:	4642      	mov	r2, r8
 800866a:	4631      	mov	r1, r6
 800866c:	4628      	mov	r0, r5
 800866e:	47b8      	blx	r7
 8008670:	3001      	adds	r0, #1
 8008672:	f43f ae79 	beq.w	8008368 <_printf_float+0x98>
 8008676:	9b05      	ldr	r3, [sp, #20]
 8008678:	465a      	mov	r2, fp
 800867a:	4631      	mov	r1, r6
 800867c:	4628      	mov	r0, r5
 800867e:	47b8      	blx	r7
 8008680:	3001      	adds	r0, #1
 8008682:	f43f ae71 	beq.w	8008368 <_printf_float+0x98>
 8008686:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800868a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800868e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008692:	f109 39ff 	add.w	r9, r9, #4294967295
 8008696:	d018      	beq.n	80086ca <_printf_float+0x3fa>
 8008698:	464b      	mov	r3, r9
 800869a:	f108 0201 	add.w	r2, r8, #1
 800869e:	4631      	mov	r1, r6
 80086a0:	4628      	mov	r0, r5
 80086a2:	47b8      	blx	r7
 80086a4:	3001      	adds	r0, #1
 80086a6:	d10c      	bne.n	80086c2 <_printf_float+0x3f2>
 80086a8:	e65e      	b.n	8008368 <_printf_float+0x98>
 80086aa:	2301      	movs	r3, #1
 80086ac:	465a      	mov	r2, fp
 80086ae:	4631      	mov	r1, r6
 80086b0:	4628      	mov	r0, r5
 80086b2:	47b8      	blx	r7
 80086b4:	3001      	adds	r0, #1
 80086b6:	f43f ae57 	beq.w	8008368 <_printf_float+0x98>
 80086ba:	f108 0801 	add.w	r8, r8, #1
 80086be:	45c8      	cmp	r8, r9
 80086c0:	dbf3      	blt.n	80086aa <_printf_float+0x3da>
 80086c2:	4653      	mov	r3, sl
 80086c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80086c8:	e6dc      	b.n	8008484 <_printf_float+0x1b4>
 80086ca:	f04f 0800 	mov.w	r8, #0
 80086ce:	f104 0b1a 	add.w	fp, r4, #26
 80086d2:	e7f4      	b.n	80086be <_printf_float+0x3ee>
 80086d4:	2301      	movs	r3, #1
 80086d6:	4642      	mov	r2, r8
 80086d8:	e7e1      	b.n	800869e <_printf_float+0x3ce>
 80086da:	2301      	movs	r3, #1
 80086dc:	464a      	mov	r2, r9
 80086de:	4631      	mov	r1, r6
 80086e0:	4628      	mov	r0, r5
 80086e2:	47b8      	blx	r7
 80086e4:	3001      	adds	r0, #1
 80086e6:	f43f ae3f 	beq.w	8008368 <_printf_float+0x98>
 80086ea:	f108 0801 	add.w	r8, r8, #1
 80086ee:	68e3      	ldr	r3, [r4, #12]
 80086f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086f2:	1a5b      	subs	r3, r3, r1
 80086f4:	4543      	cmp	r3, r8
 80086f6:	dcf0      	bgt.n	80086da <_printf_float+0x40a>
 80086f8:	e6f8      	b.n	80084ec <_printf_float+0x21c>
 80086fa:	f04f 0800 	mov.w	r8, #0
 80086fe:	f104 0919 	add.w	r9, r4, #25
 8008702:	e7f4      	b.n	80086ee <_printf_float+0x41e>

08008704 <_printf_common>:
 8008704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008708:	4616      	mov	r6, r2
 800870a:	4698      	mov	r8, r3
 800870c:	688a      	ldr	r2, [r1, #8]
 800870e:	690b      	ldr	r3, [r1, #16]
 8008710:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008714:	4293      	cmp	r3, r2
 8008716:	bfb8      	it	lt
 8008718:	4613      	movlt	r3, r2
 800871a:	6033      	str	r3, [r6, #0]
 800871c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008720:	4607      	mov	r7, r0
 8008722:	460c      	mov	r4, r1
 8008724:	b10a      	cbz	r2, 800872a <_printf_common+0x26>
 8008726:	3301      	adds	r3, #1
 8008728:	6033      	str	r3, [r6, #0]
 800872a:	6823      	ldr	r3, [r4, #0]
 800872c:	0699      	lsls	r1, r3, #26
 800872e:	bf42      	ittt	mi
 8008730:	6833      	ldrmi	r3, [r6, #0]
 8008732:	3302      	addmi	r3, #2
 8008734:	6033      	strmi	r3, [r6, #0]
 8008736:	6825      	ldr	r5, [r4, #0]
 8008738:	f015 0506 	ands.w	r5, r5, #6
 800873c:	d106      	bne.n	800874c <_printf_common+0x48>
 800873e:	f104 0a19 	add.w	sl, r4, #25
 8008742:	68e3      	ldr	r3, [r4, #12]
 8008744:	6832      	ldr	r2, [r6, #0]
 8008746:	1a9b      	subs	r3, r3, r2
 8008748:	42ab      	cmp	r3, r5
 800874a:	dc26      	bgt.n	800879a <_printf_common+0x96>
 800874c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008750:	6822      	ldr	r2, [r4, #0]
 8008752:	3b00      	subs	r3, #0
 8008754:	bf18      	it	ne
 8008756:	2301      	movne	r3, #1
 8008758:	0692      	lsls	r2, r2, #26
 800875a:	d42b      	bmi.n	80087b4 <_printf_common+0xb0>
 800875c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008760:	4641      	mov	r1, r8
 8008762:	4638      	mov	r0, r7
 8008764:	47c8      	blx	r9
 8008766:	3001      	adds	r0, #1
 8008768:	d01e      	beq.n	80087a8 <_printf_common+0xa4>
 800876a:	6823      	ldr	r3, [r4, #0]
 800876c:	6922      	ldr	r2, [r4, #16]
 800876e:	f003 0306 	and.w	r3, r3, #6
 8008772:	2b04      	cmp	r3, #4
 8008774:	bf02      	ittt	eq
 8008776:	68e5      	ldreq	r5, [r4, #12]
 8008778:	6833      	ldreq	r3, [r6, #0]
 800877a:	1aed      	subeq	r5, r5, r3
 800877c:	68a3      	ldr	r3, [r4, #8]
 800877e:	bf0c      	ite	eq
 8008780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008784:	2500      	movne	r5, #0
 8008786:	4293      	cmp	r3, r2
 8008788:	bfc4      	itt	gt
 800878a:	1a9b      	subgt	r3, r3, r2
 800878c:	18ed      	addgt	r5, r5, r3
 800878e:	2600      	movs	r6, #0
 8008790:	341a      	adds	r4, #26
 8008792:	42b5      	cmp	r5, r6
 8008794:	d11a      	bne.n	80087cc <_printf_common+0xc8>
 8008796:	2000      	movs	r0, #0
 8008798:	e008      	b.n	80087ac <_printf_common+0xa8>
 800879a:	2301      	movs	r3, #1
 800879c:	4652      	mov	r2, sl
 800879e:	4641      	mov	r1, r8
 80087a0:	4638      	mov	r0, r7
 80087a2:	47c8      	blx	r9
 80087a4:	3001      	adds	r0, #1
 80087a6:	d103      	bne.n	80087b0 <_printf_common+0xac>
 80087a8:	f04f 30ff 	mov.w	r0, #4294967295
 80087ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087b0:	3501      	adds	r5, #1
 80087b2:	e7c6      	b.n	8008742 <_printf_common+0x3e>
 80087b4:	18e1      	adds	r1, r4, r3
 80087b6:	1c5a      	adds	r2, r3, #1
 80087b8:	2030      	movs	r0, #48	@ 0x30
 80087ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80087be:	4422      	add	r2, r4
 80087c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80087c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80087c8:	3302      	adds	r3, #2
 80087ca:	e7c7      	b.n	800875c <_printf_common+0x58>
 80087cc:	2301      	movs	r3, #1
 80087ce:	4622      	mov	r2, r4
 80087d0:	4641      	mov	r1, r8
 80087d2:	4638      	mov	r0, r7
 80087d4:	47c8      	blx	r9
 80087d6:	3001      	adds	r0, #1
 80087d8:	d0e6      	beq.n	80087a8 <_printf_common+0xa4>
 80087da:	3601      	adds	r6, #1
 80087dc:	e7d9      	b.n	8008792 <_printf_common+0x8e>
	...

080087e0 <_printf_i>:
 80087e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087e4:	7e0f      	ldrb	r7, [r1, #24]
 80087e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80087e8:	2f78      	cmp	r7, #120	@ 0x78
 80087ea:	4691      	mov	r9, r2
 80087ec:	4680      	mov	r8, r0
 80087ee:	460c      	mov	r4, r1
 80087f0:	469a      	mov	sl, r3
 80087f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80087f6:	d807      	bhi.n	8008808 <_printf_i+0x28>
 80087f8:	2f62      	cmp	r7, #98	@ 0x62
 80087fa:	d80a      	bhi.n	8008812 <_printf_i+0x32>
 80087fc:	2f00      	cmp	r7, #0
 80087fe:	f000 80d1 	beq.w	80089a4 <_printf_i+0x1c4>
 8008802:	2f58      	cmp	r7, #88	@ 0x58
 8008804:	f000 80b8 	beq.w	8008978 <_printf_i+0x198>
 8008808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800880c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008810:	e03a      	b.n	8008888 <_printf_i+0xa8>
 8008812:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008816:	2b15      	cmp	r3, #21
 8008818:	d8f6      	bhi.n	8008808 <_printf_i+0x28>
 800881a:	a101      	add	r1, pc, #4	@ (adr r1, 8008820 <_printf_i+0x40>)
 800881c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008820:	08008879 	.word	0x08008879
 8008824:	0800888d 	.word	0x0800888d
 8008828:	08008809 	.word	0x08008809
 800882c:	08008809 	.word	0x08008809
 8008830:	08008809 	.word	0x08008809
 8008834:	08008809 	.word	0x08008809
 8008838:	0800888d 	.word	0x0800888d
 800883c:	08008809 	.word	0x08008809
 8008840:	08008809 	.word	0x08008809
 8008844:	08008809 	.word	0x08008809
 8008848:	08008809 	.word	0x08008809
 800884c:	0800898b 	.word	0x0800898b
 8008850:	080088b7 	.word	0x080088b7
 8008854:	08008945 	.word	0x08008945
 8008858:	08008809 	.word	0x08008809
 800885c:	08008809 	.word	0x08008809
 8008860:	080089ad 	.word	0x080089ad
 8008864:	08008809 	.word	0x08008809
 8008868:	080088b7 	.word	0x080088b7
 800886c:	08008809 	.word	0x08008809
 8008870:	08008809 	.word	0x08008809
 8008874:	0800894d 	.word	0x0800894d
 8008878:	6833      	ldr	r3, [r6, #0]
 800887a:	1d1a      	adds	r2, r3, #4
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	6032      	str	r2, [r6, #0]
 8008880:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008884:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008888:	2301      	movs	r3, #1
 800888a:	e09c      	b.n	80089c6 <_printf_i+0x1e6>
 800888c:	6833      	ldr	r3, [r6, #0]
 800888e:	6820      	ldr	r0, [r4, #0]
 8008890:	1d19      	adds	r1, r3, #4
 8008892:	6031      	str	r1, [r6, #0]
 8008894:	0606      	lsls	r6, r0, #24
 8008896:	d501      	bpl.n	800889c <_printf_i+0xbc>
 8008898:	681d      	ldr	r5, [r3, #0]
 800889a:	e003      	b.n	80088a4 <_printf_i+0xc4>
 800889c:	0645      	lsls	r5, r0, #25
 800889e:	d5fb      	bpl.n	8008898 <_printf_i+0xb8>
 80088a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80088a4:	2d00      	cmp	r5, #0
 80088a6:	da03      	bge.n	80088b0 <_printf_i+0xd0>
 80088a8:	232d      	movs	r3, #45	@ 0x2d
 80088aa:	426d      	negs	r5, r5
 80088ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088b0:	4858      	ldr	r0, [pc, #352]	@ (8008a14 <_printf_i+0x234>)
 80088b2:	230a      	movs	r3, #10
 80088b4:	e011      	b.n	80088da <_printf_i+0xfa>
 80088b6:	6821      	ldr	r1, [r4, #0]
 80088b8:	6833      	ldr	r3, [r6, #0]
 80088ba:	0608      	lsls	r0, r1, #24
 80088bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80088c0:	d402      	bmi.n	80088c8 <_printf_i+0xe8>
 80088c2:	0649      	lsls	r1, r1, #25
 80088c4:	bf48      	it	mi
 80088c6:	b2ad      	uxthmi	r5, r5
 80088c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80088ca:	4852      	ldr	r0, [pc, #328]	@ (8008a14 <_printf_i+0x234>)
 80088cc:	6033      	str	r3, [r6, #0]
 80088ce:	bf14      	ite	ne
 80088d0:	230a      	movne	r3, #10
 80088d2:	2308      	moveq	r3, #8
 80088d4:	2100      	movs	r1, #0
 80088d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80088da:	6866      	ldr	r6, [r4, #4]
 80088dc:	60a6      	str	r6, [r4, #8]
 80088de:	2e00      	cmp	r6, #0
 80088e0:	db05      	blt.n	80088ee <_printf_i+0x10e>
 80088e2:	6821      	ldr	r1, [r4, #0]
 80088e4:	432e      	orrs	r6, r5
 80088e6:	f021 0104 	bic.w	r1, r1, #4
 80088ea:	6021      	str	r1, [r4, #0]
 80088ec:	d04b      	beq.n	8008986 <_printf_i+0x1a6>
 80088ee:	4616      	mov	r6, r2
 80088f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80088f4:	fb03 5711 	mls	r7, r3, r1, r5
 80088f8:	5dc7      	ldrb	r7, [r0, r7]
 80088fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088fe:	462f      	mov	r7, r5
 8008900:	42bb      	cmp	r3, r7
 8008902:	460d      	mov	r5, r1
 8008904:	d9f4      	bls.n	80088f0 <_printf_i+0x110>
 8008906:	2b08      	cmp	r3, #8
 8008908:	d10b      	bne.n	8008922 <_printf_i+0x142>
 800890a:	6823      	ldr	r3, [r4, #0]
 800890c:	07df      	lsls	r7, r3, #31
 800890e:	d508      	bpl.n	8008922 <_printf_i+0x142>
 8008910:	6923      	ldr	r3, [r4, #16]
 8008912:	6861      	ldr	r1, [r4, #4]
 8008914:	4299      	cmp	r1, r3
 8008916:	bfde      	ittt	le
 8008918:	2330      	movle	r3, #48	@ 0x30
 800891a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800891e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008922:	1b92      	subs	r2, r2, r6
 8008924:	6122      	str	r2, [r4, #16]
 8008926:	f8cd a000 	str.w	sl, [sp]
 800892a:	464b      	mov	r3, r9
 800892c:	aa03      	add	r2, sp, #12
 800892e:	4621      	mov	r1, r4
 8008930:	4640      	mov	r0, r8
 8008932:	f7ff fee7 	bl	8008704 <_printf_common>
 8008936:	3001      	adds	r0, #1
 8008938:	d14a      	bne.n	80089d0 <_printf_i+0x1f0>
 800893a:	f04f 30ff 	mov.w	r0, #4294967295
 800893e:	b004      	add	sp, #16
 8008940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	f043 0320 	orr.w	r3, r3, #32
 800894a:	6023      	str	r3, [r4, #0]
 800894c:	4832      	ldr	r0, [pc, #200]	@ (8008a18 <_printf_i+0x238>)
 800894e:	2778      	movs	r7, #120	@ 0x78
 8008950:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	6831      	ldr	r1, [r6, #0]
 8008958:	061f      	lsls	r7, r3, #24
 800895a:	f851 5b04 	ldr.w	r5, [r1], #4
 800895e:	d402      	bmi.n	8008966 <_printf_i+0x186>
 8008960:	065f      	lsls	r7, r3, #25
 8008962:	bf48      	it	mi
 8008964:	b2ad      	uxthmi	r5, r5
 8008966:	6031      	str	r1, [r6, #0]
 8008968:	07d9      	lsls	r1, r3, #31
 800896a:	bf44      	itt	mi
 800896c:	f043 0320 	orrmi.w	r3, r3, #32
 8008970:	6023      	strmi	r3, [r4, #0]
 8008972:	b11d      	cbz	r5, 800897c <_printf_i+0x19c>
 8008974:	2310      	movs	r3, #16
 8008976:	e7ad      	b.n	80088d4 <_printf_i+0xf4>
 8008978:	4826      	ldr	r0, [pc, #152]	@ (8008a14 <_printf_i+0x234>)
 800897a:	e7e9      	b.n	8008950 <_printf_i+0x170>
 800897c:	6823      	ldr	r3, [r4, #0]
 800897e:	f023 0320 	bic.w	r3, r3, #32
 8008982:	6023      	str	r3, [r4, #0]
 8008984:	e7f6      	b.n	8008974 <_printf_i+0x194>
 8008986:	4616      	mov	r6, r2
 8008988:	e7bd      	b.n	8008906 <_printf_i+0x126>
 800898a:	6833      	ldr	r3, [r6, #0]
 800898c:	6825      	ldr	r5, [r4, #0]
 800898e:	6961      	ldr	r1, [r4, #20]
 8008990:	1d18      	adds	r0, r3, #4
 8008992:	6030      	str	r0, [r6, #0]
 8008994:	062e      	lsls	r6, r5, #24
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	d501      	bpl.n	800899e <_printf_i+0x1be>
 800899a:	6019      	str	r1, [r3, #0]
 800899c:	e002      	b.n	80089a4 <_printf_i+0x1c4>
 800899e:	0668      	lsls	r0, r5, #25
 80089a0:	d5fb      	bpl.n	800899a <_printf_i+0x1ba>
 80089a2:	8019      	strh	r1, [r3, #0]
 80089a4:	2300      	movs	r3, #0
 80089a6:	6123      	str	r3, [r4, #16]
 80089a8:	4616      	mov	r6, r2
 80089aa:	e7bc      	b.n	8008926 <_printf_i+0x146>
 80089ac:	6833      	ldr	r3, [r6, #0]
 80089ae:	1d1a      	adds	r2, r3, #4
 80089b0:	6032      	str	r2, [r6, #0]
 80089b2:	681e      	ldr	r6, [r3, #0]
 80089b4:	6862      	ldr	r2, [r4, #4]
 80089b6:	2100      	movs	r1, #0
 80089b8:	4630      	mov	r0, r6
 80089ba:	f7f7 fc91 	bl	80002e0 <memchr>
 80089be:	b108      	cbz	r0, 80089c4 <_printf_i+0x1e4>
 80089c0:	1b80      	subs	r0, r0, r6
 80089c2:	6060      	str	r0, [r4, #4]
 80089c4:	6863      	ldr	r3, [r4, #4]
 80089c6:	6123      	str	r3, [r4, #16]
 80089c8:	2300      	movs	r3, #0
 80089ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089ce:	e7aa      	b.n	8008926 <_printf_i+0x146>
 80089d0:	6923      	ldr	r3, [r4, #16]
 80089d2:	4632      	mov	r2, r6
 80089d4:	4649      	mov	r1, r9
 80089d6:	4640      	mov	r0, r8
 80089d8:	47d0      	blx	sl
 80089da:	3001      	adds	r0, #1
 80089dc:	d0ad      	beq.n	800893a <_printf_i+0x15a>
 80089de:	6823      	ldr	r3, [r4, #0]
 80089e0:	079b      	lsls	r3, r3, #30
 80089e2:	d413      	bmi.n	8008a0c <_printf_i+0x22c>
 80089e4:	68e0      	ldr	r0, [r4, #12]
 80089e6:	9b03      	ldr	r3, [sp, #12]
 80089e8:	4298      	cmp	r0, r3
 80089ea:	bfb8      	it	lt
 80089ec:	4618      	movlt	r0, r3
 80089ee:	e7a6      	b.n	800893e <_printf_i+0x15e>
 80089f0:	2301      	movs	r3, #1
 80089f2:	4632      	mov	r2, r6
 80089f4:	4649      	mov	r1, r9
 80089f6:	4640      	mov	r0, r8
 80089f8:	47d0      	blx	sl
 80089fa:	3001      	adds	r0, #1
 80089fc:	d09d      	beq.n	800893a <_printf_i+0x15a>
 80089fe:	3501      	adds	r5, #1
 8008a00:	68e3      	ldr	r3, [r4, #12]
 8008a02:	9903      	ldr	r1, [sp, #12]
 8008a04:	1a5b      	subs	r3, r3, r1
 8008a06:	42ab      	cmp	r3, r5
 8008a08:	dcf2      	bgt.n	80089f0 <_printf_i+0x210>
 8008a0a:	e7eb      	b.n	80089e4 <_printf_i+0x204>
 8008a0c:	2500      	movs	r5, #0
 8008a0e:	f104 0619 	add.w	r6, r4, #25
 8008a12:	e7f5      	b.n	8008a00 <_printf_i+0x220>
 8008a14:	0800cfc9 	.word	0x0800cfc9
 8008a18:	0800cfda 	.word	0x0800cfda

08008a1c <_scanf_float>:
 8008a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a20:	b087      	sub	sp, #28
 8008a22:	4691      	mov	r9, r2
 8008a24:	9303      	str	r3, [sp, #12]
 8008a26:	688b      	ldr	r3, [r1, #8]
 8008a28:	1e5a      	subs	r2, r3, #1
 8008a2a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008a2e:	bf81      	itttt	hi
 8008a30:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008a34:	eb03 0b05 	addhi.w	fp, r3, r5
 8008a38:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008a3c:	608b      	strhi	r3, [r1, #8]
 8008a3e:	680b      	ldr	r3, [r1, #0]
 8008a40:	460a      	mov	r2, r1
 8008a42:	f04f 0500 	mov.w	r5, #0
 8008a46:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008a4a:	f842 3b1c 	str.w	r3, [r2], #28
 8008a4e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008a52:	4680      	mov	r8, r0
 8008a54:	460c      	mov	r4, r1
 8008a56:	bf98      	it	ls
 8008a58:	f04f 0b00 	movls.w	fp, #0
 8008a5c:	9201      	str	r2, [sp, #4]
 8008a5e:	4616      	mov	r6, r2
 8008a60:	46aa      	mov	sl, r5
 8008a62:	462f      	mov	r7, r5
 8008a64:	9502      	str	r5, [sp, #8]
 8008a66:	68a2      	ldr	r2, [r4, #8]
 8008a68:	b15a      	cbz	r2, 8008a82 <_scanf_float+0x66>
 8008a6a:	f8d9 3000 	ldr.w	r3, [r9]
 8008a6e:	781b      	ldrb	r3, [r3, #0]
 8008a70:	2b4e      	cmp	r3, #78	@ 0x4e
 8008a72:	d863      	bhi.n	8008b3c <_scanf_float+0x120>
 8008a74:	2b40      	cmp	r3, #64	@ 0x40
 8008a76:	d83b      	bhi.n	8008af0 <_scanf_float+0xd4>
 8008a78:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008a7c:	b2c8      	uxtb	r0, r1
 8008a7e:	280e      	cmp	r0, #14
 8008a80:	d939      	bls.n	8008af6 <_scanf_float+0xda>
 8008a82:	b11f      	cbz	r7, 8008a8c <_scanf_float+0x70>
 8008a84:	6823      	ldr	r3, [r4, #0]
 8008a86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a90:	f1ba 0f01 	cmp.w	sl, #1
 8008a94:	f200 8114 	bhi.w	8008cc0 <_scanf_float+0x2a4>
 8008a98:	9b01      	ldr	r3, [sp, #4]
 8008a9a:	429e      	cmp	r6, r3
 8008a9c:	f200 8105 	bhi.w	8008caa <_scanf_float+0x28e>
 8008aa0:	2001      	movs	r0, #1
 8008aa2:	b007      	add	sp, #28
 8008aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008aac:	2a0d      	cmp	r2, #13
 8008aae:	d8e8      	bhi.n	8008a82 <_scanf_float+0x66>
 8008ab0:	a101      	add	r1, pc, #4	@ (adr r1, 8008ab8 <_scanf_float+0x9c>)
 8008ab2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008ab6:	bf00      	nop
 8008ab8:	08008c01 	.word	0x08008c01
 8008abc:	08008a83 	.word	0x08008a83
 8008ac0:	08008a83 	.word	0x08008a83
 8008ac4:	08008a83 	.word	0x08008a83
 8008ac8:	08008c5d 	.word	0x08008c5d
 8008acc:	08008c37 	.word	0x08008c37
 8008ad0:	08008a83 	.word	0x08008a83
 8008ad4:	08008a83 	.word	0x08008a83
 8008ad8:	08008c0f 	.word	0x08008c0f
 8008adc:	08008a83 	.word	0x08008a83
 8008ae0:	08008a83 	.word	0x08008a83
 8008ae4:	08008a83 	.word	0x08008a83
 8008ae8:	08008a83 	.word	0x08008a83
 8008aec:	08008bcb 	.word	0x08008bcb
 8008af0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008af4:	e7da      	b.n	8008aac <_scanf_float+0x90>
 8008af6:	290e      	cmp	r1, #14
 8008af8:	d8c3      	bhi.n	8008a82 <_scanf_float+0x66>
 8008afa:	a001      	add	r0, pc, #4	@ (adr r0, 8008b00 <_scanf_float+0xe4>)
 8008afc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008b00:	08008bbb 	.word	0x08008bbb
 8008b04:	08008a83 	.word	0x08008a83
 8008b08:	08008bbb 	.word	0x08008bbb
 8008b0c:	08008c4b 	.word	0x08008c4b
 8008b10:	08008a83 	.word	0x08008a83
 8008b14:	08008b5d 	.word	0x08008b5d
 8008b18:	08008ba1 	.word	0x08008ba1
 8008b1c:	08008ba1 	.word	0x08008ba1
 8008b20:	08008ba1 	.word	0x08008ba1
 8008b24:	08008ba1 	.word	0x08008ba1
 8008b28:	08008ba1 	.word	0x08008ba1
 8008b2c:	08008ba1 	.word	0x08008ba1
 8008b30:	08008ba1 	.word	0x08008ba1
 8008b34:	08008ba1 	.word	0x08008ba1
 8008b38:	08008ba1 	.word	0x08008ba1
 8008b3c:	2b6e      	cmp	r3, #110	@ 0x6e
 8008b3e:	d809      	bhi.n	8008b54 <_scanf_float+0x138>
 8008b40:	2b60      	cmp	r3, #96	@ 0x60
 8008b42:	d8b1      	bhi.n	8008aa8 <_scanf_float+0x8c>
 8008b44:	2b54      	cmp	r3, #84	@ 0x54
 8008b46:	d07b      	beq.n	8008c40 <_scanf_float+0x224>
 8008b48:	2b59      	cmp	r3, #89	@ 0x59
 8008b4a:	d19a      	bne.n	8008a82 <_scanf_float+0x66>
 8008b4c:	2d07      	cmp	r5, #7
 8008b4e:	d198      	bne.n	8008a82 <_scanf_float+0x66>
 8008b50:	2508      	movs	r5, #8
 8008b52:	e02f      	b.n	8008bb4 <_scanf_float+0x198>
 8008b54:	2b74      	cmp	r3, #116	@ 0x74
 8008b56:	d073      	beq.n	8008c40 <_scanf_float+0x224>
 8008b58:	2b79      	cmp	r3, #121	@ 0x79
 8008b5a:	e7f6      	b.n	8008b4a <_scanf_float+0x12e>
 8008b5c:	6821      	ldr	r1, [r4, #0]
 8008b5e:	05c8      	lsls	r0, r1, #23
 8008b60:	d51e      	bpl.n	8008ba0 <_scanf_float+0x184>
 8008b62:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008b66:	6021      	str	r1, [r4, #0]
 8008b68:	3701      	adds	r7, #1
 8008b6a:	f1bb 0f00 	cmp.w	fp, #0
 8008b6e:	d003      	beq.n	8008b78 <_scanf_float+0x15c>
 8008b70:	3201      	adds	r2, #1
 8008b72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b76:	60a2      	str	r2, [r4, #8]
 8008b78:	68a3      	ldr	r3, [r4, #8]
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	60a3      	str	r3, [r4, #8]
 8008b7e:	6923      	ldr	r3, [r4, #16]
 8008b80:	3301      	adds	r3, #1
 8008b82:	6123      	str	r3, [r4, #16]
 8008b84:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f8c9 3004 	str.w	r3, [r9, #4]
 8008b90:	f340 8082 	ble.w	8008c98 <_scanf_float+0x27c>
 8008b94:	f8d9 3000 	ldr.w	r3, [r9]
 8008b98:	3301      	adds	r3, #1
 8008b9a:	f8c9 3000 	str.w	r3, [r9]
 8008b9e:	e762      	b.n	8008a66 <_scanf_float+0x4a>
 8008ba0:	eb1a 0105 	adds.w	r1, sl, r5
 8008ba4:	f47f af6d 	bne.w	8008a82 <_scanf_float+0x66>
 8008ba8:	6822      	ldr	r2, [r4, #0]
 8008baa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008bae:	6022      	str	r2, [r4, #0]
 8008bb0:	460d      	mov	r5, r1
 8008bb2:	468a      	mov	sl, r1
 8008bb4:	f806 3b01 	strb.w	r3, [r6], #1
 8008bb8:	e7de      	b.n	8008b78 <_scanf_float+0x15c>
 8008bba:	6822      	ldr	r2, [r4, #0]
 8008bbc:	0610      	lsls	r0, r2, #24
 8008bbe:	f57f af60 	bpl.w	8008a82 <_scanf_float+0x66>
 8008bc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008bc6:	6022      	str	r2, [r4, #0]
 8008bc8:	e7f4      	b.n	8008bb4 <_scanf_float+0x198>
 8008bca:	f1ba 0f00 	cmp.w	sl, #0
 8008bce:	d10c      	bne.n	8008bea <_scanf_float+0x1ce>
 8008bd0:	b977      	cbnz	r7, 8008bf0 <_scanf_float+0x1d4>
 8008bd2:	6822      	ldr	r2, [r4, #0]
 8008bd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008bd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008bdc:	d108      	bne.n	8008bf0 <_scanf_float+0x1d4>
 8008bde:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008be2:	6022      	str	r2, [r4, #0]
 8008be4:	f04f 0a01 	mov.w	sl, #1
 8008be8:	e7e4      	b.n	8008bb4 <_scanf_float+0x198>
 8008bea:	f1ba 0f02 	cmp.w	sl, #2
 8008bee:	d050      	beq.n	8008c92 <_scanf_float+0x276>
 8008bf0:	2d01      	cmp	r5, #1
 8008bf2:	d002      	beq.n	8008bfa <_scanf_float+0x1de>
 8008bf4:	2d04      	cmp	r5, #4
 8008bf6:	f47f af44 	bne.w	8008a82 <_scanf_float+0x66>
 8008bfa:	3501      	adds	r5, #1
 8008bfc:	b2ed      	uxtb	r5, r5
 8008bfe:	e7d9      	b.n	8008bb4 <_scanf_float+0x198>
 8008c00:	f1ba 0f01 	cmp.w	sl, #1
 8008c04:	f47f af3d 	bne.w	8008a82 <_scanf_float+0x66>
 8008c08:	f04f 0a02 	mov.w	sl, #2
 8008c0c:	e7d2      	b.n	8008bb4 <_scanf_float+0x198>
 8008c0e:	b975      	cbnz	r5, 8008c2e <_scanf_float+0x212>
 8008c10:	2f00      	cmp	r7, #0
 8008c12:	f47f af37 	bne.w	8008a84 <_scanf_float+0x68>
 8008c16:	6822      	ldr	r2, [r4, #0]
 8008c18:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008c1c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008c20:	f040 80fc 	bne.w	8008e1c <_scanf_float+0x400>
 8008c24:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008c28:	6022      	str	r2, [r4, #0]
 8008c2a:	2501      	movs	r5, #1
 8008c2c:	e7c2      	b.n	8008bb4 <_scanf_float+0x198>
 8008c2e:	2d03      	cmp	r5, #3
 8008c30:	d0e3      	beq.n	8008bfa <_scanf_float+0x1de>
 8008c32:	2d05      	cmp	r5, #5
 8008c34:	e7df      	b.n	8008bf6 <_scanf_float+0x1da>
 8008c36:	2d02      	cmp	r5, #2
 8008c38:	f47f af23 	bne.w	8008a82 <_scanf_float+0x66>
 8008c3c:	2503      	movs	r5, #3
 8008c3e:	e7b9      	b.n	8008bb4 <_scanf_float+0x198>
 8008c40:	2d06      	cmp	r5, #6
 8008c42:	f47f af1e 	bne.w	8008a82 <_scanf_float+0x66>
 8008c46:	2507      	movs	r5, #7
 8008c48:	e7b4      	b.n	8008bb4 <_scanf_float+0x198>
 8008c4a:	6822      	ldr	r2, [r4, #0]
 8008c4c:	0591      	lsls	r1, r2, #22
 8008c4e:	f57f af18 	bpl.w	8008a82 <_scanf_float+0x66>
 8008c52:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008c56:	6022      	str	r2, [r4, #0]
 8008c58:	9702      	str	r7, [sp, #8]
 8008c5a:	e7ab      	b.n	8008bb4 <_scanf_float+0x198>
 8008c5c:	6822      	ldr	r2, [r4, #0]
 8008c5e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008c62:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008c66:	d005      	beq.n	8008c74 <_scanf_float+0x258>
 8008c68:	0550      	lsls	r0, r2, #21
 8008c6a:	f57f af0a 	bpl.w	8008a82 <_scanf_float+0x66>
 8008c6e:	2f00      	cmp	r7, #0
 8008c70:	f000 80d4 	beq.w	8008e1c <_scanf_float+0x400>
 8008c74:	0591      	lsls	r1, r2, #22
 8008c76:	bf58      	it	pl
 8008c78:	9902      	ldrpl	r1, [sp, #8]
 8008c7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008c7e:	bf58      	it	pl
 8008c80:	1a79      	subpl	r1, r7, r1
 8008c82:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008c86:	bf58      	it	pl
 8008c88:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008c8c:	6022      	str	r2, [r4, #0]
 8008c8e:	2700      	movs	r7, #0
 8008c90:	e790      	b.n	8008bb4 <_scanf_float+0x198>
 8008c92:	f04f 0a03 	mov.w	sl, #3
 8008c96:	e78d      	b.n	8008bb4 <_scanf_float+0x198>
 8008c98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008c9c:	4649      	mov	r1, r9
 8008c9e:	4640      	mov	r0, r8
 8008ca0:	4798      	blx	r3
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	f43f aedf 	beq.w	8008a66 <_scanf_float+0x4a>
 8008ca8:	e6eb      	b.n	8008a82 <_scanf_float+0x66>
 8008caa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008cae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008cb2:	464a      	mov	r2, r9
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	4798      	blx	r3
 8008cb8:	6923      	ldr	r3, [r4, #16]
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	6123      	str	r3, [r4, #16]
 8008cbe:	e6eb      	b.n	8008a98 <_scanf_float+0x7c>
 8008cc0:	1e6b      	subs	r3, r5, #1
 8008cc2:	2b06      	cmp	r3, #6
 8008cc4:	d824      	bhi.n	8008d10 <_scanf_float+0x2f4>
 8008cc6:	2d02      	cmp	r5, #2
 8008cc8:	d836      	bhi.n	8008d38 <_scanf_float+0x31c>
 8008cca:	9b01      	ldr	r3, [sp, #4]
 8008ccc:	429e      	cmp	r6, r3
 8008cce:	f67f aee7 	bls.w	8008aa0 <_scanf_float+0x84>
 8008cd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008cd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008cda:	464a      	mov	r2, r9
 8008cdc:	4640      	mov	r0, r8
 8008cde:	4798      	blx	r3
 8008ce0:	6923      	ldr	r3, [r4, #16]
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	6123      	str	r3, [r4, #16]
 8008ce6:	e7f0      	b.n	8008cca <_scanf_float+0x2ae>
 8008ce8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008cec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008cf0:	464a      	mov	r2, r9
 8008cf2:	4640      	mov	r0, r8
 8008cf4:	4798      	blx	r3
 8008cf6:	6923      	ldr	r3, [r4, #16]
 8008cf8:	3b01      	subs	r3, #1
 8008cfa:	6123      	str	r3, [r4, #16]
 8008cfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d00:	fa5f fa8a 	uxtb.w	sl, sl
 8008d04:	f1ba 0f02 	cmp.w	sl, #2
 8008d08:	d1ee      	bne.n	8008ce8 <_scanf_float+0x2cc>
 8008d0a:	3d03      	subs	r5, #3
 8008d0c:	b2ed      	uxtb	r5, r5
 8008d0e:	1b76      	subs	r6, r6, r5
 8008d10:	6823      	ldr	r3, [r4, #0]
 8008d12:	05da      	lsls	r2, r3, #23
 8008d14:	d530      	bpl.n	8008d78 <_scanf_float+0x35c>
 8008d16:	055b      	lsls	r3, r3, #21
 8008d18:	d511      	bpl.n	8008d3e <_scanf_float+0x322>
 8008d1a:	9b01      	ldr	r3, [sp, #4]
 8008d1c:	429e      	cmp	r6, r3
 8008d1e:	f67f aebf 	bls.w	8008aa0 <_scanf_float+0x84>
 8008d22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008d2a:	464a      	mov	r2, r9
 8008d2c:	4640      	mov	r0, r8
 8008d2e:	4798      	blx	r3
 8008d30:	6923      	ldr	r3, [r4, #16]
 8008d32:	3b01      	subs	r3, #1
 8008d34:	6123      	str	r3, [r4, #16]
 8008d36:	e7f0      	b.n	8008d1a <_scanf_float+0x2fe>
 8008d38:	46aa      	mov	sl, r5
 8008d3a:	46b3      	mov	fp, r6
 8008d3c:	e7de      	b.n	8008cfc <_scanf_float+0x2e0>
 8008d3e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008d42:	6923      	ldr	r3, [r4, #16]
 8008d44:	2965      	cmp	r1, #101	@ 0x65
 8008d46:	f103 33ff 	add.w	r3, r3, #4294967295
 8008d4a:	f106 35ff 	add.w	r5, r6, #4294967295
 8008d4e:	6123      	str	r3, [r4, #16]
 8008d50:	d00c      	beq.n	8008d6c <_scanf_float+0x350>
 8008d52:	2945      	cmp	r1, #69	@ 0x45
 8008d54:	d00a      	beq.n	8008d6c <_scanf_float+0x350>
 8008d56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d5a:	464a      	mov	r2, r9
 8008d5c:	4640      	mov	r0, r8
 8008d5e:	4798      	blx	r3
 8008d60:	6923      	ldr	r3, [r4, #16]
 8008d62:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008d66:	3b01      	subs	r3, #1
 8008d68:	1eb5      	subs	r5, r6, #2
 8008d6a:	6123      	str	r3, [r4, #16]
 8008d6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d70:	464a      	mov	r2, r9
 8008d72:	4640      	mov	r0, r8
 8008d74:	4798      	blx	r3
 8008d76:	462e      	mov	r6, r5
 8008d78:	6822      	ldr	r2, [r4, #0]
 8008d7a:	f012 0210 	ands.w	r2, r2, #16
 8008d7e:	d001      	beq.n	8008d84 <_scanf_float+0x368>
 8008d80:	2000      	movs	r0, #0
 8008d82:	e68e      	b.n	8008aa2 <_scanf_float+0x86>
 8008d84:	7032      	strb	r2, [r6, #0]
 8008d86:	6823      	ldr	r3, [r4, #0]
 8008d88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008d8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d90:	d123      	bne.n	8008dda <_scanf_float+0x3be>
 8008d92:	9b02      	ldr	r3, [sp, #8]
 8008d94:	429f      	cmp	r7, r3
 8008d96:	d00a      	beq.n	8008dae <_scanf_float+0x392>
 8008d98:	1bda      	subs	r2, r3, r7
 8008d9a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008d9e:	429e      	cmp	r6, r3
 8008da0:	bf28      	it	cs
 8008da2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008da6:	491e      	ldr	r1, [pc, #120]	@ (8008e20 <_scanf_float+0x404>)
 8008da8:	4630      	mov	r0, r6
 8008daa:	f000 f947 	bl	800903c <siprintf>
 8008dae:	9901      	ldr	r1, [sp, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	4640      	mov	r0, r8
 8008db4:	f002 fbc6 	bl	800b544 <_strtod_r>
 8008db8:	9b03      	ldr	r3, [sp, #12]
 8008dba:	6821      	ldr	r1, [r4, #0]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f011 0f02 	tst.w	r1, #2
 8008dc2:	f103 0204 	add.w	r2, r3, #4
 8008dc6:	d015      	beq.n	8008df4 <_scanf_float+0x3d8>
 8008dc8:	9903      	ldr	r1, [sp, #12]
 8008dca:	600a      	str	r2, [r1, #0]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	ed83 0b00 	vstr	d0, [r3]
 8008dd2:	68e3      	ldr	r3, [r4, #12]
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	60e3      	str	r3, [r4, #12]
 8008dd8:	e7d2      	b.n	8008d80 <_scanf_float+0x364>
 8008dda:	9b04      	ldr	r3, [sp, #16]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d0e6      	beq.n	8008dae <_scanf_float+0x392>
 8008de0:	9905      	ldr	r1, [sp, #20]
 8008de2:	230a      	movs	r3, #10
 8008de4:	3101      	adds	r1, #1
 8008de6:	4640      	mov	r0, r8
 8008de8:	f002 fc2c 	bl	800b644 <_strtol_r>
 8008dec:	9b04      	ldr	r3, [sp, #16]
 8008dee:	9e05      	ldr	r6, [sp, #20]
 8008df0:	1ac2      	subs	r2, r0, r3
 8008df2:	e7d2      	b.n	8008d9a <_scanf_float+0x37e>
 8008df4:	f011 0f04 	tst.w	r1, #4
 8008df8:	9903      	ldr	r1, [sp, #12]
 8008dfa:	600a      	str	r2, [r1, #0]
 8008dfc:	d1e6      	bne.n	8008dcc <_scanf_float+0x3b0>
 8008dfe:	eeb4 0b40 	vcmp.f64	d0, d0
 8008e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e06:	681d      	ldr	r5, [r3, #0]
 8008e08:	d705      	bvc.n	8008e16 <_scanf_float+0x3fa>
 8008e0a:	4806      	ldr	r0, [pc, #24]	@ (8008e24 <_scanf_float+0x408>)
 8008e0c:	f000 faf6 	bl	80093fc <nanf>
 8008e10:	ed85 0a00 	vstr	s0, [r5]
 8008e14:	e7dd      	b.n	8008dd2 <_scanf_float+0x3b6>
 8008e16:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8008e1a:	e7f9      	b.n	8008e10 <_scanf_float+0x3f4>
 8008e1c:	2700      	movs	r7, #0
 8008e1e:	e635      	b.n	8008a8c <_scanf_float+0x70>
 8008e20:	0800cfeb 	.word	0x0800cfeb
 8008e24:	0800cfb6 	.word	0x0800cfb6

08008e28 <std>:
 8008e28:	2300      	movs	r3, #0
 8008e2a:	b510      	push	{r4, lr}
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	e9c0 3300 	strd	r3, r3, [r0]
 8008e32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e36:	6083      	str	r3, [r0, #8]
 8008e38:	8181      	strh	r1, [r0, #12]
 8008e3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008e3c:	81c2      	strh	r2, [r0, #14]
 8008e3e:	6183      	str	r3, [r0, #24]
 8008e40:	4619      	mov	r1, r3
 8008e42:	2208      	movs	r2, #8
 8008e44:	305c      	adds	r0, #92	@ 0x5c
 8008e46:	f000 f9b5 	bl	80091b4 <memset>
 8008e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e80 <std+0x58>)
 8008e4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008e84 <std+0x5c>)
 8008e50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008e52:	4b0d      	ldr	r3, [pc, #52]	@ (8008e88 <std+0x60>)
 8008e54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008e56:	4b0d      	ldr	r3, [pc, #52]	@ (8008e8c <std+0x64>)
 8008e58:	6323      	str	r3, [r4, #48]	@ 0x30
 8008e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e90 <std+0x68>)
 8008e5c:	6224      	str	r4, [r4, #32]
 8008e5e:	429c      	cmp	r4, r3
 8008e60:	d006      	beq.n	8008e70 <std+0x48>
 8008e62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008e66:	4294      	cmp	r4, r2
 8008e68:	d002      	beq.n	8008e70 <std+0x48>
 8008e6a:	33d0      	adds	r3, #208	@ 0xd0
 8008e6c:	429c      	cmp	r4, r3
 8008e6e:	d105      	bne.n	8008e7c <std+0x54>
 8008e70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e78:	f000 baae 	b.w	80093d8 <__retarget_lock_init_recursive>
 8008e7c:	bd10      	pop	{r4, pc}
 8008e7e:	bf00      	nop
 8008e80:	08009081 	.word	0x08009081
 8008e84:	080090a3 	.word	0x080090a3
 8008e88:	080090db 	.word	0x080090db
 8008e8c:	080090ff 	.word	0x080090ff
 8008e90:	240292d0 	.word	0x240292d0

08008e94 <stdio_exit_handler>:
 8008e94:	4a02      	ldr	r2, [pc, #8]	@ (8008ea0 <stdio_exit_handler+0xc>)
 8008e96:	4903      	ldr	r1, [pc, #12]	@ (8008ea4 <stdio_exit_handler+0x10>)
 8008e98:	4803      	ldr	r0, [pc, #12]	@ (8008ea8 <stdio_exit_handler+0x14>)
 8008e9a:	f000 b87b 	b.w	8008f94 <_fwalk_sglue>
 8008e9e:	bf00      	nop
 8008ea0:	24000018 	.word	0x24000018
 8008ea4:	0800bc85 	.word	0x0800bc85
 8008ea8:	24000028 	.word	0x24000028

08008eac <cleanup_stdio>:
 8008eac:	6841      	ldr	r1, [r0, #4]
 8008eae:	4b0c      	ldr	r3, [pc, #48]	@ (8008ee0 <cleanup_stdio+0x34>)
 8008eb0:	4299      	cmp	r1, r3
 8008eb2:	b510      	push	{r4, lr}
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	d001      	beq.n	8008ebc <cleanup_stdio+0x10>
 8008eb8:	f002 fee4 	bl	800bc84 <_fflush_r>
 8008ebc:	68a1      	ldr	r1, [r4, #8]
 8008ebe:	4b09      	ldr	r3, [pc, #36]	@ (8008ee4 <cleanup_stdio+0x38>)
 8008ec0:	4299      	cmp	r1, r3
 8008ec2:	d002      	beq.n	8008eca <cleanup_stdio+0x1e>
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	f002 fedd 	bl	800bc84 <_fflush_r>
 8008eca:	68e1      	ldr	r1, [r4, #12]
 8008ecc:	4b06      	ldr	r3, [pc, #24]	@ (8008ee8 <cleanup_stdio+0x3c>)
 8008ece:	4299      	cmp	r1, r3
 8008ed0:	d004      	beq.n	8008edc <cleanup_stdio+0x30>
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ed8:	f002 bed4 	b.w	800bc84 <_fflush_r>
 8008edc:	bd10      	pop	{r4, pc}
 8008ede:	bf00      	nop
 8008ee0:	240292d0 	.word	0x240292d0
 8008ee4:	24029338 	.word	0x24029338
 8008ee8:	240293a0 	.word	0x240293a0

08008eec <global_stdio_init.part.0>:
 8008eec:	b510      	push	{r4, lr}
 8008eee:	4b0b      	ldr	r3, [pc, #44]	@ (8008f1c <global_stdio_init.part.0+0x30>)
 8008ef0:	4c0b      	ldr	r4, [pc, #44]	@ (8008f20 <global_stdio_init.part.0+0x34>)
 8008ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8008f24 <global_stdio_init.part.0+0x38>)
 8008ef4:	601a      	str	r2, [r3, #0]
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	2200      	movs	r2, #0
 8008efa:	2104      	movs	r1, #4
 8008efc:	f7ff ff94 	bl	8008e28 <std>
 8008f00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008f04:	2201      	movs	r2, #1
 8008f06:	2109      	movs	r1, #9
 8008f08:	f7ff ff8e 	bl	8008e28 <std>
 8008f0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008f10:	2202      	movs	r2, #2
 8008f12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f16:	2112      	movs	r1, #18
 8008f18:	f7ff bf86 	b.w	8008e28 <std>
 8008f1c:	24029408 	.word	0x24029408
 8008f20:	240292d0 	.word	0x240292d0
 8008f24:	08008e95 	.word	0x08008e95

08008f28 <__sfp_lock_acquire>:
 8008f28:	4801      	ldr	r0, [pc, #4]	@ (8008f30 <__sfp_lock_acquire+0x8>)
 8008f2a:	f000 ba56 	b.w	80093da <__retarget_lock_acquire_recursive>
 8008f2e:	bf00      	nop
 8008f30:	24029411 	.word	0x24029411

08008f34 <__sfp_lock_release>:
 8008f34:	4801      	ldr	r0, [pc, #4]	@ (8008f3c <__sfp_lock_release+0x8>)
 8008f36:	f000 ba51 	b.w	80093dc <__retarget_lock_release_recursive>
 8008f3a:	bf00      	nop
 8008f3c:	24029411 	.word	0x24029411

08008f40 <__sinit>:
 8008f40:	b510      	push	{r4, lr}
 8008f42:	4604      	mov	r4, r0
 8008f44:	f7ff fff0 	bl	8008f28 <__sfp_lock_acquire>
 8008f48:	6a23      	ldr	r3, [r4, #32]
 8008f4a:	b11b      	cbz	r3, 8008f54 <__sinit+0x14>
 8008f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f50:	f7ff bff0 	b.w	8008f34 <__sfp_lock_release>
 8008f54:	4b04      	ldr	r3, [pc, #16]	@ (8008f68 <__sinit+0x28>)
 8008f56:	6223      	str	r3, [r4, #32]
 8008f58:	4b04      	ldr	r3, [pc, #16]	@ (8008f6c <__sinit+0x2c>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1f5      	bne.n	8008f4c <__sinit+0xc>
 8008f60:	f7ff ffc4 	bl	8008eec <global_stdio_init.part.0>
 8008f64:	e7f2      	b.n	8008f4c <__sinit+0xc>
 8008f66:	bf00      	nop
 8008f68:	08008ead 	.word	0x08008ead
 8008f6c:	24029408 	.word	0x24029408

08008f70 <fiprintf>:
 8008f70:	b40e      	push	{r1, r2, r3}
 8008f72:	b503      	push	{r0, r1, lr}
 8008f74:	4601      	mov	r1, r0
 8008f76:	ab03      	add	r3, sp, #12
 8008f78:	4805      	ldr	r0, [pc, #20]	@ (8008f90 <fiprintf+0x20>)
 8008f7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f7e:	6800      	ldr	r0, [r0, #0]
 8008f80:	9301      	str	r3, [sp, #4]
 8008f82:	f002 fce3 	bl	800b94c <_vfiprintf_r>
 8008f86:	b002      	add	sp, #8
 8008f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f8c:	b003      	add	sp, #12
 8008f8e:	4770      	bx	lr
 8008f90:	24000024 	.word	0x24000024

08008f94 <_fwalk_sglue>:
 8008f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f98:	4607      	mov	r7, r0
 8008f9a:	4688      	mov	r8, r1
 8008f9c:	4614      	mov	r4, r2
 8008f9e:	2600      	movs	r6, #0
 8008fa0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fa4:	f1b9 0901 	subs.w	r9, r9, #1
 8008fa8:	d505      	bpl.n	8008fb6 <_fwalk_sglue+0x22>
 8008faa:	6824      	ldr	r4, [r4, #0]
 8008fac:	2c00      	cmp	r4, #0
 8008fae:	d1f7      	bne.n	8008fa0 <_fwalk_sglue+0xc>
 8008fb0:	4630      	mov	r0, r6
 8008fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fb6:	89ab      	ldrh	r3, [r5, #12]
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d907      	bls.n	8008fcc <_fwalk_sglue+0x38>
 8008fbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	d003      	beq.n	8008fcc <_fwalk_sglue+0x38>
 8008fc4:	4629      	mov	r1, r5
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	47c0      	blx	r8
 8008fca:	4306      	orrs	r6, r0
 8008fcc:	3568      	adds	r5, #104	@ 0x68
 8008fce:	e7e9      	b.n	8008fa4 <_fwalk_sglue+0x10>

08008fd0 <sniprintf>:
 8008fd0:	b40c      	push	{r2, r3}
 8008fd2:	b530      	push	{r4, r5, lr}
 8008fd4:	4b18      	ldr	r3, [pc, #96]	@ (8009038 <sniprintf+0x68>)
 8008fd6:	1e0c      	subs	r4, r1, #0
 8008fd8:	681d      	ldr	r5, [r3, #0]
 8008fda:	b09d      	sub	sp, #116	@ 0x74
 8008fdc:	da08      	bge.n	8008ff0 <sniprintf+0x20>
 8008fde:	238b      	movs	r3, #139	@ 0x8b
 8008fe0:	602b      	str	r3, [r5, #0]
 8008fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe6:	b01d      	add	sp, #116	@ 0x74
 8008fe8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008fec:	b002      	add	sp, #8
 8008fee:	4770      	bx	lr
 8008ff0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008ff4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008ff8:	f04f 0300 	mov.w	r3, #0
 8008ffc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008ffe:	bf14      	ite	ne
 8009000:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009004:	4623      	moveq	r3, r4
 8009006:	9304      	str	r3, [sp, #16]
 8009008:	9307      	str	r3, [sp, #28]
 800900a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800900e:	9002      	str	r0, [sp, #8]
 8009010:	9006      	str	r0, [sp, #24]
 8009012:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009016:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009018:	ab21      	add	r3, sp, #132	@ 0x84
 800901a:	a902      	add	r1, sp, #8
 800901c:	4628      	mov	r0, r5
 800901e:	9301      	str	r3, [sp, #4]
 8009020:	f002 fb6e 	bl	800b700 <_svfiprintf_r>
 8009024:	1c43      	adds	r3, r0, #1
 8009026:	bfbc      	itt	lt
 8009028:	238b      	movlt	r3, #139	@ 0x8b
 800902a:	602b      	strlt	r3, [r5, #0]
 800902c:	2c00      	cmp	r4, #0
 800902e:	d0da      	beq.n	8008fe6 <sniprintf+0x16>
 8009030:	9b02      	ldr	r3, [sp, #8]
 8009032:	2200      	movs	r2, #0
 8009034:	701a      	strb	r2, [r3, #0]
 8009036:	e7d6      	b.n	8008fe6 <sniprintf+0x16>
 8009038:	24000024 	.word	0x24000024

0800903c <siprintf>:
 800903c:	b40e      	push	{r1, r2, r3}
 800903e:	b510      	push	{r4, lr}
 8009040:	b09d      	sub	sp, #116	@ 0x74
 8009042:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009044:	9002      	str	r0, [sp, #8]
 8009046:	9006      	str	r0, [sp, #24]
 8009048:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800904c:	480a      	ldr	r0, [pc, #40]	@ (8009078 <siprintf+0x3c>)
 800904e:	9107      	str	r1, [sp, #28]
 8009050:	9104      	str	r1, [sp, #16]
 8009052:	490a      	ldr	r1, [pc, #40]	@ (800907c <siprintf+0x40>)
 8009054:	f853 2b04 	ldr.w	r2, [r3], #4
 8009058:	9105      	str	r1, [sp, #20]
 800905a:	2400      	movs	r4, #0
 800905c:	a902      	add	r1, sp, #8
 800905e:	6800      	ldr	r0, [r0, #0]
 8009060:	9301      	str	r3, [sp, #4]
 8009062:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009064:	f002 fb4c 	bl	800b700 <_svfiprintf_r>
 8009068:	9b02      	ldr	r3, [sp, #8]
 800906a:	701c      	strb	r4, [r3, #0]
 800906c:	b01d      	add	sp, #116	@ 0x74
 800906e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009072:	b003      	add	sp, #12
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	24000024 	.word	0x24000024
 800907c:	ffff0208 	.word	0xffff0208

08009080 <__sread>:
 8009080:	b510      	push	{r4, lr}
 8009082:	460c      	mov	r4, r1
 8009084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009088:	f000 f948 	bl	800931c <_read_r>
 800908c:	2800      	cmp	r0, #0
 800908e:	bfab      	itete	ge
 8009090:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009092:	89a3      	ldrhlt	r3, [r4, #12]
 8009094:	181b      	addge	r3, r3, r0
 8009096:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800909a:	bfac      	ite	ge
 800909c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800909e:	81a3      	strhlt	r3, [r4, #12]
 80090a0:	bd10      	pop	{r4, pc}

080090a2 <__swrite>:
 80090a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090a6:	461f      	mov	r7, r3
 80090a8:	898b      	ldrh	r3, [r1, #12]
 80090aa:	05db      	lsls	r3, r3, #23
 80090ac:	4605      	mov	r5, r0
 80090ae:	460c      	mov	r4, r1
 80090b0:	4616      	mov	r6, r2
 80090b2:	d505      	bpl.n	80090c0 <__swrite+0x1e>
 80090b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b8:	2302      	movs	r3, #2
 80090ba:	2200      	movs	r2, #0
 80090bc:	f000 f91c 	bl	80092f8 <_lseek_r>
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	4632      	mov	r2, r6
 80090ce:	463b      	mov	r3, r7
 80090d0:	4628      	mov	r0, r5
 80090d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090d6:	f000 b943 	b.w	8009360 <_write_r>

080090da <__sseek>:
 80090da:	b510      	push	{r4, lr}
 80090dc:	460c      	mov	r4, r1
 80090de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e2:	f000 f909 	bl	80092f8 <_lseek_r>
 80090e6:	1c43      	adds	r3, r0, #1
 80090e8:	89a3      	ldrh	r3, [r4, #12]
 80090ea:	bf15      	itete	ne
 80090ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80090ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80090f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80090f6:	81a3      	strheq	r3, [r4, #12]
 80090f8:	bf18      	it	ne
 80090fa:	81a3      	strhne	r3, [r4, #12]
 80090fc:	bd10      	pop	{r4, pc}

080090fe <__sclose>:
 80090fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009102:	f000 b88b 	b.w	800921c <_close_r>

08009106 <_vsniprintf_r>:
 8009106:	b530      	push	{r4, r5, lr}
 8009108:	4614      	mov	r4, r2
 800910a:	2c00      	cmp	r4, #0
 800910c:	b09b      	sub	sp, #108	@ 0x6c
 800910e:	4605      	mov	r5, r0
 8009110:	461a      	mov	r2, r3
 8009112:	da05      	bge.n	8009120 <_vsniprintf_r+0x1a>
 8009114:	238b      	movs	r3, #139	@ 0x8b
 8009116:	6003      	str	r3, [r0, #0]
 8009118:	f04f 30ff 	mov.w	r0, #4294967295
 800911c:	b01b      	add	sp, #108	@ 0x6c
 800911e:	bd30      	pop	{r4, r5, pc}
 8009120:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009124:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009128:	f04f 0300 	mov.w	r3, #0
 800912c:	9319      	str	r3, [sp, #100]	@ 0x64
 800912e:	bf14      	ite	ne
 8009130:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009134:	4623      	moveq	r3, r4
 8009136:	9302      	str	r3, [sp, #8]
 8009138:	9305      	str	r3, [sp, #20]
 800913a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800913e:	9100      	str	r1, [sp, #0]
 8009140:	9104      	str	r1, [sp, #16]
 8009142:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009146:	4669      	mov	r1, sp
 8009148:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800914a:	f002 fad9 	bl	800b700 <_svfiprintf_r>
 800914e:	1c43      	adds	r3, r0, #1
 8009150:	bfbc      	itt	lt
 8009152:	238b      	movlt	r3, #139	@ 0x8b
 8009154:	602b      	strlt	r3, [r5, #0]
 8009156:	2c00      	cmp	r4, #0
 8009158:	d0e0      	beq.n	800911c <_vsniprintf_r+0x16>
 800915a:	9b00      	ldr	r3, [sp, #0]
 800915c:	2200      	movs	r2, #0
 800915e:	701a      	strb	r2, [r3, #0]
 8009160:	e7dc      	b.n	800911c <_vsniprintf_r+0x16>
	...

08009164 <vsniprintf>:
 8009164:	b507      	push	{r0, r1, r2, lr}
 8009166:	9300      	str	r3, [sp, #0]
 8009168:	4613      	mov	r3, r2
 800916a:	460a      	mov	r2, r1
 800916c:	4601      	mov	r1, r0
 800916e:	4803      	ldr	r0, [pc, #12]	@ (800917c <vsniprintf+0x18>)
 8009170:	6800      	ldr	r0, [r0, #0]
 8009172:	f7ff ffc8 	bl	8009106 <_vsniprintf_r>
 8009176:	b003      	add	sp, #12
 8009178:	f85d fb04 	ldr.w	pc, [sp], #4
 800917c:	24000024 	.word	0x24000024

08009180 <memmove>:
 8009180:	4288      	cmp	r0, r1
 8009182:	b510      	push	{r4, lr}
 8009184:	eb01 0402 	add.w	r4, r1, r2
 8009188:	d902      	bls.n	8009190 <memmove+0x10>
 800918a:	4284      	cmp	r4, r0
 800918c:	4623      	mov	r3, r4
 800918e:	d807      	bhi.n	80091a0 <memmove+0x20>
 8009190:	1e43      	subs	r3, r0, #1
 8009192:	42a1      	cmp	r1, r4
 8009194:	d008      	beq.n	80091a8 <memmove+0x28>
 8009196:	f811 2b01 	ldrb.w	r2, [r1], #1
 800919a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800919e:	e7f8      	b.n	8009192 <memmove+0x12>
 80091a0:	4402      	add	r2, r0
 80091a2:	4601      	mov	r1, r0
 80091a4:	428a      	cmp	r2, r1
 80091a6:	d100      	bne.n	80091aa <memmove+0x2a>
 80091a8:	bd10      	pop	{r4, pc}
 80091aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091b2:	e7f7      	b.n	80091a4 <memmove+0x24>

080091b4 <memset>:
 80091b4:	4402      	add	r2, r0
 80091b6:	4603      	mov	r3, r0
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d100      	bne.n	80091be <memset+0xa>
 80091bc:	4770      	bx	lr
 80091be:	f803 1b01 	strb.w	r1, [r3], #1
 80091c2:	e7f9      	b.n	80091b8 <memset+0x4>

080091c4 <strncmp>:
 80091c4:	b510      	push	{r4, lr}
 80091c6:	b16a      	cbz	r2, 80091e4 <strncmp+0x20>
 80091c8:	3901      	subs	r1, #1
 80091ca:	1884      	adds	r4, r0, r2
 80091cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d103      	bne.n	80091e0 <strncmp+0x1c>
 80091d8:	42a0      	cmp	r0, r4
 80091da:	d001      	beq.n	80091e0 <strncmp+0x1c>
 80091dc:	2a00      	cmp	r2, #0
 80091de:	d1f5      	bne.n	80091cc <strncmp+0x8>
 80091e0:	1ad0      	subs	r0, r2, r3
 80091e2:	bd10      	pop	{r4, pc}
 80091e4:	4610      	mov	r0, r2
 80091e6:	e7fc      	b.n	80091e2 <strncmp+0x1e>

080091e8 <strstr>:
 80091e8:	780a      	ldrb	r2, [r1, #0]
 80091ea:	b570      	push	{r4, r5, r6, lr}
 80091ec:	b96a      	cbnz	r2, 800920a <strstr+0x22>
 80091ee:	bd70      	pop	{r4, r5, r6, pc}
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d109      	bne.n	8009208 <strstr+0x20>
 80091f4:	460c      	mov	r4, r1
 80091f6:	4605      	mov	r5, r0
 80091f8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d0f6      	beq.n	80091ee <strstr+0x6>
 8009200:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009204:	429e      	cmp	r6, r3
 8009206:	d0f7      	beq.n	80091f8 <strstr+0x10>
 8009208:	3001      	adds	r0, #1
 800920a:	7803      	ldrb	r3, [r0, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d1ef      	bne.n	80091f0 <strstr+0x8>
 8009210:	4618      	mov	r0, r3
 8009212:	e7ec      	b.n	80091ee <strstr+0x6>

08009214 <_localeconv_r>:
 8009214:	4800      	ldr	r0, [pc, #0]	@ (8009218 <_localeconv_r+0x4>)
 8009216:	4770      	bx	lr
 8009218:	24000164 	.word	0x24000164

0800921c <_close_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	4d06      	ldr	r5, [pc, #24]	@ (8009238 <_close_r+0x1c>)
 8009220:	2300      	movs	r3, #0
 8009222:	4604      	mov	r4, r0
 8009224:	4608      	mov	r0, r1
 8009226:	602b      	str	r3, [r5, #0]
 8009228:	f003 fa26 	bl	800c678 <_close>
 800922c:	1c43      	adds	r3, r0, #1
 800922e:	d102      	bne.n	8009236 <_close_r+0x1a>
 8009230:	682b      	ldr	r3, [r5, #0]
 8009232:	b103      	cbz	r3, 8009236 <_close_r+0x1a>
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	bd38      	pop	{r3, r4, r5, pc}
 8009238:	2402940c 	.word	0x2402940c

0800923c <_reclaim_reent>:
 800923c:	4b2d      	ldr	r3, [pc, #180]	@ (80092f4 <_reclaim_reent+0xb8>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4283      	cmp	r3, r0
 8009242:	b570      	push	{r4, r5, r6, lr}
 8009244:	4604      	mov	r4, r0
 8009246:	d053      	beq.n	80092f0 <_reclaim_reent+0xb4>
 8009248:	69c3      	ldr	r3, [r0, #28]
 800924a:	b31b      	cbz	r3, 8009294 <_reclaim_reent+0x58>
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	b163      	cbz	r3, 800926a <_reclaim_reent+0x2e>
 8009250:	2500      	movs	r5, #0
 8009252:	69e3      	ldr	r3, [r4, #28]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	5959      	ldr	r1, [r3, r5]
 8009258:	b9b1      	cbnz	r1, 8009288 <_reclaim_reent+0x4c>
 800925a:	3504      	adds	r5, #4
 800925c:	2d80      	cmp	r5, #128	@ 0x80
 800925e:	d1f8      	bne.n	8009252 <_reclaim_reent+0x16>
 8009260:	69e3      	ldr	r3, [r4, #28]
 8009262:	4620      	mov	r0, r4
 8009264:	68d9      	ldr	r1, [r3, #12]
 8009266:	f000 febd 	bl	8009fe4 <_free_r>
 800926a:	69e3      	ldr	r3, [r4, #28]
 800926c:	6819      	ldr	r1, [r3, #0]
 800926e:	b111      	cbz	r1, 8009276 <_reclaim_reent+0x3a>
 8009270:	4620      	mov	r0, r4
 8009272:	f000 feb7 	bl	8009fe4 <_free_r>
 8009276:	69e3      	ldr	r3, [r4, #28]
 8009278:	689d      	ldr	r5, [r3, #8]
 800927a:	b15d      	cbz	r5, 8009294 <_reclaim_reent+0x58>
 800927c:	4629      	mov	r1, r5
 800927e:	4620      	mov	r0, r4
 8009280:	682d      	ldr	r5, [r5, #0]
 8009282:	f000 feaf 	bl	8009fe4 <_free_r>
 8009286:	e7f8      	b.n	800927a <_reclaim_reent+0x3e>
 8009288:	680e      	ldr	r6, [r1, #0]
 800928a:	4620      	mov	r0, r4
 800928c:	f000 feaa 	bl	8009fe4 <_free_r>
 8009290:	4631      	mov	r1, r6
 8009292:	e7e1      	b.n	8009258 <_reclaim_reent+0x1c>
 8009294:	6961      	ldr	r1, [r4, #20]
 8009296:	b111      	cbz	r1, 800929e <_reclaim_reent+0x62>
 8009298:	4620      	mov	r0, r4
 800929a:	f000 fea3 	bl	8009fe4 <_free_r>
 800929e:	69e1      	ldr	r1, [r4, #28]
 80092a0:	b111      	cbz	r1, 80092a8 <_reclaim_reent+0x6c>
 80092a2:	4620      	mov	r0, r4
 80092a4:	f000 fe9e 	bl	8009fe4 <_free_r>
 80092a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80092aa:	b111      	cbz	r1, 80092b2 <_reclaim_reent+0x76>
 80092ac:	4620      	mov	r0, r4
 80092ae:	f000 fe99 	bl	8009fe4 <_free_r>
 80092b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092b4:	b111      	cbz	r1, 80092bc <_reclaim_reent+0x80>
 80092b6:	4620      	mov	r0, r4
 80092b8:	f000 fe94 	bl	8009fe4 <_free_r>
 80092bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80092be:	b111      	cbz	r1, 80092c6 <_reclaim_reent+0x8a>
 80092c0:	4620      	mov	r0, r4
 80092c2:	f000 fe8f 	bl	8009fe4 <_free_r>
 80092c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80092c8:	b111      	cbz	r1, 80092d0 <_reclaim_reent+0x94>
 80092ca:	4620      	mov	r0, r4
 80092cc:	f000 fe8a 	bl	8009fe4 <_free_r>
 80092d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80092d2:	b111      	cbz	r1, 80092da <_reclaim_reent+0x9e>
 80092d4:	4620      	mov	r0, r4
 80092d6:	f000 fe85 	bl	8009fe4 <_free_r>
 80092da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80092dc:	b111      	cbz	r1, 80092e4 <_reclaim_reent+0xa8>
 80092de:	4620      	mov	r0, r4
 80092e0:	f000 fe80 	bl	8009fe4 <_free_r>
 80092e4:	6a23      	ldr	r3, [r4, #32]
 80092e6:	b11b      	cbz	r3, 80092f0 <_reclaim_reent+0xb4>
 80092e8:	4620      	mov	r0, r4
 80092ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092ee:	4718      	bx	r3
 80092f0:	bd70      	pop	{r4, r5, r6, pc}
 80092f2:	bf00      	nop
 80092f4:	24000024 	.word	0x24000024

080092f8 <_lseek_r>:
 80092f8:	b538      	push	{r3, r4, r5, lr}
 80092fa:	4d07      	ldr	r5, [pc, #28]	@ (8009318 <_lseek_r+0x20>)
 80092fc:	4604      	mov	r4, r0
 80092fe:	4608      	mov	r0, r1
 8009300:	4611      	mov	r1, r2
 8009302:	2200      	movs	r2, #0
 8009304:	602a      	str	r2, [r5, #0]
 8009306:	461a      	mov	r2, r3
 8009308:	f003 f9de 	bl	800c6c8 <_lseek>
 800930c:	1c43      	adds	r3, r0, #1
 800930e:	d102      	bne.n	8009316 <_lseek_r+0x1e>
 8009310:	682b      	ldr	r3, [r5, #0]
 8009312:	b103      	cbz	r3, 8009316 <_lseek_r+0x1e>
 8009314:	6023      	str	r3, [r4, #0]
 8009316:	bd38      	pop	{r3, r4, r5, pc}
 8009318:	2402940c 	.word	0x2402940c

0800931c <_read_r>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	4d07      	ldr	r5, [pc, #28]	@ (800933c <_read_r+0x20>)
 8009320:	4604      	mov	r4, r0
 8009322:	4608      	mov	r0, r1
 8009324:	4611      	mov	r1, r2
 8009326:	2200      	movs	r2, #0
 8009328:	602a      	str	r2, [r5, #0]
 800932a:	461a      	mov	r2, r3
 800932c:	f003 f9d4 	bl	800c6d8 <_read>
 8009330:	1c43      	adds	r3, r0, #1
 8009332:	d102      	bne.n	800933a <_read_r+0x1e>
 8009334:	682b      	ldr	r3, [r5, #0]
 8009336:	b103      	cbz	r3, 800933a <_read_r+0x1e>
 8009338:	6023      	str	r3, [r4, #0]
 800933a:	bd38      	pop	{r3, r4, r5, pc}
 800933c:	2402940c 	.word	0x2402940c

08009340 <_sbrk_r>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	4d06      	ldr	r5, [pc, #24]	@ (800935c <_sbrk_r+0x1c>)
 8009344:	2300      	movs	r3, #0
 8009346:	4604      	mov	r4, r0
 8009348:	4608      	mov	r0, r1
 800934a:	602b      	str	r3, [r5, #0]
 800934c:	f7f7 ff34 	bl	80011b8 <_sbrk>
 8009350:	1c43      	adds	r3, r0, #1
 8009352:	d102      	bne.n	800935a <_sbrk_r+0x1a>
 8009354:	682b      	ldr	r3, [r5, #0]
 8009356:	b103      	cbz	r3, 800935a <_sbrk_r+0x1a>
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	bd38      	pop	{r3, r4, r5, pc}
 800935c:	2402940c 	.word	0x2402940c

08009360 <_write_r>:
 8009360:	b538      	push	{r3, r4, r5, lr}
 8009362:	4d07      	ldr	r5, [pc, #28]	@ (8009380 <_write_r+0x20>)
 8009364:	4604      	mov	r4, r0
 8009366:	4608      	mov	r0, r1
 8009368:	4611      	mov	r1, r2
 800936a:	2200      	movs	r2, #0
 800936c:	602a      	str	r2, [r5, #0]
 800936e:	461a      	mov	r2, r3
 8009370:	f7fe f9f2 	bl	8007758 <_write>
 8009374:	1c43      	adds	r3, r0, #1
 8009376:	d102      	bne.n	800937e <_write_r+0x1e>
 8009378:	682b      	ldr	r3, [r5, #0]
 800937a:	b103      	cbz	r3, 800937e <_write_r+0x1e>
 800937c:	6023      	str	r3, [r4, #0]
 800937e:	bd38      	pop	{r3, r4, r5, pc}
 8009380:	2402940c 	.word	0x2402940c

08009384 <__errno>:
 8009384:	4b01      	ldr	r3, [pc, #4]	@ (800938c <__errno+0x8>)
 8009386:	6818      	ldr	r0, [r3, #0]
 8009388:	4770      	bx	lr
 800938a:	bf00      	nop
 800938c:	24000024 	.word	0x24000024

08009390 <__libc_init_array>:
 8009390:	b570      	push	{r4, r5, r6, lr}
 8009392:	4d0d      	ldr	r5, [pc, #52]	@ (80093c8 <__libc_init_array+0x38>)
 8009394:	4c0d      	ldr	r4, [pc, #52]	@ (80093cc <__libc_init_array+0x3c>)
 8009396:	1b64      	subs	r4, r4, r5
 8009398:	10a4      	asrs	r4, r4, #2
 800939a:	2600      	movs	r6, #0
 800939c:	42a6      	cmp	r6, r4
 800939e:	d109      	bne.n	80093b4 <__libc_init_array+0x24>
 80093a0:	4d0b      	ldr	r5, [pc, #44]	@ (80093d0 <__libc_init_array+0x40>)
 80093a2:	4c0c      	ldr	r4, [pc, #48]	@ (80093d4 <__libc_init_array+0x44>)
 80093a4:	f003 f9a2 	bl	800c6ec <_init>
 80093a8:	1b64      	subs	r4, r4, r5
 80093aa:	10a4      	asrs	r4, r4, #2
 80093ac:	2600      	movs	r6, #0
 80093ae:	42a6      	cmp	r6, r4
 80093b0:	d105      	bne.n	80093be <__libc_init_array+0x2e>
 80093b2:	bd70      	pop	{r4, r5, r6, pc}
 80093b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80093b8:	4798      	blx	r3
 80093ba:	3601      	adds	r6, #1
 80093bc:	e7ee      	b.n	800939c <__libc_init_array+0xc>
 80093be:	f855 3b04 	ldr.w	r3, [r5], #4
 80093c2:	4798      	blx	r3
 80093c4:	3601      	adds	r6, #1
 80093c6:	e7f2      	b.n	80093ae <__libc_init_array+0x1e>
 80093c8:	0800d584 	.word	0x0800d584
 80093cc:	0800d584 	.word	0x0800d584
 80093d0:	0800d584 	.word	0x0800d584
 80093d4:	0800d588 	.word	0x0800d588

080093d8 <__retarget_lock_init_recursive>:
 80093d8:	4770      	bx	lr

080093da <__retarget_lock_acquire_recursive>:
 80093da:	4770      	bx	lr

080093dc <__retarget_lock_release_recursive>:
 80093dc:	4770      	bx	lr

080093de <memcpy>:
 80093de:	440a      	add	r2, r1
 80093e0:	4291      	cmp	r1, r2
 80093e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80093e6:	d100      	bne.n	80093ea <memcpy+0xc>
 80093e8:	4770      	bx	lr
 80093ea:	b510      	push	{r4, lr}
 80093ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093f4:	4291      	cmp	r1, r2
 80093f6:	d1f9      	bne.n	80093ec <memcpy+0xe>
 80093f8:	bd10      	pop	{r4, pc}
	...

080093fc <nanf>:
 80093fc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009404 <nanf+0x8>
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop
 8009404:	7fc00000 	.word	0x7fc00000

08009408 <abort>:
 8009408:	b508      	push	{r3, lr}
 800940a:	2006      	movs	r0, #6
 800940c:	f002 fd1e 	bl	800be4c <raise>
 8009410:	2001      	movs	r0, #1
 8009412:	f003 f969 	bl	800c6e8 <_exit>

08009416 <quorem>:
 8009416:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800941a:	6903      	ldr	r3, [r0, #16]
 800941c:	690c      	ldr	r4, [r1, #16]
 800941e:	42a3      	cmp	r3, r4
 8009420:	4607      	mov	r7, r0
 8009422:	db7e      	blt.n	8009522 <quorem+0x10c>
 8009424:	3c01      	subs	r4, #1
 8009426:	f101 0814 	add.w	r8, r1, #20
 800942a:	00a3      	lsls	r3, r4, #2
 800942c:	f100 0514 	add.w	r5, r0, #20
 8009430:	9300      	str	r3, [sp, #0]
 8009432:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009436:	9301      	str	r3, [sp, #4]
 8009438:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800943c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009440:	3301      	adds	r3, #1
 8009442:	429a      	cmp	r2, r3
 8009444:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009448:	fbb2 f6f3 	udiv	r6, r2, r3
 800944c:	d32e      	bcc.n	80094ac <quorem+0x96>
 800944e:	f04f 0a00 	mov.w	sl, #0
 8009452:	46c4      	mov	ip, r8
 8009454:	46ae      	mov	lr, r5
 8009456:	46d3      	mov	fp, sl
 8009458:	f85c 3b04 	ldr.w	r3, [ip], #4
 800945c:	b298      	uxth	r0, r3
 800945e:	fb06 a000 	mla	r0, r6, r0, sl
 8009462:	0c02      	lsrs	r2, r0, #16
 8009464:	0c1b      	lsrs	r3, r3, #16
 8009466:	fb06 2303 	mla	r3, r6, r3, r2
 800946a:	f8de 2000 	ldr.w	r2, [lr]
 800946e:	b280      	uxth	r0, r0
 8009470:	b292      	uxth	r2, r2
 8009472:	1a12      	subs	r2, r2, r0
 8009474:	445a      	add	r2, fp
 8009476:	f8de 0000 	ldr.w	r0, [lr]
 800947a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800947e:	b29b      	uxth	r3, r3
 8009480:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009484:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009488:	b292      	uxth	r2, r2
 800948a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800948e:	45e1      	cmp	r9, ip
 8009490:	f84e 2b04 	str.w	r2, [lr], #4
 8009494:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009498:	d2de      	bcs.n	8009458 <quorem+0x42>
 800949a:	9b00      	ldr	r3, [sp, #0]
 800949c:	58eb      	ldr	r3, [r5, r3]
 800949e:	b92b      	cbnz	r3, 80094ac <quorem+0x96>
 80094a0:	9b01      	ldr	r3, [sp, #4]
 80094a2:	3b04      	subs	r3, #4
 80094a4:	429d      	cmp	r5, r3
 80094a6:	461a      	mov	r2, r3
 80094a8:	d32f      	bcc.n	800950a <quorem+0xf4>
 80094aa:	613c      	str	r4, [r7, #16]
 80094ac:	4638      	mov	r0, r7
 80094ae:	f001 f89f 	bl	800a5f0 <__mcmp>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	db25      	blt.n	8009502 <quorem+0xec>
 80094b6:	4629      	mov	r1, r5
 80094b8:	2000      	movs	r0, #0
 80094ba:	f858 2b04 	ldr.w	r2, [r8], #4
 80094be:	f8d1 c000 	ldr.w	ip, [r1]
 80094c2:	fa1f fe82 	uxth.w	lr, r2
 80094c6:	fa1f f38c 	uxth.w	r3, ip
 80094ca:	eba3 030e 	sub.w	r3, r3, lr
 80094ce:	4403      	add	r3, r0
 80094d0:	0c12      	lsrs	r2, r2, #16
 80094d2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80094d6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80094da:	b29b      	uxth	r3, r3
 80094dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094e0:	45c1      	cmp	r9, r8
 80094e2:	f841 3b04 	str.w	r3, [r1], #4
 80094e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80094ea:	d2e6      	bcs.n	80094ba <quorem+0xa4>
 80094ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094f4:	b922      	cbnz	r2, 8009500 <quorem+0xea>
 80094f6:	3b04      	subs	r3, #4
 80094f8:	429d      	cmp	r5, r3
 80094fa:	461a      	mov	r2, r3
 80094fc:	d30b      	bcc.n	8009516 <quorem+0x100>
 80094fe:	613c      	str	r4, [r7, #16]
 8009500:	3601      	adds	r6, #1
 8009502:	4630      	mov	r0, r6
 8009504:	b003      	add	sp, #12
 8009506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800950a:	6812      	ldr	r2, [r2, #0]
 800950c:	3b04      	subs	r3, #4
 800950e:	2a00      	cmp	r2, #0
 8009510:	d1cb      	bne.n	80094aa <quorem+0x94>
 8009512:	3c01      	subs	r4, #1
 8009514:	e7c6      	b.n	80094a4 <quorem+0x8e>
 8009516:	6812      	ldr	r2, [r2, #0]
 8009518:	3b04      	subs	r3, #4
 800951a:	2a00      	cmp	r2, #0
 800951c:	d1ef      	bne.n	80094fe <quorem+0xe8>
 800951e:	3c01      	subs	r4, #1
 8009520:	e7ea      	b.n	80094f8 <quorem+0xe2>
 8009522:	2000      	movs	r0, #0
 8009524:	e7ee      	b.n	8009504 <quorem+0xee>
	...

08009528 <_dtoa_r>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	ed2d 8b02 	vpush	{d8}
 8009530:	69c7      	ldr	r7, [r0, #28]
 8009532:	b091      	sub	sp, #68	@ 0x44
 8009534:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009538:	ec55 4b10 	vmov	r4, r5, d0
 800953c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800953e:	9107      	str	r1, [sp, #28]
 8009540:	4681      	mov	r9, r0
 8009542:	9209      	str	r2, [sp, #36]	@ 0x24
 8009544:	930d      	str	r3, [sp, #52]	@ 0x34
 8009546:	b97f      	cbnz	r7, 8009568 <_dtoa_r+0x40>
 8009548:	2010      	movs	r0, #16
 800954a:	f7fe f937 	bl	80077bc <__wrap_malloc>
 800954e:	4602      	mov	r2, r0
 8009550:	f8c9 001c 	str.w	r0, [r9, #28]
 8009554:	b920      	cbnz	r0, 8009560 <_dtoa_r+0x38>
 8009556:	4ba0      	ldr	r3, [pc, #640]	@ (80097d8 <_dtoa_r+0x2b0>)
 8009558:	21ef      	movs	r1, #239	@ 0xef
 800955a:	48a0      	ldr	r0, [pc, #640]	@ (80097dc <_dtoa_r+0x2b4>)
 800955c:	f7fe fd28 	bl	8007fb0 <__assert_func>
 8009560:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009564:	6007      	str	r7, [r0, #0]
 8009566:	60c7      	str	r7, [r0, #12]
 8009568:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800956c:	6819      	ldr	r1, [r3, #0]
 800956e:	b159      	cbz	r1, 8009588 <_dtoa_r+0x60>
 8009570:	685a      	ldr	r2, [r3, #4]
 8009572:	604a      	str	r2, [r1, #4]
 8009574:	2301      	movs	r3, #1
 8009576:	4093      	lsls	r3, r2
 8009578:	608b      	str	r3, [r1, #8]
 800957a:	4648      	mov	r0, r9
 800957c:	f000 fdbc 	bl	800a0f8 <_Bfree>
 8009580:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009584:	2200      	movs	r2, #0
 8009586:	601a      	str	r2, [r3, #0]
 8009588:	1e2b      	subs	r3, r5, #0
 800958a:	bfbb      	ittet	lt
 800958c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009590:	9303      	strlt	r3, [sp, #12]
 8009592:	2300      	movge	r3, #0
 8009594:	2201      	movlt	r2, #1
 8009596:	bfac      	ite	ge
 8009598:	6033      	strge	r3, [r6, #0]
 800959a:	6032      	strlt	r2, [r6, #0]
 800959c:	4b90      	ldr	r3, [pc, #576]	@ (80097e0 <_dtoa_r+0x2b8>)
 800959e:	9e03      	ldr	r6, [sp, #12]
 80095a0:	43b3      	bics	r3, r6
 80095a2:	d110      	bne.n	80095c6 <_dtoa_r+0x9e>
 80095a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80095a6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80095aa:	6013      	str	r3, [r2, #0]
 80095ac:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80095b0:	4323      	orrs	r3, r4
 80095b2:	f000 84e6 	beq.w	8009f82 <_dtoa_r+0xa5a>
 80095b6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80095b8:	4f8a      	ldr	r7, [pc, #552]	@ (80097e4 <_dtoa_r+0x2bc>)
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f000 84e8 	beq.w	8009f90 <_dtoa_r+0xa68>
 80095c0:	1cfb      	adds	r3, r7, #3
 80095c2:	f000 bce3 	b.w	8009f8c <_dtoa_r+0xa64>
 80095c6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80095ca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80095ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d2:	d10a      	bne.n	80095ea <_dtoa_r+0xc2>
 80095d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80095d6:	2301      	movs	r3, #1
 80095d8:	6013      	str	r3, [r2, #0]
 80095da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80095dc:	b113      	cbz	r3, 80095e4 <_dtoa_r+0xbc>
 80095de:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80095e0:	4b81      	ldr	r3, [pc, #516]	@ (80097e8 <_dtoa_r+0x2c0>)
 80095e2:	6013      	str	r3, [r2, #0]
 80095e4:	4f81      	ldr	r7, [pc, #516]	@ (80097ec <_dtoa_r+0x2c4>)
 80095e6:	f000 bcd3 	b.w	8009f90 <_dtoa_r+0xa68>
 80095ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80095ec:	a90f      	add	r1, sp, #60	@ 0x3c
 80095ee:	4648      	mov	r0, r9
 80095f0:	eeb0 0b48 	vmov.f64	d0, d8
 80095f4:	f001 f91c 	bl	800a830 <__d2b>
 80095f8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80095fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095fe:	9001      	str	r0, [sp, #4]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d045      	beq.n	8009690 <_dtoa_r+0x168>
 8009604:	eeb0 7b48 	vmov.f64	d7, d8
 8009608:	ee18 1a90 	vmov	r1, s17
 800960c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009610:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8009614:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009618:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800961c:	2500      	movs	r5, #0
 800961e:	ee07 1a90 	vmov	s15, r1
 8009622:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8009626:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80097c0 <_dtoa_r+0x298>
 800962a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800962e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80097c8 <_dtoa_r+0x2a0>
 8009632:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009636:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80097d0 <_dtoa_r+0x2a8>
 800963a:	ee07 3a90 	vmov	s15, r3
 800963e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8009642:	eeb0 7b46 	vmov.f64	d7, d6
 8009646:	eea4 7b05 	vfma.f64	d7, d4, d5
 800964a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800964e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009656:	ee16 8a90 	vmov	r8, s13
 800965a:	d508      	bpl.n	800966e <_dtoa_r+0x146>
 800965c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009660:	eeb4 6b47 	vcmp.f64	d6, d7
 8009664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009668:	bf18      	it	ne
 800966a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800966e:	f1b8 0f16 	cmp.w	r8, #22
 8009672:	d82b      	bhi.n	80096cc <_dtoa_r+0x1a4>
 8009674:	495e      	ldr	r1, [pc, #376]	@ (80097f0 <_dtoa_r+0x2c8>)
 8009676:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800967a:	ed91 7b00 	vldr	d7, [r1]
 800967e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009686:	d501      	bpl.n	800968c <_dtoa_r+0x164>
 8009688:	f108 38ff 	add.w	r8, r8, #4294967295
 800968c:	2100      	movs	r1, #0
 800968e:	e01e      	b.n	80096ce <_dtoa_r+0x1a6>
 8009690:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009692:	4413      	add	r3, r2
 8009694:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8009698:	2920      	cmp	r1, #32
 800969a:	bfc1      	itttt	gt
 800969c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80096a0:	408e      	lslgt	r6, r1
 80096a2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80096a6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80096aa:	bfd6      	itet	le
 80096ac:	f1c1 0120 	rsble	r1, r1, #32
 80096b0:	4331      	orrgt	r1, r6
 80096b2:	fa04 f101 	lslle.w	r1, r4, r1
 80096b6:	ee07 1a90 	vmov	s15, r1
 80096ba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80096be:	3b01      	subs	r3, #1
 80096c0:	ee17 1a90 	vmov	r1, s15
 80096c4:	2501      	movs	r5, #1
 80096c6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80096ca:	e7a8      	b.n	800961e <_dtoa_r+0xf6>
 80096cc:	2101      	movs	r1, #1
 80096ce:	1ad2      	subs	r2, r2, r3
 80096d0:	1e53      	subs	r3, r2, #1
 80096d2:	9306      	str	r3, [sp, #24]
 80096d4:	bf45      	ittet	mi
 80096d6:	f1c2 0301 	rsbmi	r3, r2, #1
 80096da:	9304      	strmi	r3, [sp, #16]
 80096dc:	2300      	movpl	r3, #0
 80096de:	2300      	movmi	r3, #0
 80096e0:	bf4c      	ite	mi
 80096e2:	9306      	strmi	r3, [sp, #24]
 80096e4:	9304      	strpl	r3, [sp, #16]
 80096e6:	f1b8 0f00 	cmp.w	r8, #0
 80096ea:	910c      	str	r1, [sp, #48]	@ 0x30
 80096ec:	db18      	blt.n	8009720 <_dtoa_r+0x1f8>
 80096ee:	9b06      	ldr	r3, [sp, #24]
 80096f0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80096f4:	4443      	add	r3, r8
 80096f6:	9306      	str	r3, [sp, #24]
 80096f8:	2300      	movs	r3, #0
 80096fa:	9a07      	ldr	r2, [sp, #28]
 80096fc:	2a09      	cmp	r2, #9
 80096fe:	d845      	bhi.n	800978c <_dtoa_r+0x264>
 8009700:	2a05      	cmp	r2, #5
 8009702:	bfc4      	itt	gt
 8009704:	3a04      	subgt	r2, #4
 8009706:	9207      	strgt	r2, [sp, #28]
 8009708:	9a07      	ldr	r2, [sp, #28]
 800970a:	f1a2 0202 	sub.w	r2, r2, #2
 800970e:	bfcc      	ite	gt
 8009710:	2400      	movgt	r4, #0
 8009712:	2401      	movle	r4, #1
 8009714:	2a03      	cmp	r2, #3
 8009716:	d844      	bhi.n	80097a2 <_dtoa_r+0x27a>
 8009718:	e8df f002 	tbb	[pc, r2]
 800971c:	0b173634 	.word	0x0b173634
 8009720:	9b04      	ldr	r3, [sp, #16]
 8009722:	2200      	movs	r2, #0
 8009724:	eba3 0308 	sub.w	r3, r3, r8
 8009728:	9304      	str	r3, [sp, #16]
 800972a:	920a      	str	r2, [sp, #40]	@ 0x28
 800972c:	f1c8 0300 	rsb	r3, r8, #0
 8009730:	e7e3      	b.n	80096fa <_dtoa_r+0x1d2>
 8009732:	2201      	movs	r2, #1
 8009734:	9208      	str	r2, [sp, #32]
 8009736:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009738:	eb08 0b02 	add.w	fp, r8, r2
 800973c:	f10b 0a01 	add.w	sl, fp, #1
 8009740:	4652      	mov	r2, sl
 8009742:	2a01      	cmp	r2, #1
 8009744:	bfb8      	it	lt
 8009746:	2201      	movlt	r2, #1
 8009748:	e006      	b.n	8009758 <_dtoa_r+0x230>
 800974a:	2201      	movs	r2, #1
 800974c:	9208      	str	r2, [sp, #32]
 800974e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009750:	2a00      	cmp	r2, #0
 8009752:	dd29      	ble.n	80097a8 <_dtoa_r+0x280>
 8009754:	4693      	mov	fp, r2
 8009756:	4692      	mov	sl, r2
 8009758:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800975c:	2100      	movs	r1, #0
 800975e:	2004      	movs	r0, #4
 8009760:	f100 0614 	add.w	r6, r0, #20
 8009764:	4296      	cmp	r6, r2
 8009766:	d926      	bls.n	80097b6 <_dtoa_r+0x28e>
 8009768:	6079      	str	r1, [r7, #4]
 800976a:	4648      	mov	r0, r9
 800976c:	9305      	str	r3, [sp, #20]
 800976e:	f000 fc83 	bl	800a078 <_Balloc>
 8009772:	9b05      	ldr	r3, [sp, #20]
 8009774:	4607      	mov	r7, r0
 8009776:	2800      	cmp	r0, #0
 8009778:	d13e      	bne.n	80097f8 <_dtoa_r+0x2d0>
 800977a:	4b1e      	ldr	r3, [pc, #120]	@ (80097f4 <_dtoa_r+0x2cc>)
 800977c:	4602      	mov	r2, r0
 800977e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009782:	e6ea      	b.n	800955a <_dtoa_r+0x32>
 8009784:	2200      	movs	r2, #0
 8009786:	e7e1      	b.n	800974c <_dtoa_r+0x224>
 8009788:	2200      	movs	r2, #0
 800978a:	e7d3      	b.n	8009734 <_dtoa_r+0x20c>
 800978c:	2401      	movs	r4, #1
 800978e:	2200      	movs	r2, #0
 8009790:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009794:	f04f 3bff 	mov.w	fp, #4294967295
 8009798:	2100      	movs	r1, #0
 800979a:	46da      	mov	sl, fp
 800979c:	2212      	movs	r2, #18
 800979e:	9109      	str	r1, [sp, #36]	@ 0x24
 80097a0:	e7da      	b.n	8009758 <_dtoa_r+0x230>
 80097a2:	2201      	movs	r2, #1
 80097a4:	9208      	str	r2, [sp, #32]
 80097a6:	e7f5      	b.n	8009794 <_dtoa_r+0x26c>
 80097a8:	f04f 0b01 	mov.w	fp, #1
 80097ac:	46da      	mov	sl, fp
 80097ae:	465a      	mov	r2, fp
 80097b0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80097b4:	e7d0      	b.n	8009758 <_dtoa_r+0x230>
 80097b6:	3101      	adds	r1, #1
 80097b8:	0040      	lsls	r0, r0, #1
 80097ba:	e7d1      	b.n	8009760 <_dtoa_r+0x238>
 80097bc:	f3af 8000 	nop.w
 80097c0:	636f4361 	.word	0x636f4361
 80097c4:	3fd287a7 	.word	0x3fd287a7
 80097c8:	8b60c8b3 	.word	0x8b60c8b3
 80097cc:	3fc68a28 	.word	0x3fc68a28
 80097d0:	509f79fb 	.word	0x509f79fb
 80097d4:	3fd34413 	.word	0x3fd34413
 80097d8:	0800cffd 	.word	0x0800cffd
 80097dc:	0800d014 	.word	0x0800d014
 80097e0:	7ff00000 	.word	0x7ff00000
 80097e4:	0800cff9 	.word	0x0800cff9
 80097e8:	0800cfc8 	.word	0x0800cfc8
 80097ec:	0800cfc7 	.word	0x0800cfc7
 80097f0:	0800d360 	.word	0x0800d360
 80097f4:	0800d06c 	.word	0x0800d06c
 80097f8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80097fc:	f1ba 0f0e 	cmp.w	sl, #14
 8009800:	6010      	str	r0, [r2, #0]
 8009802:	d86e      	bhi.n	80098e2 <_dtoa_r+0x3ba>
 8009804:	2c00      	cmp	r4, #0
 8009806:	d06c      	beq.n	80098e2 <_dtoa_r+0x3ba>
 8009808:	f1b8 0f00 	cmp.w	r8, #0
 800980c:	f340 80b4 	ble.w	8009978 <_dtoa_r+0x450>
 8009810:	4ac8      	ldr	r2, [pc, #800]	@ (8009b34 <_dtoa_r+0x60c>)
 8009812:	f008 010f 	and.w	r1, r8, #15
 8009816:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800981a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800981e:	ed92 7b00 	vldr	d7, [r2]
 8009822:	ea4f 1128 	mov.w	r1, r8, asr #4
 8009826:	f000 809b 	beq.w	8009960 <_dtoa_r+0x438>
 800982a:	4ac3      	ldr	r2, [pc, #780]	@ (8009b38 <_dtoa_r+0x610>)
 800982c:	ed92 6b08 	vldr	d6, [r2, #32]
 8009830:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009834:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009838:	f001 010f 	and.w	r1, r1, #15
 800983c:	2203      	movs	r2, #3
 800983e:	48be      	ldr	r0, [pc, #760]	@ (8009b38 <_dtoa_r+0x610>)
 8009840:	2900      	cmp	r1, #0
 8009842:	f040 808f 	bne.w	8009964 <_dtoa_r+0x43c>
 8009846:	ed9d 6b02 	vldr	d6, [sp, #8]
 800984a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800984e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009852:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009854:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009858:	2900      	cmp	r1, #0
 800985a:	f000 80b3 	beq.w	80099c4 <_dtoa_r+0x49c>
 800985e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8009862:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800986a:	f140 80ab 	bpl.w	80099c4 <_dtoa_r+0x49c>
 800986e:	f1ba 0f00 	cmp.w	sl, #0
 8009872:	f000 80a7 	beq.w	80099c4 <_dtoa_r+0x49c>
 8009876:	f1bb 0f00 	cmp.w	fp, #0
 800987a:	dd30      	ble.n	80098de <_dtoa_r+0x3b6>
 800987c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009880:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009884:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009888:	f108 31ff 	add.w	r1, r8, #4294967295
 800988c:	9105      	str	r1, [sp, #20]
 800988e:	3201      	adds	r2, #1
 8009890:	465c      	mov	r4, fp
 8009892:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009896:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800989a:	ee07 2a90 	vmov	s15, r2
 800989e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80098a2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80098a6:	ee15 2a90 	vmov	r2, s11
 80098aa:	ec51 0b15 	vmov	r0, r1, d5
 80098ae:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80098b2:	2c00      	cmp	r4, #0
 80098b4:	f040 808a 	bne.w	80099cc <_dtoa_r+0x4a4>
 80098b8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80098bc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80098c0:	ec41 0b17 	vmov	d7, r0, r1
 80098c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80098c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098cc:	f300 826a 	bgt.w	8009da4 <_dtoa_r+0x87c>
 80098d0:	eeb1 7b47 	vneg.f64	d7, d7
 80098d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80098d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098dc:	d423      	bmi.n	8009926 <_dtoa_r+0x3fe>
 80098de:	ed8d 8b02 	vstr	d8, [sp, #8]
 80098e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80098e4:	2a00      	cmp	r2, #0
 80098e6:	f2c0 8129 	blt.w	8009b3c <_dtoa_r+0x614>
 80098ea:	f1b8 0f0e 	cmp.w	r8, #14
 80098ee:	f300 8125 	bgt.w	8009b3c <_dtoa_r+0x614>
 80098f2:	4b90      	ldr	r3, [pc, #576]	@ (8009b34 <_dtoa_r+0x60c>)
 80098f4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80098f8:	ed93 6b00 	vldr	d6, [r3]
 80098fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098fe:	2b00      	cmp	r3, #0
 8009900:	f280 80c8 	bge.w	8009a94 <_dtoa_r+0x56c>
 8009904:	f1ba 0f00 	cmp.w	sl, #0
 8009908:	f300 80c4 	bgt.w	8009a94 <_dtoa_r+0x56c>
 800990c:	d10b      	bne.n	8009926 <_dtoa_r+0x3fe>
 800990e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009912:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009916:	ed9d 7b02 	vldr	d7, [sp, #8]
 800991a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800991e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009922:	f2c0 823c 	blt.w	8009d9e <_dtoa_r+0x876>
 8009926:	2400      	movs	r4, #0
 8009928:	4625      	mov	r5, r4
 800992a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800992c:	43db      	mvns	r3, r3
 800992e:	9305      	str	r3, [sp, #20]
 8009930:	463e      	mov	r6, r7
 8009932:	f04f 0800 	mov.w	r8, #0
 8009936:	4621      	mov	r1, r4
 8009938:	4648      	mov	r0, r9
 800993a:	f000 fbdd 	bl	800a0f8 <_Bfree>
 800993e:	2d00      	cmp	r5, #0
 8009940:	f000 80a2 	beq.w	8009a88 <_dtoa_r+0x560>
 8009944:	f1b8 0f00 	cmp.w	r8, #0
 8009948:	d005      	beq.n	8009956 <_dtoa_r+0x42e>
 800994a:	45a8      	cmp	r8, r5
 800994c:	d003      	beq.n	8009956 <_dtoa_r+0x42e>
 800994e:	4641      	mov	r1, r8
 8009950:	4648      	mov	r0, r9
 8009952:	f000 fbd1 	bl	800a0f8 <_Bfree>
 8009956:	4629      	mov	r1, r5
 8009958:	4648      	mov	r0, r9
 800995a:	f000 fbcd 	bl	800a0f8 <_Bfree>
 800995e:	e093      	b.n	8009a88 <_dtoa_r+0x560>
 8009960:	2202      	movs	r2, #2
 8009962:	e76c      	b.n	800983e <_dtoa_r+0x316>
 8009964:	07cc      	lsls	r4, r1, #31
 8009966:	d504      	bpl.n	8009972 <_dtoa_r+0x44a>
 8009968:	ed90 6b00 	vldr	d6, [r0]
 800996c:	3201      	adds	r2, #1
 800996e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009972:	1049      	asrs	r1, r1, #1
 8009974:	3008      	adds	r0, #8
 8009976:	e763      	b.n	8009840 <_dtoa_r+0x318>
 8009978:	d022      	beq.n	80099c0 <_dtoa_r+0x498>
 800997a:	f1c8 0100 	rsb	r1, r8, #0
 800997e:	4a6d      	ldr	r2, [pc, #436]	@ (8009b34 <_dtoa_r+0x60c>)
 8009980:	f001 000f 	and.w	r0, r1, #15
 8009984:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009988:	ed92 7b00 	vldr	d7, [r2]
 800998c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009990:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009994:	4868      	ldr	r0, [pc, #416]	@ (8009b38 <_dtoa_r+0x610>)
 8009996:	1109      	asrs	r1, r1, #4
 8009998:	2400      	movs	r4, #0
 800999a:	2202      	movs	r2, #2
 800999c:	b929      	cbnz	r1, 80099aa <_dtoa_r+0x482>
 800999e:	2c00      	cmp	r4, #0
 80099a0:	f43f af57 	beq.w	8009852 <_dtoa_r+0x32a>
 80099a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80099a8:	e753      	b.n	8009852 <_dtoa_r+0x32a>
 80099aa:	07ce      	lsls	r6, r1, #31
 80099ac:	d505      	bpl.n	80099ba <_dtoa_r+0x492>
 80099ae:	ed90 6b00 	vldr	d6, [r0]
 80099b2:	3201      	adds	r2, #1
 80099b4:	2401      	movs	r4, #1
 80099b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80099ba:	1049      	asrs	r1, r1, #1
 80099bc:	3008      	adds	r0, #8
 80099be:	e7ed      	b.n	800999c <_dtoa_r+0x474>
 80099c0:	2202      	movs	r2, #2
 80099c2:	e746      	b.n	8009852 <_dtoa_r+0x32a>
 80099c4:	f8cd 8014 	str.w	r8, [sp, #20]
 80099c8:	4654      	mov	r4, sl
 80099ca:	e762      	b.n	8009892 <_dtoa_r+0x36a>
 80099cc:	4a59      	ldr	r2, [pc, #356]	@ (8009b34 <_dtoa_r+0x60c>)
 80099ce:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80099d2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80099d6:	9a08      	ldr	r2, [sp, #32]
 80099d8:	ec41 0b17 	vmov	d7, r0, r1
 80099dc:	443c      	add	r4, r7
 80099de:	b34a      	cbz	r2, 8009a34 <_dtoa_r+0x50c>
 80099e0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80099e4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80099e8:	463e      	mov	r6, r7
 80099ea:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80099ee:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80099f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80099f6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80099fa:	ee14 2a90 	vmov	r2, s9
 80099fe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009a02:	3230      	adds	r2, #48	@ 0x30
 8009a04:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009a08:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a10:	f806 2b01 	strb.w	r2, [r6], #1
 8009a14:	d438      	bmi.n	8009a88 <_dtoa_r+0x560>
 8009a16:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009a1a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a22:	d46e      	bmi.n	8009b02 <_dtoa_r+0x5da>
 8009a24:	42a6      	cmp	r6, r4
 8009a26:	f43f af5a 	beq.w	80098de <_dtoa_r+0x3b6>
 8009a2a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009a2e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009a32:	e7e0      	b.n	80099f6 <_dtoa_r+0x4ce>
 8009a34:	4621      	mov	r1, r4
 8009a36:	463e      	mov	r6, r7
 8009a38:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009a3c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009a40:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009a44:	ee14 2a90 	vmov	r2, s9
 8009a48:	3230      	adds	r2, #48	@ 0x30
 8009a4a:	f806 2b01 	strb.w	r2, [r6], #1
 8009a4e:	42a6      	cmp	r6, r4
 8009a50:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009a54:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009a58:	d119      	bne.n	8009a8e <_dtoa_r+0x566>
 8009a5a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8009a5e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009a62:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a6a:	dc4a      	bgt.n	8009b02 <_dtoa_r+0x5da>
 8009a6c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009a70:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8009a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a78:	f57f af31 	bpl.w	80098de <_dtoa_r+0x3b6>
 8009a7c:	460e      	mov	r6, r1
 8009a7e:	3901      	subs	r1, #1
 8009a80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009a84:	2b30      	cmp	r3, #48	@ 0x30
 8009a86:	d0f9      	beq.n	8009a7c <_dtoa_r+0x554>
 8009a88:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009a8c:	e027      	b.n	8009ade <_dtoa_r+0x5b6>
 8009a8e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009a92:	e7d5      	b.n	8009a40 <_dtoa_r+0x518>
 8009a94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a98:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8009a9c:	463e      	mov	r6, r7
 8009a9e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009aa2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009aa6:	ee15 3a10 	vmov	r3, s10
 8009aaa:	3330      	adds	r3, #48	@ 0x30
 8009aac:	f806 3b01 	strb.w	r3, [r6], #1
 8009ab0:	1bf3      	subs	r3, r6, r7
 8009ab2:	459a      	cmp	sl, r3
 8009ab4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009ab8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009abc:	d132      	bne.n	8009b24 <_dtoa_r+0x5fc>
 8009abe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009ac2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aca:	dc18      	bgt.n	8009afe <_dtoa_r+0x5d6>
 8009acc:	eeb4 7b46 	vcmp.f64	d7, d6
 8009ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ad4:	d103      	bne.n	8009ade <_dtoa_r+0x5b6>
 8009ad6:	ee15 3a10 	vmov	r3, s10
 8009ada:	07db      	lsls	r3, r3, #31
 8009adc:	d40f      	bmi.n	8009afe <_dtoa_r+0x5d6>
 8009ade:	9901      	ldr	r1, [sp, #4]
 8009ae0:	4648      	mov	r0, r9
 8009ae2:	f000 fb09 	bl	800a0f8 <_Bfree>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009aea:	7033      	strb	r3, [r6, #0]
 8009aec:	f108 0301 	add.w	r3, r8, #1
 8009af0:	6013      	str	r3, [r2, #0]
 8009af2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 824b 	beq.w	8009f90 <_dtoa_r+0xa68>
 8009afa:	601e      	str	r6, [r3, #0]
 8009afc:	e248      	b.n	8009f90 <_dtoa_r+0xa68>
 8009afe:	f8cd 8014 	str.w	r8, [sp, #20]
 8009b02:	4633      	mov	r3, r6
 8009b04:	461e      	mov	r6, r3
 8009b06:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b0a:	2a39      	cmp	r2, #57	@ 0x39
 8009b0c:	d106      	bne.n	8009b1c <_dtoa_r+0x5f4>
 8009b0e:	429f      	cmp	r7, r3
 8009b10:	d1f8      	bne.n	8009b04 <_dtoa_r+0x5dc>
 8009b12:	9a05      	ldr	r2, [sp, #20]
 8009b14:	3201      	adds	r2, #1
 8009b16:	9205      	str	r2, [sp, #20]
 8009b18:	2230      	movs	r2, #48	@ 0x30
 8009b1a:	703a      	strb	r2, [r7, #0]
 8009b1c:	781a      	ldrb	r2, [r3, #0]
 8009b1e:	3201      	adds	r2, #1
 8009b20:	701a      	strb	r2, [r3, #0]
 8009b22:	e7b1      	b.n	8009a88 <_dtoa_r+0x560>
 8009b24:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009b28:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b30:	d1b5      	bne.n	8009a9e <_dtoa_r+0x576>
 8009b32:	e7d4      	b.n	8009ade <_dtoa_r+0x5b6>
 8009b34:	0800d360 	.word	0x0800d360
 8009b38:	0800d338 	.word	0x0800d338
 8009b3c:	9908      	ldr	r1, [sp, #32]
 8009b3e:	2900      	cmp	r1, #0
 8009b40:	f000 80e9 	beq.w	8009d16 <_dtoa_r+0x7ee>
 8009b44:	9907      	ldr	r1, [sp, #28]
 8009b46:	2901      	cmp	r1, #1
 8009b48:	f300 80cb 	bgt.w	8009ce2 <_dtoa_r+0x7ba>
 8009b4c:	2d00      	cmp	r5, #0
 8009b4e:	f000 80c4 	beq.w	8009cda <_dtoa_r+0x7b2>
 8009b52:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009b56:	9e04      	ldr	r6, [sp, #16]
 8009b58:	461c      	mov	r4, r3
 8009b5a:	9305      	str	r3, [sp, #20]
 8009b5c:	9b04      	ldr	r3, [sp, #16]
 8009b5e:	4413      	add	r3, r2
 8009b60:	9304      	str	r3, [sp, #16]
 8009b62:	9b06      	ldr	r3, [sp, #24]
 8009b64:	2101      	movs	r1, #1
 8009b66:	4413      	add	r3, r2
 8009b68:	4648      	mov	r0, r9
 8009b6a:	9306      	str	r3, [sp, #24]
 8009b6c:	f000 fbc2 	bl	800a2f4 <__i2b>
 8009b70:	9b05      	ldr	r3, [sp, #20]
 8009b72:	4605      	mov	r5, r0
 8009b74:	b166      	cbz	r6, 8009b90 <_dtoa_r+0x668>
 8009b76:	9a06      	ldr	r2, [sp, #24]
 8009b78:	2a00      	cmp	r2, #0
 8009b7a:	dd09      	ble.n	8009b90 <_dtoa_r+0x668>
 8009b7c:	42b2      	cmp	r2, r6
 8009b7e:	9904      	ldr	r1, [sp, #16]
 8009b80:	bfa8      	it	ge
 8009b82:	4632      	movge	r2, r6
 8009b84:	1a89      	subs	r1, r1, r2
 8009b86:	9104      	str	r1, [sp, #16]
 8009b88:	9906      	ldr	r1, [sp, #24]
 8009b8a:	1ab6      	subs	r6, r6, r2
 8009b8c:	1a8a      	subs	r2, r1, r2
 8009b8e:	9206      	str	r2, [sp, #24]
 8009b90:	b30b      	cbz	r3, 8009bd6 <_dtoa_r+0x6ae>
 8009b92:	9a08      	ldr	r2, [sp, #32]
 8009b94:	2a00      	cmp	r2, #0
 8009b96:	f000 80c5 	beq.w	8009d24 <_dtoa_r+0x7fc>
 8009b9a:	2c00      	cmp	r4, #0
 8009b9c:	f000 80bf 	beq.w	8009d1e <_dtoa_r+0x7f6>
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	4622      	mov	r2, r4
 8009ba4:	4648      	mov	r0, r9
 8009ba6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ba8:	f000 fc5c 	bl	800a464 <__pow5mult>
 8009bac:	9a01      	ldr	r2, [sp, #4]
 8009bae:	4601      	mov	r1, r0
 8009bb0:	4605      	mov	r5, r0
 8009bb2:	4648      	mov	r0, r9
 8009bb4:	f000 fbb4 	bl	800a320 <__multiply>
 8009bb8:	9901      	ldr	r1, [sp, #4]
 8009bba:	9005      	str	r0, [sp, #20]
 8009bbc:	4648      	mov	r0, r9
 8009bbe:	f000 fa9b 	bl	800a0f8 <_Bfree>
 8009bc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009bc4:	1b1b      	subs	r3, r3, r4
 8009bc6:	f000 80b0 	beq.w	8009d2a <_dtoa_r+0x802>
 8009bca:	9905      	ldr	r1, [sp, #20]
 8009bcc:	461a      	mov	r2, r3
 8009bce:	4648      	mov	r0, r9
 8009bd0:	f000 fc48 	bl	800a464 <__pow5mult>
 8009bd4:	9001      	str	r0, [sp, #4]
 8009bd6:	2101      	movs	r1, #1
 8009bd8:	4648      	mov	r0, r9
 8009bda:	f000 fb8b 	bl	800a2f4 <__i2b>
 8009bde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009be0:	4604      	mov	r4, r0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 81da 	beq.w	8009f9c <_dtoa_r+0xa74>
 8009be8:	461a      	mov	r2, r3
 8009bea:	4601      	mov	r1, r0
 8009bec:	4648      	mov	r0, r9
 8009bee:	f000 fc39 	bl	800a464 <__pow5mult>
 8009bf2:	9b07      	ldr	r3, [sp, #28]
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	4604      	mov	r4, r0
 8009bf8:	f300 80a0 	bgt.w	8009d3c <_dtoa_r+0x814>
 8009bfc:	9b02      	ldr	r3, [sp, #8]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	f040 8096 	bne.w	8009d30 <_dtoa_r+0x808>
 8009c04:	9b03      	ldr	r3, [sp, #12]
 8009c06:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8009c0a:	2a00      	cmp	r2, #0
 8009c0c:	f040 8092 	bne.w	8009d34 <_dtoa_r+0x80c>
 8009c10:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009c14:	0d12      	lsrs	r2, r2, #20
 8009c16:	0512      	lsls	r2, r2, #20
 8009c18:	2a00      	cmp	r2, #0
 8009c1a:	f000 808d 	beq.w	8009d38 <_dtoa_r+0x810>
 8009c1e:	9b04      	ldr	r3, [sp, #16]
 8009c20:	3301      	adds	r3, #1
 8009c22:	9304      	str	r3, [sp, #16]
 8009c24:	9b06      	ldr	r3, [sp, #24]
 8009c26:	3301      	adds	r3, #1
 8009c28:	9306      	str	r3, [sp, #24]
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	f000 81b9 	beq.w	8009fa8 <_dtoa_r+0xa80>
 8009c36:	6922      	ldr	r2, [r4, #16]
 8009c38:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009c3c:	6910      	ldr	r0, [r2, #16]
 8009c3e:	f000 fb0d 	bl	800a25c <__hi0bits>
 8009c42:	f1c0 0020 	rsb	r0, r0, #32
 8009c46:	9b06      	ldr	r3, [sp, #24]
 8009c48:	4418      	add	r0, r3
 8009c4a:	f010 001f 	ands.w	r0, r0, #31
 8009c4e:	f000 8081 	beq.w	8009d54 <_dtoa_r+0x82c>
 8009c52:	f1c0 0220 	rsb	r2, r0, #32
 8009c56:	2a04      	cmp	r2, #4
 8009c58:	dd73      	ble.n	8009d42 <_dtoa_r+0x81a>
 8009c5a:	9b04      	ldr	r3, [sp, #16]
 8009c5c:	f1c0 001c 	rsb	r0, r0, #28
 8009c60:	4403      	add	r3, r0
 8009c62:	9304      	str	r3, [sp, #16]
 8009c64:	9b06      	ldr	r3, [sp, #24]
 8009c66:	4406      	add	r6, r0
 8009c68:	4403      	add	r3, r0
 8009c6a:	9306      	str	r3, [sp, #24]
 8009c6c:	9b04      	ldr	r3, [sp, #16]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	dd05      	ble.n	8009c7e <_dtoa_r+0x756>
 8009c72:	9901      	ldr	r1, [sp, #4]
 8009c74:	461a      	mov	r2, r3
 8009c76:	4648      	mov	r0, r9
 8009c78:	f000 fc4e 	bl	800a518 <__lshift>
 8009c7c:	9001      	str	r0, [sp, #4]
 8009c7e:	9b06      	ldr	r3, [sp, #24]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	dd05      	ble.n	8009c90 <_dtoa_r+0x768>
 8009c84:	4621      	mov	r1, r4
 8009c86:	461a      	mov	r2, r3
 8009c88:	4648      	mov	r0, r9
 8009c8a:	f000 fc45 	bl	800a518 <__lshift>
 8009c8e:	4604      	mov	r4, r0
 8009c90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d060      	beq.n	8009d58 <_dtoa_r+0x830>
 8009c96:	9801      	ldr	r0, [sp, #4]
 8009c98:	4621      	mov	r1, r4
 8009c9a:	f000 fca9 	bl	800a5f0 <__mcmp>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	da5a      	bge.n	8009d58 <_dtoa_r+0x830>
 8009ca2:	f108 33ff 	add.w	r3, r8, #4294967295
 8009ca6:	9305      	str	r3, [sp, #20]
 8009ca8:	9901      	ldr	r1, [sp, #4]
 8009caa:	2300      	movs	r3, #0
 8009cac:	220a      	movs	r2, #10
 8009cae:	4648      	mov	r0, r9
 8009cb0:	f000 fa44 	bl	800a13c <__multadd>
 8009cb4:	9b08      	ldr	r3, [sp, #32]
 8009cb6:	9001      	str	r0, [sp, #4]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	f000 8177 	beq.w	8009fac <_dtoa_r+0xa84>
 8009cbe:	4629      	mov	r1, r5
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	220a      	movs	r2, #10
 8009cc4:	4648      	mov	r0, r9
 8009cc6:	f000 fa39 	bl	800a13c <__multadd>
 8009cca:	f1bb 0f00 	cmp.w	fp, #0
 8009cce:	4605      	mov	r5, r0
 8009cd0:	dc6e      	bgt.n	8009db0 <_dtoa_r+0x888>
 8009cd2:	9b07      	ldr	r3, [sp, #28]
 8009cd4:	2b02      	cmp	r3, #2
 8009cd6:	dc48      	bgt.n	8009d6a <_dtoa_r+0x842>
 8009cd8:	e06a      	b.n	8009db0 <_dtoa_r+0x888>
 8009cda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cdc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009ce0:	e739      	b.n	8009b56 <_dtoa_r+0x62e>
 8009ce2:	f10a 34ff 	add.w	r4, sl, #4294967295
 8009ce6:	42a3      	cmp	r3, r4
 8009ce8:	db07      	blt.n	8009cfa <_dtoa_r+0x7d2>
 8009cea:	f1ba 0f00 	cmp.w	sl, #0
 8009cee:	eba3 0404 	sub.w	r4, r3, r4
 8009cf2:	db0b      	blt.n	8009d0c <_dtoa_r+0x7e4>
 8009cf4:	9e04      	ldr	r6, [sp, #16]
 8009cf6:	4652      	mov	r2, sl
 8009cf8:	e72f      	b.n	8009b5a <_dtoa_r+0x632>
 8009cfa:	1ae2      	subs	r2, r4, r3
 8009cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cfe:	9e04      	ldr	r6, [sp, #16]
 8009d00:	4413      	add	r3, r2
 8009d02:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d04:	4652      	mov	r2, sl
 8009d06:	4623      	mov	r3, r4
 8009d08:	2400      	movs	r4, #0
 8009d0a:	e726      	b.n	8009b5a <_dtoa_r+0x632>
 8009d0c:	9a04      	ldr	r2, [sp, #16]
 8009d0e:	eba2 060a 	sub.w	r6, r2, sl
 8009d12:	2200      	movs	r2, #0
 8009d14:	e721      	b.n	8009b5a <_dtoa_r+0x632>
 8009d16:	9e04      	ldr	r6, [sp, #16]
 8009d18:	9d08      	ldr	r5, [sp, #32]
 8009d1a:	461c      	mov	r4, r3
 8009d1c:	e72a      	b.n	8009b74 <_dtoa_r+0x64c>
 8009d1e:	9a01      	ldr	r2, [sp, #4]
 8009d20:	9205      	str	r2, [sp, #20]
 8009d22:	e752      	b.n	8009bca <_dtoa_r+0x6a2>
 8009d24:	9901      	ldr	r1, [sp, #4]
 8009d26:	461a      	mov	r2, r3
 8009d28:	e751      	b.n	8009bce <_dtoa_r+0x6a6>
 8009d2a:	9b05      	ldr	r3, [sp, #20]
 8009d2c:	9301      	str	r3, [sp, #4]
 8009d2e:	e752      	b.n	8009bd6 <_dtoa_r+0x6ae>
 8009d30:	2300      	movs	r3, #0
 8009d32:	e77b      	b.n	8009c2c <_dtoa_r+0x704>
 8009d34:	9b02      	ldr	r3, [sp, #8]
 8009d36:	e779      	b.n	8009c2c <_dtoa_r+0x704>
 8009d38:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009d3a:	e778      	b.n	8009c2e <_dtoa_r+0x706>
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d40:	e779      	b.n	8009c36 <_dtoa_r+0x70e>
 8009d42:	d093      	beq.n	8009c6c <_dtoa_r+0x744>
 8009d44:	9b04      	ldr	r3, [sp, #16]
 8009d46:	321c      	adds	r2, #28
 8009d48:	4413      	add	r3, r2
 8009d4a:	9304      	str	r3, [sp, #16]
 8009d4c:	9b06      	ldr	r3, [sp, #24]
 8009d4e:	4416      	add	r6, r2
 8009d50:	4413      	add	r3, r2
 8009d52:	e78a      	b.n	8009c6a <_dtoa_r+0x742>
 8009d54:	4602      	mov	r2, r0
 8009d56:	e7f5      	b.n	8009d44 <_dtoa_r+0x81c>
 8009d58:	f1ba 0f00 	cmp.w	sl, #0
 8009d5c:	f8cd 8014 	str.w	r8, [sp, #20]
 8009d60:	46d3      	mov	fp, sl
 8009d62:	dc21      	bgt.n	8009da8 <_dtoa_r+0x880>
 8009d64:	9b07      	ldr	r3, [sp, #28]
 8009d66:	2b02      	cmp	r3, #2
 8009d68:	dd1e      	ble.n	8009da8 <_dtoa_r+0x880>
 8009d6a:	f1bb 0f00 	cmp.w	fp, #0
 8009d6e:	f47f addc 	bne.w	800992a <_dtoa_r+0x402>
 8009d72:	4621      	mov	r1, r4
 8009d74:	465b      	mov	r3, fp
 8009d76:	2205      	movs	r2, #5
 8009d78:	4648      	mov	r0, r9
 8009d7a:	f000 f9df 	bl	800a13c <__multadd>
 8009d7e:	4601      	mov	r1, r0
 8009d80:	4604      	mov	r4, r0
 8009d82:	9801      	ldr	r0, [sp, #4]
 8009d84:	f000 fc34 	bl	800a5f0 <__mcmp>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	f77f adce 	ble.w	800992a <_dtoa_r+0x402>
 8009d8e:	463e      	mov	r6, r7
 8009d90:	2331      	movs	r3, #49	@ 0x31
 8009d92:	f806 3b01 	strb.w	r3, [r6], #1
 8009d96:	9b05      	ldr	r3, [sp, #20]
 8009d98:	3301      	adds	r3, #1
 8009d9a:	9305      	str	r3, [sp, #20]
 8009d9c:	e5c9      	b.n	8009932 <_dtoa_r+0x40a>
 8009d9e:	f8cd 8014 	str.w	r8, [sp, #20]
 8009da2:	4654      	mov	r4, sl
 8009da4:	4625      	mov	r5, r4
 8009da6:	e7f2      	b.n	8009d8e <_dtoa_r+0x866>
 8009da8:	9b08      	ldr	r3, [sp, #32]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	f000 8102 	beq.w	8009fb4 <_dtoa_r+0xa8c>
 8009db0:	2e00      	cmp	r6, #0
 8009db2:	dd05      	ble.n	8009dc0 <_dtoa_r+0x898>
 8009db4:	4629      	mov	r1, r5
 8009db6:	4632      	mov	r2, r6
 8009db8:	4648      	mov	r0, r9
 8009dba:	f000 fbad 	bl	800a518 <__lshift>
 8009dbe:	4605      	mov	r5, r0
 8009dc0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d058      	beq.n	8009e78 <_dtoa_r+0x950>
 8009dc6:	6869      	ldr	r1, [r5, #4]
 8009dc8:	4648      	mov	r0, r9
 8009dca:	f000 f955 	bl	800a078 <_Balloc>
 8009dce:	4606      	mov	r6, r0
 8009dd0:	b928      	cbnz	r0, 8009dde <_dtoa_r+0x8b6>
 8009dd2:	4b82      	ldr	r3, [pc, #520]	@ (8009fdc <_dtoa_r+0xab4>)
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009dda:	f7ff bbbe 	b.w	800955a <_dtoa_r+0x32>
 8009dde:	692a      	ldr	r2, [r5, #16]
 8009de0:	3202      	adds	r2, #2
 8009de2:	0092      	lsls	r2, r2, #2
 8009de4:	f105 010c 	add.w	r1, r5, #12
 8009de8:	300c      	adds	r0, #12
 8009dea:	f7ff faf8 	bl	80093de <memcpy>
 8009dee:	2201      	movs	r2, #1
 8009df0:	4631      	mov	r1, r6
 8009df2:	4648      	mov	r0, r9
 8009df4:	f000 fb90 	bl	800a518 <__lshift>
 8009df8:	1c7b      	adds	r3, r7, #1
 8009dfa:	9304      	str	r3, [sp, #16]
 8009dfc:	eb07 030b 	add.w	r3, r7, fp
 8009e00:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e02:	9b02      	ldr	r3, [sp, #8]
 8009e04:	f003 0301 	and.w	r3, r3, #1
 8009e08:	46a8      	mov	r8, r5
 8009e0a:	9308      	str	r3, [sp, #32]
 8009e0c:	4605      	mov	r5, r0
 8009e0e:	9b04      	ldr	r3, [sp, #16]
 8009e10:	9801      	ldr	r0, [sp, #4]
 8009e12:	4621      	mov	r1, r4
 8009e14:	f103 3bff 	add.w	fp, r3, #4294967295
 8009e18:	f7ff fafd 	bl	8009416 <quorem>
 8009e1c:	4641      	mov	r1, r8
 8009e1e:	9002      	str	r0, [sp, #8]
 8009e20:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009e24:	9801      	ldr	r0, [sp, #4]
 8009e26:	f000 fbe3 	bl	800a5f0 <__mcmp>
 8009e2a:	462a      	mov	r2, r5
 8009e2c:	9006      	str	r0, [sp, #24]
 8009e2e:	4621      	mov	r1, r4
 8009e30:	4648      	mov	r0, r9
 8009e32:	f000 fbf9 	bl	800a628 <__mdiff>
 8009e36:	68c2      	ldr	r2, [r0, #12]
 8009e38:	4606      	mov	r6, r0
 8009e3a:	b9fa      	cbnz	r2, 8009e7c <_dtoa_r+0x954>
 8009e3c:	4601      	mov	r1, r0
 8009e3e:	9801      	ldr	r0, [sp, #4]
 8009e40:	f000 fbd6 	bl	800a5f0 <__mcmp>
 8009e44:	4602      	mov	r2, r0
 8009e46:	4631      	mov	r1, r6
 8009e48:	4648      	mov	r0, r9
 8009e4a:	920a      	str	r2, [sp, #40]	@ 0x28
 8009e4c:	f000 f954 	bl	800a0f8 <_Bfree>
 8009e50:	9b07      	ldr	r3, [sp, #28]
 8009e52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e54:	9e04      	ldr	r6, [sp, #16]
 8009e56:	ea42 0103 	orr.w	r1, r2, r3
 8009e5a:	9b08      	ldr	r3, [sp, #32]
 8009e5c:	4319      	orrs	r1, r3
 8009e5e:	d10f      	bne.n	8009e80 <_dtoa_r+0x958>
 8009e60:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009e64:	d028      	beq.n	8009eb8 <_dtoa_r+0x990>
 8009e66:	9b06      	ldr	r3, [sp, #24]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	dd02      	ble.n	8009e72 <_dtoa_r+0x94a>
 8009e6c:	9b02      	ldr	r3, [sp, #8]
 8009e6e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8009e72:	f88b a000 	strb.w	sl, [fp]
 8009e76:	e55e      	b.n	8009936 <_dtoa_r+0x40e>
 8009e78:	4628      	mov	r0, r5
 8009e7a:	e7bd      	b.n	8009df8 <_dtoa_r+0x8d0>
 8009e7c:	2201      	movs	r2, #1
 8009e7e:	e7e2      	b.n	8009e46 <_dtoa_r+0x91e>
 8009e80:	9b06      	ldr	r3, [sp, #24]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	db04      	blt.n	8009e90 <_dtoa_r+0x968>
 8009e86:	9907      	ldr	r1, [sp, #28]
 8009e88:	430b      	orrs	r3, r1
 8009e8a:	9908      	ldr	r1, [sp, #32]
 8009e8c:	430b      	orrs	r3, r1
 8009e8e:	d120      	bne.n	8009ed2 <_dtoa_r+0x9aa>
 8009e90:	2a00      	cmp	r2, #0
 8009e92:	ddee      	ble.n	8009e72 <_dtoa_r+0x94a>
 8009e94:	9901      	ldr	r1, [sp, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	4648      	mov	r0, r9
 8009e9a:	f000 fb3d 	bl	800a518 <__lshift>
 8009e9e:	4621      	mov	r1, r4
 8009ea0:	9001      	str	r0, [sp, #4]
 8009ea2:	f000 fba5 	bl	800a5f0 <__mcmp>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	dc03      	bgt.n	8009eb2 <_dtoa_r+0x98a>
 8009eaa:	d1e2      	bne.n	8009e72 <_dtoa_r+0x94a>
 8009eac:	f01a 0f01 	tst.w	sl, #1
 8009eb0:	d0df      	beq.n	8009e72 <_dtoa_r+0x94a>
 8009eb2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009eb6:	d1d9      	bne.n	8009e6c <_dtoa_r+0x944>
 8009eb8:	2339      	movs	r3, #57	@ 0x39
 8009eba:	f88b 3000 	strb.w	r3, [fp]
 8009ebe:	4633      	mov	r3, r6
 8009ec0:	461e      	mov	r6, r3
 8009ec2:	3b01      	subs	r3, #1
 8009ec4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009ec8:	2a39      	cmp	r2, #57	@ 0x39
 8009eca:	d052      	beq.n	8009f72 <_dtoa_r+0xa4a>
 8009ecc:	3201      	adds	r2, #1
 8009ece:	701a      	strb	r2, [r3, #0]
 8009ed0:	e531      	b.n	8009936 <_dtoa_r+0x40e>
 8009ed2:	2a00      	cmp	r2, #0
 8009ed4:	dd07      	ble.n	8009ee6 <_dtoa_r+0x9be>
 8009ed6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009eda:	d0ed      	beq.n	8009eb8 <_dtoa_r+0x990>
 8009edc:	f10a 0301 	add.w	r3, sl, #1
 8009ee0:	f88b 3000 	strb.w	r3, [fp]
 8009ee4:	e527      	b.n	8009936 <_dtoa_r+0x40e>
 8009ee6:	9b04      	ldr	r3, [sp, #16]
 8009ee8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009eea:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d029      	beq.n	8009f46 <_dtoa_r+0xa1e>
 8009ef2:	9901      	ldr	r1, [sp, #4]
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	220a      	movs	r2, #10
 8009ef8:	4648      	mov	r0, r9
 8009efa:	f000 f91f 	bl	800a13c <__multadd>
 8009efe:	45a8      	cmp	r8, r5
 8009f00:	9001      	str	r0, [sp, #4]
 8009f02:	f04f 0300 	mov.w	r3, #0
 8009f06:	f04f 020a 	mov.w	r2, #10
 8009f0a:	4641      	mov	r1, r8
 8009f0c:	4648      	mov	r0, r9
 8009f0e:	d107      	bne.n	8009f20 <_dtoa_r+0x9f8>
 8009f10:	f000 f914 	bl	800a13c <__multadd>
 8009f14:	4680      	mov	r8, r0
 8009f16:	4605      	mov	r5, r0
 8009f18:	9b04      	ldr	r3, [sp, #16]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	9304      	str	r3, [sp, #16]
 8009f1e:	e776      	b.n	8009e0e <_dtoa_r+0x8e6>
 8009f20:	f000 f90c 	bl	800a13c <__multadd>
 8009f24:	4629      	mov	r1, r5
 8009f26:	4680      	mov	r8, r0
 8009f28:	2300      	movs	r3, #0
 8009f2a:	220a      	movs	r2, #10
 8009f2c:	4648      	mov	r0, r9
 8009f2e:	f000 f905 	bl	800a13c <__multadd>
 8009f32:	4605      	mov	r5, r0
 8009f34:	e7f0      	b.n	8009f18 <_dtoa_r+0x9f0>
 8009f36:	f1bb 0f00 	cmp.w	fp, #0
 8009f3a:	bfcc      	ite	gt
 8009f3c:	465e      	movgt	r6, fp
 8009f3e:	2601      	movle	r6, #1
 8009f40:	443e      	add	r6, r7
 8009f42:	f04f 0800 	mov.w	r8, #0
 8009f46:	9901      	ldr	r1, [sp, #4]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	4648      	mov	r0, r9
 8009f4c:	f000 fae4 	bl	800a518 <__lshift>
 8009f50:	4621      	mov	r1, r4
 8009f52:	9001      	str	r0, [sp, #4]
 8009f54:	f000 fb4c 	bl	800a5f0 <__mcmp>
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	dcb0      	bgt.n	8009ebe <_dtoa_r+0x996>
 8009f5c:	d102      	bne.n	8009f64 <_dtoa_r+0xa3c>
 8009f5e:	f01a 0f01 	tst.w	sl, #1
 8009f62:	d1ac      	bne.n	8009ebe <_dtoa_r+0x996>
 8009f64:	4633      	mov	r3, r6
 8009f66:	461e      	mov	r6, r3
 8009f68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f6c:	2a30      	cmp	r2, #48	@ 0x30
 8009f6e:	d0fa      	beq.n	8009f66 <_dtoa_r+0xa3e>
 8009f70:	e4e1      	b.n	8009936 <_dtoa_r+0x40e>
 8009f72:	429f      	cmp	r7, r3
 8009f74:	d1a4      	bne.n	8009ec0 <_dtoa_r+0x998>
 8009f76:	9b05      	ldr	r3, [sp, #20]
 8009f78:	3301      	adds	r3, #1
 8009f7a:	9305      	str	r3, [sp, #20]
 8009f7c:	2331      	movs	r3, #49	@ 0x31
 8009f7e:	703b      	strb	r3, [r7, #0]
 8009f80:	e4d9      	b.n	8009936 <_dtoa_r+0x40e>
 8009f82:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f84:	4f16      	ldr	r7, [pc, #88]	@ (8009fe0 <_dtoa_r+0xab8>)
 8009f86:	b11b      	cbz	r3, 8009f90 <_dtoa_r+0xa68>
 8009f88:	f107 0308 	add.w	r3, r7, #8
 8009f8c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009f8e:	6013      	str	r3, [r2, #0]
 8009f90:	4638      	mov	r0, r7
 8009f92:	b011      	add	sp, #68	@ 0x44
 8009f94:	ecbd 8b02 	vpop	{d8}
 8009f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9c:	9b07      	ldr	r3, [sp, #28]
 8009f9e:	2b01      	cmp	r3, #1
 8009fa0:	f77f ae2c 	ble.w	8009bfc <_dtoa_r+0x6d4>
 8009fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fa6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009fa8:	2001      	movs	r0, #1
 8009faa:	e64c      	b.n	8009c46 <_dtoa_r+0x71e>
 8009fac:	f1bb 0f00 	cmp.w	fp, #0
 8009fb0:	f77f aed8 	ble.w	8009d64 <_dtoa_r+0x83c>
 8009fb4:	463e      	mov	r6, r7
 8009fb6:	9801      	ldr	r0, [sp, #4]
 8009fb8:	4621      	mov	r1, r4
 8009fba:	f7ff fa2c 	bl	8009416 <quorem>
 8009fbe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009fc2:	f806 ab01 	strb.w	sl, [r6], #1
 8009fc6:	1bf2      	subs	r2, r6, r7
 8009fc8:	4593      	cmp	fp, r2
 8009fca:	ddb4      	ble.n	8009f36 <_dtoa_r+0xa0e>
 8009fcc:	9901      	ldr	r1, [sp, #4]
 8009fce:	2300      	movs	r3, #0
 8009fd0:	220a      	movs	r2, #10
 8009fd2:	4648      	mov	r0, r9
 8009fd4:	f000 f8b2 	bl	800a13c <__multadd>
 8009fd8:	9001      	str	r0, [sp, #4]
 8009fda:	e7ec      	b.n	8009fb6 <_dtoa_r+0xa8e>
 8009fdc:	0800d06c 	.word	0x0800d06c
 8009fe0:	0800cff0 	.word	0x0800cff0

08009fe4 <_free_r>:
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	4605      	mov	r5, r0
 8009fe8:	2900      	cmp	r1, #0
 8009fea:	d041      	beq.n	800a070 <_free_r+0x8c>
 8009fec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ff0:	1f0c      	subs	r4, r1, #4
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	bfb8      	it	lt
 8009ff6:	18e4      	addlt	r4, r4, r3
 8009ff8:	f7fe f8a2 	bl	8008140 <__malloc_lock>
 8009ffc:	4a1d      	ldr	r2, [pc, #116]	@ (800a074 <_free_r+0x90>)
 8009ffe:	6813      	ldr	r3, [r2, #0]
 800a000:	b933      	cbnz	r3, 800a010 <_free_r+0x2c>
 800a002:	6063      	str	r3, [r4, #4]
 800a004:	6014      	str	r4, [r2, #0]
 800a006:	4628      	mov	r0, r5
 800a008:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a00c:	f7fe b89e 	b.w	800814c <__malloc_unlock>
 800a010:	42a3      	cmp	r3, r4
 800a012:	d908      	bls.n	800a026 <_free_r+0x42>
 800a014:	6820      	ldr	r0, [r4, #0]
 800a016:	1821      	adds	r1, r4, r0
 800a018:	428b      	cmp	r3, r1
 800a01a:	bf01      	itttt	eq
 800a01c:	6819      	ldreq	r1, [r3, #0]
 800a01e:	685b      	ldreq	r3, [r3, #4]
 800a020:	1809      	addeq	r1, r1, r0
 800a022:	6021      	streq	r1, [r4, #0]
 800a024:	e7ed      	b.n	800a002 <_free_r+0x1e>
 800a026:	461a      	mov	r2, r3
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	b10b      	cbz	r3, 800a030 <_free_r+0x4c>
 800a02c:	42a3      	cmp	r3, r4
 800a02e:	d9fa      	bls.n	800a026 <_free_r+0x42>
 800a030:	6811      	ldr	r1, [r2, #0]
 800a032:	1850      	adds	r0, r2, r1
 800a034:	42a0      	cmp	r0, r4
 800a036:	d10b      	bne.n	800a050 <_free_r+0x6c>
 800a038:	6820      	ldr	r0, [r4, #0]
 800a03a:	4401      	add	r1, r0
 800a03c:	1850      	adds	r0, r2, r1
 800a03e:	4283      	cmp	r3, r0
 800a040:	6011      	str	r1, [r2, #0]
 800a042:	d1e0      	bne.n	800a006 <_free_r+0x22>
 800a044:	6818      	ldr	r0, [r3, #0]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	6053      	str	r3, [r2, #4]
 800a04a:	4408      	add	r0, r1
 800a04c:	6010      	str	r0, [r2, #0]
 800a04e:	e7da      	b.n	800a006 <_free_r+0x22>
 800a050:	d902      	bls.n	800a058 <_free_r+0x74>
 800a052:	230c      	movs	r3, #12
 800a054:	602b      	str	r3, [r5, #0]
 800a056:	e7d6      	b.n	800a006 <_free_r+0x22>
 800a058:	6820      	ldr	r0, [r4, #0]
 800a05a:	1821      	adds	r1, r4, r0
 800a05c:	428b      	cmp	r3, r1
 800a05e:	bf04      	itt	eq
 800a060:	6819      	ldreq	r1, [r3, #0]
 800a062:	685b      	ldreq	r3, [r3, #4]
 800a064:	6063      	str	r3, [r4, #4]
 800a066:	bf04      	itt	eq
 800a068:	1809      	addeq	r1, r1, r0
 800a06a:	6021      	streq	r1, [r4, #0]
 800a06c:	6054      	str	r4, [r2, #4]
 800a06e:	e7ca      	b.n	800a006 <_free_r+0x22>
 800a070:	bd38      	pop	{r3, r4, r5, pc}
 800a072:	bf00      	nop
 800a074:	240292cc 	.word	0x240292cc

0800a078 <_Balloc>:
 800a078:	b570      	push	{r4, r5, r6, lr}
 800a07a:	69c6      	ldr	r6, [r0, #28]
 800a07c:	4604      	mov	r4, r0
 800a07e:	460d      	mov	r5, r1
 800a080:	b976      	cbnz	r6, 800a0a0 <_Balloc+0x28>
 800a082:	2010      	movs	r0, #16
 800a084:	f7fd fb9a 	bl	80077bc <__wrap_malloc>
 800a088:	4602      	mov	r2, r0
 800a08a:	61e0      	str	r0, [r4, #28]
 800a08c:	b920      	cbnz	r0, 800a098 <_Balloc+0x20>
 800a08e:	4b18      	ldr	r3, [pc, #96]	@ (800a0f0 <_Balloc+0x78>)
 800a090:	4818      	ldr	r0, [pc, #96]	@ (800a0f4 <_Balloc+0x7c>)
 800a092:	216b      	movs	r1, #107	@ 0x6b
 800a094:	f7fd ff8c 	bl	8007fb0 <__assert_func>
 800a098:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a09c:	6006      	str	r6, [r0, #0]
 800a09e:	60c6      	str	r6, [r0, #12]
 800a0a0:	69e6      	ldr	r6, [r4, #28]
 800a0a2:	68f3      	ldr	r3, [r6, #12]
 800a0a4:	b183      	cbz	r3, 800a0c8 <_Balloc+0x50>
 800a0a6:	69e3      	ldr	r3, [r4, #28]
 800a0a8:	68db      	ldr	r3, [r3, #12]
 800a0aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a0ae:	b9b8      	cbnz	r0, 800a0e0 <_Balloc+0x68>
 800a0b0:	2101      	movs	r1, #1
 800a0b2:	fa01 f605 	lsl.w	r6, r1, r5
 800a0b6:	1d72      	adds	r2, r6, #5
 800a0b8:	0092      	lsls	r2, r2, #2
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f001 feec 	bl	800be98 <_calloc_r>
 800a0c0:	b160      	cbz	r0, 800a0dc <_Balloc+0x64>
 800a0c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a0c6:	e00e      	b.n	800a0e6 <_Balloc+0x6e>
 800a0c8:	2221      	movs	r2, #33	@ 0x21
 800a0ca:	2104      	movs	r1, #4
 800a0cc:	4620      	mov	r0, r4
 800a0ce:	f001 fee3 	bl	800be98 <_calloc_r>
 800a0d2:	69e3      	ldr	r3, [r4, #28]
 800a0d4:	60f0      	str	r0, [r6, #12]
 800a0d6:	68db      	ldr	r3, [r3, #12]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d1e4      	bne.n	800a0a6 <_Balloc+0x2e>
 800a0dc:	2000      	movs	r0, #0
 800a0de:	bd70      	pop	{r4, r5, r6, pc}
 800a0e0:	6802      	ldr	r2, [r0, #0]
 800a0e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a0ec:	e7f7      	b.n	800a0de <_Balloc+0x66>
 800a0ee:	bf00      	nop
 800a0f0:	0800cffd 	.word	0x0800cffd
 800a0f4:	0800d07d 	.word	0x0800d07d

0800a0f8 <_Bfree>:
 800a0f8:	b570      	push	{r4, r5, r6, lr}
 800a0fa:	69c6      	ldr	r6, [r0, #28]
 800a0fc:	4605      	mov	r5, r0
 800a0fe:	460c      	mov	r4, r1
 800a100:	b976      	cbnz	r6, 800a120 <_Bfree+0x28>
 800a102:	2010      	movs	r0, #16
 800a104:	f7fd fb5a 	bl	80077bc <__wrap_malloc>
 800a108:	4602      	mov	r2, r0
 800a10a:	61e8      	str	r0, [r5, #28]
 800a10c:	b920      	cbnz	r0, 800a118 <_Bfree+0x20>
 800a10e:	4b09      	ldr	r3, [pc, #36]	@ (800a134 <_Bfree+0x3c>)
 800a110:	4809      	ldr	r0, [pc, #36]	@ (800a138 <_Bfree+0x40>)
 800a112:	218f      	movs	r1, #143	@ 0x8f
 800a114:	f7fd ff4c 	bl	8007fb0 <__assert_func>
 800a118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a11c:	6006      	str	r6, [r0, #0]
 800a11e:	60c6      	str	r6, [r0, #12]
 800a120:	b13c      	cbz	r4, 800a132 <_Bfree+0x3a>
 800a122:	69eb      	ldr	r3, [r5, #28]
 800a124:	6862      	ldr	r2, [r4, #4]
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a12c:	6021      	str	r1, [r4, #0]
 800a12e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a132:	bd70      	pop	{r4, r5, r6, pc}
 800a134:	0800cffd 	.word	0x0800cffd
 800a138:	0800d07d 	.word	0x0800d07d

0800a13c <__multadd>:
 800a13c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a140:	690d      	ldr	r5, [r1, #16]
 800a142:	4607      	mov	r7, r0
 800a144:	460c      	mov	r4, r1
 800a146:	461e      	mov	r6, r3
 800a148:	f101 0c14 	add.w	ip, r1, #20
 800a14c:	2000      	movs	r0, #0
 800a14e:	f8dc 3000 	ldr.w	r3, [ip]
 800a152:	b299      	uxth	r1, r3
 800a154:	fb02 6101 	mla	r1, r2, r1, r6
 800a158:	0c1e      	lsrs	r6, r3, #16
 800a15a:	0c0b      	lsrs	r3, r1, #16
 800a15c:	fb02 3306 	mla	r3, r2, r6, r3
 800a160:	b289      	uxth	r1, r1
 800a162:	3001      	adds	r0, #1
 800a164:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a168:	4285      	cmp	r5, r0
 800a16a:	f84c 1b04 	str.w	r1, [ip], #4
 800a16e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a172:	dcec      	bgt.n	800a14e <__multadd+0x12>
 800a174:	b30e      	cbz	r6, 800a1ba <__multadd+0x7e>
 800a176:	68a3      	ldr	r3, [r4, #8]
 800a178:	42ab      	cmp	r3, r5
 800a17a:	dc19      	bgt.n	800a1b0 <__multadd+0x74>
 800a17c:	6861      	ldr	r1, [r4, #4]
 800a17e:	4638      	mov	r0, r7
 800a180:	3101      	adds	r1, #1
 800a182:	f7ff ff79 	bl	800a078 <_Balloc>
 800a186:	4680      	mov	r8, r0
 800a188:	b928      	cbnz	r0, 800a196 <__multadd+0x5a>
 800a18a:	4602      	mov	r2, r0
 800a18c:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c0 <__multadd+0x84>)
 800a18e:	480d      	ldr	r0, [pc, #52]	@ (800a1c4 <__multadd+0x88>)
 800a190:	21ba      	movs	r1, #186	@ 0xba
 800a192:	f7fd ff0d 	bl	8007fb0 <__assert_func>
 800a196:	6922      	ldr	r2, [r4, #16]
 800a198:	3202      	adds	r2, #2
 800a19a:	f104 010c 	add.w	r1, r4, #12
 800a19e:	0092      	lsls	r2, r2, #2
 800a1a0:	300c      	adds	r0, #12
 800a1a2:	f7ff f91c 	bl	80093de <memcpy>
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	4638      	mov	r0, r7
 800a1aa:	f7ff ffa5 	bl	800a0f8 <_Bfree>
 800a1ae:	4644      	mov	r4, r8
 800a1b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	615e      	str	r6, [r3, #20]
 800a1b8:	6125      	str	r5, [r4, #16]
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1c0:	0800d06c 	.word	0x0800d06c
 800a1c4:	0800d07d 	.word	0x0800d07d

0800a1c8 <__s2b>:
 800a1c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1cc:	460c      	mov	r4, r1
 800a1ce:	4615      	mov	r5, r2
 800a1d0:	461f      	mov	r7, r3
 800a1d2:	2209      	movs	r2, #9
 800a1d4:	3308      	adds	r3, #8
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1dc:	2100      	movs	r1, #0
 800a1de:	2201      	movs	r2, #1
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	db09      	blt.n	800a1f8 <__s2b+0x30>
 800a1e4:	4630      	mov	r0, r6
 800a1e6:	f7ff ff47 	bl	800a078 <_Balloc>
 800a1ea:	b940      	cbnz	r0, 800a1fe <__s2b+0x36>
 800a1ec:	4602      	mov	r2, r0
 800a1ee:	4b19      	ldr	r3, [pc, #100]	@ (800a254 <__s2b+0x8c>)
 800a1f0:	4819      	ldr	r0, [pc, #100]	@ (800a258 <__s2b+0x90>)
 800a1f2:	21d3      	movs	r1, #211	@ 0xd3
 800a1f4:	f7fd fedc 	bl	8007fb0 <__assert_func>
 800a1f8:	0052      	lsls	r2, r2, #1
 800a1fa:	3101      	adds	r1, #1
 800a1fc:	e7f0      	b.n	800a1e0 <__s2b+0x18>
 800a1fe:	9b08      	ldr	r3, [sp, #32]
 800a200:	6143      	str	r3, [r0, #20]
 800a202:	2d09      	cmp	r5, #9
 800a204:	f04f 0301 	mov.w	r3, #1
 800a208:	6103      	str	r3, [r0, #16]
 800a20a:	dd16      	ble.n	800a23a <__s2b+0x72>
 800a20c:	f104 0909 	add.w	r9, r4, #9
 800a210:	46c8      	mov	r8, r9
 800a212:	442c      	add	r4, r5
 800a214:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a218:	4601      	mov	r1, r0
 800a21a:	3b30      	subs	r3, #48	@ 0x30
 800a21c:	220a      	movs	r2, #10
 800a21e:	4630      	mov	r0, r6
 800a220:	f7ff ff8c 	bl	800a13c <__multadd>
 800a224:	45a0      	cmp	r8, r4
 800a226:	d1f5      	bne.n	800a214 <__s2b+0x4c>
 800a228:	f1a5 0408 	sub.w	r4, r5, #8
 800a22c:	444c      	add	r4, r9
 800a22e:	1b2d      	subs	r5, r5, r4
 800a230:	1963      	adds	r3, r4, r5
 800a232:	42bb      	cmp	r3, r7
 800a234:	db04      	blt.n	800a240 <__s2b+0x78>
 800a236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a23a:	340a      	adds	r4, #10
 800a23c:	2509      	movs	r5, #9
 800a23e:	e7f6      	b.n	800a22e <__s2b+0x66>
 800a240:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a244:	4601      	mov	r1, r0
 800a246:	3b30      	subs	r3, #48	@ 0x30
 800a248:	220a      	movs	r2, #10
 800a24a:	4630      	mov	r0, r6
 800a24c:	f7ff ff76 	bl	800a13c <__multadd>
 800a250:	e7ee      	b.n	800a230 <__s2b+0x68>
 800a252:	bf00      	nop
 800a254:	0800d06c 	.word	0x0800d06c
 800a258:	0800d07d 	.word	0x0800d07d

0800a25c <__hi0bits>:
 800a25c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a260:	4603      	mov	r3, r0
 800a262:	bf36      	itet	cc
 800a264:	0403      	lslcc	r3, r0, #16
 800a266:	2000      	movcs	r0, #0
 800a268:	2010      	movcc	r0, #16
 800a26a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a26e:	bf3c      	itt	cc
 800a270:	021b      	lslcc	r3, r3, #8
 800a272:	3008      	addcc	r0, #8
 800a274:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a278:	bf3c      	itt	cc
 800a27a:	011b      	lslcc	r3, r3, #4
 800a27c:	3004      	addcc	r0, #4
 800a27e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a282:	bf3c      	itt	cc
 800a284:	009b      	lslcc	r3, r3, #2
 800a286:	3002      	addcc	r0, #2
 800a288:	2b00      	cmp	r3, #0
 800a28a:	db05      	blt.n	800a298 <__hi0bits+0x3c>
 800a28c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a290:	f100 0001 	add.w	r0, r0, #1
 800a294:	bf08      	it	eq
 800a296:	2020      	moveq	r0, #32
 800a298:	4770      	bx	lr

0800a29a <__lo0bits>:
 800a29a:	6803      	ldr	r3, [r0, #0]
 800a29c:	4602      	mov	r2, r0
 800a29e:	f013 0007 	ands.w	r0, r3, #7
 800a2a2:	d00b      	beq.n	800a2bc <__lo0bits+0x22>
 800a2a4:	07d9      	lsls	r1, r3, #31
 800a2a6:	d421      	bmi.n	800a2ec <__lo0bits+0x52>
 800a2a8:	0798      	lsls	r0, r3, #30
 800a2aa:	bf49      	itett	mi
 800a2ac:	085b      	lsrmi	r3, r3, #1
 800a2ae:	089b      	lsrpl	r3, r3, #2
 800a2b0:	2001      	movmi	r0, #1
 800a2b2:	6013      	strmi	r3, [r2, #0]
 800a2b4:	bf5c      	itt	pl
 800a2b6:	6013      	strpl	r3, [r2, #0]
 800a2b8:	2002      	movpl	r0, #2
 800a2ba:	4770      	bx	lr
 800a2bc:	b299      	uxth	r1, r3
 800a2be:	b909      	cbnz	r1, 800a2c4 <__lo0bits+0x2a>
 800a2c0:	0c1b      	lsrs	r3, r3, #16
 800a2c2:	2010      	movs	r0, #16
 800a2c4:	b2d9      	uxtb	r1, r3
 800a2c6:	b909      	cbnz	r1, 800a2cc <__lo0bits+0x32>
 800a2c8:	3008      	adds	r0, #8
 800a2ca:	0a1b      	lsrs	r3, r3, #8
 800a2cc:	0719      	lsls	r1, r3, #28
 800a2ce:	bf04      	itt	eq
 800a2d0:	091b      	lsreq	r3, r3, #4
 800a2d2:	3004      	addeq	r0, #4
 800a2d4:	0799      	lsls	r1, r3, #30
 800a2d6:	bf04      	itt	eq
 800a2d8:	089b      	lsreq	r3, r3, #2
 800a2da:	3002      	addeq	r0, #2
 800a2dc:	07d9      	lsls	r1, r3, #31
 800a2de:	d403      	bmi.n	800a2e8 <__lo0bits+0x4e>
 800a2e0:	085b      	lsrs	r3, r3, #1
 800a2e2:	f100 0001 	add.w	r0, r0, #1
 800a2e6:	d003      	beq.n	800a2f0 <__lo0bits+0x56>
 800a2e8:	6013      	str	r3, [r2, #0]
 800a2ea:	4770      	bx	lr
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	4770      	bx	lr
 800a2f0:	2020      	movs	r0, #32
 800a2f2:	4770      	bx	lr

0800a2f4 <__i2b>:
 800a2f4:	b510      	push	{r4, lr}
 800a2f6:	460c      	mov	r4, r1
 800a2f8:	2101      	movs	r1, #1
 800a2fa:	f7ff febd 	bl	800a078 <_Balloc>
 800a2fe:	4602      	mov	r2, r0
 800a300:	b928      	cbnz	r0, 800a30e <__i2b+0x1a>
 800a302:	4b05      	ldr	r3, [pc, #20]	@ (800a318 <__i2b+0x24>)
 800a304:	4805      	ldr	r0, [pc, #20]	@ (800a31c <__i2b+0x28>)
 800a306:	f240 1145 	movw	r1, #325	@ 0x145
 800a30a:	f7fd fe51 	bl	8007fb0 <__assert_func>
 800a30e:	2301      	movs	r3, #1
 800a310:	6144      	str	r4, [r0, #20]
 800a312:	6103      	str	r3, [r0, #16]
 800a314:	bd10      	pop	{r4, pc}
 800a316:	bf00      	nop
 800a318:	0800d06c 	.word	0x0800d06c
 800a31c:	0800d07d 	.word	0x0800d07d

0800a320 <__multiply>:
 800a320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a324:	4617      	mov	r7, r2
 800a326:	690a      	ldr	r2, [r1, #16]
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	429a      	cmp	r2, r3
 800a32c:	bfa8      	it	ge
 800a32e:	463b      	movge	r3, r7
 800a330:	4689      	mov	r9, r1
 800a332:	bfa4      	itt	ge
 800a334:	460f      	movge	r7, r1
 800a336:	4699      	movge	r9, r3
 800a338:	693d      	ldr	r5, [r7, #16]
 800a33a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	6879      	ldr	r1, [r7, #4]
 800a342:	eb05 060a 	add.w	r6, r5, sl
 800a346:	42b3      	cmp	r3, r6
 800a348:	b085      	sub	sp, #20
 800a34a:	bfb8      	it	lt
 800a34c:	3101      	addlt	r1, #1
 800a34e:	f7ff fe93 	bl	800a078 <_Balloc>
 800a352:	b930      	cbnz	r0, 800a362 <__multiply+0x42>
 800a354:	4602      	mov	r2, r0
 800a356:	4b41      	ldr	r3, [pc, #260]	@ (800a45c <__multiply+0x13c>)
 800a358:	4841      	ldr	r0, [pc, #260]	@ (800a460 <__multiply+0x140>)
 800a35a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a35e:	f7fd fe27 	bl	8007fb0 <__assert_func>
 800a362:	f100 0414 	add.w	r4, r0, #20
 800a366:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a36a:	4623      	mov	r3, r4
 800a36c:	2200      	movs	r2, #0
 800a36e:	4573      	cmp	r3, lr
 800a370:	d320      	bcc.n	800a3b4 <__multiply+0x94>
 800a372:	f107 0814 	add.w	r8, r7, #20
 800a376:	f109 0114 	add.w	r1, r9, #20
 800a37a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a37e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a382:	9302      	str	r3, [sp, #8]
 800a384:	1beb      	subs	r3, r5, r7
 800a386:	3b15      	subs	r3, #21
 800a388:	f023 0303 	bic.w	r3, r3, #3
 800a38c:	3304      	adds	r3, #4
 800a38e:	3715      	adds	r7, #21
 800a390:	42bd      	cmp	r5, r7
 800a392:	bf38      	it	cc
 800a394:	2304      	movcc	r3, #4
 800a396:	9301      	str	r3, [sp, #4]
 800a398:	9b02      	ldr	r3, [sp, #8]
 800a39a:	9103      	str	r1, [sp, #12]
 800a39c:	428b      	cmp	r3, r1
 800a39e:	d80c      	bhi.n	800a3ba <__multiply+0x9a>
 800a3a0:	2e00      	cmp	r6, #0
 800a3a2:	dd03      	ble.n	800a3ac <__multiply+0x8c>
 800a3a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d055      	beq.n	800a458 <__multiply+0x138>
 800a3ac:	6106      	str	r6, [r0, #16]
 800a3ae:	b005      	add	sp, #20
 800a3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3b4:	f843 2b04 	str.w	r2, [r3], #4
 800a3b8:	e7d9      	b.n	800a36e <__multiply+0x4e>
 800a3ba:	f8b1 a000 	ldrh.w	sl, [r1]
 800a3be:	f1ba 0f00 	cmp.w	sl, #0
 800a3c2:	d01f      	beq.n	800a404 <__multiply+0xe4>
 800a3c4:	46c4      	mov	ip, r8
 800a3c6:	46a1      	mov	r9, r4
 800a3c8:	2700      	movs	r7, #0
 800a3ca:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a3ce:	f8d9 3000 	ldr.w	r3, [r9]
 800a3d2:	fa1f fb82 	uxth.w	fp, r2
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a3dc:	443b      	add	r3, r7
 800a3de:	f8d9 7000 	ldr.w	r7, [r9]
 800a3e2:	0c12      	lsrs	r2, r2, #16
 800a3e4:	0c3f      	lsrs	r7, r7, #16
 800a3e6:	fb0a 7202 	mla	r2, sl, r2, r7
 800a3ea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a3ee:	b29b      	uxth	r3, r3
 800a3f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3f4:	4565      	cmp	r5, ip
 800a3f6:	f849 3b04 	str.w	r3, [r9], #4
 800a3fa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a3fe:	d8e4      	bhi.n	800a3ca <__multiply+0xaa>
 800a400:	9b01      	ldr	r3, [sp, #4]
 800a402:	50e7      	str	r7, [r4, r3]
 800a404:	9b03      	ldr	r3, [sp, #12]
 800a406:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a40a:	3104      	adds	r1, #4
 800a40c:	f1b9 0f00 	cmp.w	r9, #0
 800a410:	d020      	beq.n	800a454 <__multiply+0x134>
 800a412:	6823      	ldr	r3, [r4, #0]
 800a414:	4647      	mov	r7, r8
 800a416:	46a4      	mov	ip, r4
 800a418:	f04f 0a00 	mov.w	sl, #0
 800a41c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a420:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a424:	fb09 220b 	mla	r2, r9, fp, r2
 800a428:	4452      	add	r2, sl
 800a42a:	b29b      	uxth	r3, r3
 800a42c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a430:	f84c 3b04 	str.w	r3, [ip], #4
 800a434:	f857 3b04 	ldr.w	r3, [r7], #4
 800a438:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a43c:	f8bc 3000 	ldrh.w	r3, [ip]
 800a440:	fb09 330a 	mla	r3, r9, sl, r3
 800a444:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a448:	42bd      	cmp	r5, r7
 800a44a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a44e:	d8e5      	bhi.n	800a41c <__multiply+0xfc>
 800a450:	9a01      	ldr	r2, [sp, #4]
 800a452:	50a3      	str	r3, [r4, r2]
 800a454:	3404      	adds	r4, #4
 800a456:	e79f      	b.n	800a398 <__multiply+0x78>
 800a458:	3e01      	subs	r6, #1
 800a45a:	e7a1      	b.n	800a3a0 <__multiply+0x80>
 800a45c:	0800d06c 	.word	0x0800d06c
 800a460:	0800d07d 	.word	0x0800d07d

0800a464 <__pow5mult>:
 800a464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a468:	4615      	mov	r5, r2
 800a46a:	f012 0203 	ands.w	r2, r2, #3
 800a46e:	4607      	mov	r7, r0
 800a470:	460e      	mov	r6, r1
 800a472:	d007      	beq.n	800a484 <__pow5mult+0x20>
 800a474:	4c25      	ldr	r4, [pc, #148]	@ (800a50c <__pow5mult+0xa8>)
 800a476:	3a01      	subs	r2, #1
 800a478:	2300      	movs	r3, #0
 800a47a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a47e:	f7ff fe5d 	bl	800a13c <__multadd>
 800a482:	4606      	mov	r6, r0
 800a484:	10ad      	asrs	r5, r5, #2
 800a486:	d03d      	beq.n	800a504 <__pow5mult+0xa0>
 800a488:	69fc      	ldr	r4, [r7, #28]
 800a48a:	b97c      	cbnz	r4, 800a4ac <__pow5mult+0x48>
 800a48c:	2010      	movs	r0, #16
 800a48e:	f7fd f995 	bl	80077bc <__wrap_malloc>
 800a492:	4602      	mov	r2, r0
 800a494:	61f8      	str	r0, [r7, #28]
 800a496:	b928      	cbnz	r0, 800a4a4 <__pow5mult+0x40>
 800a498:	4b1d      	ldr	r3, [pc, #116]	@ (800a510 <__pow5mult+0xac>)
 800a49a:	481e      	ldr	r0, [pc, #120]	@ (800a514 <__pow5mult+0xb0>)
 800a49c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a4a0:	f7fd fd86 	bl	8007fb0 <__assert_func>
 800a4a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4a8:	6004      	str	r4, [r0, #0]
 800a4aa:	60c4      	str	r4, [r0, #12]
 800a4ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a4b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4b4:	b94c      	cbnz	r4, 800a4ca <__pow5mult+0x66>
 800a4b6:	f240 2171 	movw	r1, #625	@ 0x271
 800a4ba:	4638      	mov	r0, r7
 800a4bc:	f7ff ff1a 	bl	800a2f4 <__i2b>
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4c6:	4604      	mov	r4, r0
 800a4c8:	6003      	str	r3, [r0, #0]
 800a4ca:	f04f 0900 	mov.w	r9, #0
 800a4ce:	07eb      	lsls	r3, r5, #31
 800a4d0:	d50a      	bpl.n	800a4e8 <__pow5mult+0x84>
 800a4d2:	4631      	mov	r1, r6
 800a4d4:	4622      	mov	r2, r4
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	f7ff ff22 	bl	800a320 <__multiply>
 800a4dc:	4631      	mov	r1, r6
 800a4de:	4680      	mov	r8, r0
 800a4e0:	4638      	mov	r0, r7
 800a4e2:	f7ff fe09 	bl	800a0f8 <_Bfree>
 800a4e6:	4646      	mov	r6, r8
 800a4e8:	106d      	asrs	r5, r5, #1
 800a4ea:	d00b      	beq.n	800a504 <__pow5mult+0xa0>
 800a4ec:	6820      	ldr	r0, [r4, #0]
 800a4ee:	b938      	cbnz	r0, 800a500 <__pow5mult+0x9c>
 800a4f0:	4622      	mov	r2, r4
 800a4f2:	4621      	mov	r1, r4
 800a4f4:	4638      	mov	r0, r7
 800a4f6:	f7ff ff13 	bl	800a320 <__multiply>
 800a4fa:	6020      	str	r0, [r4, #0]
 800a4fc:	f8c0 9000 	str.w	r9, [r0]
 800a500:	4604      	mov	r4, r0
 800a502:	e7e4      	b.n	800a4ce <__pow5mult+0x6a>
 800a504:	4630      	mov	r0, r6
 800a506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a50a:	bf00      	nop
 800a50c:	0800d32c 	.word	0x0800d32c
 800a510:	0800cffd 	.word	0x0800cffd
 800a514:	0800d07d 	.word	0x0800d07d

0800a518 <__lshift>:
 800a518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a51c:	460c      	mov	r4, r1
 800a51e:	6849      	ldr	r1, [r1, #4]
 800a520:	6923      	ldr	r3, [r4, #16]
 800a522:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a526:	68a3      	ldr	r3, [r4, #8]
 800a528:	4607      	mov	r7, r0
 800a52a:	4691      	mov	r9, r2
 800a52c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a530:	f108 0601 	add.w	r6, r8, #1
 800a534:	42b3      	cmp	r3, r6
 800a536:	db0b      	blt.n	800a550 <__lshift+0x38>
 800a538:	4638      	mov	r0, r7
 800a53a:	f7ff fd9d 	bl	800a078 <_Balloc>
 800a53e:	4605      	mov	r5, r0
 800a540:	b948      	cbnz	r0, 800a556 <__lshift+0x3e>
 800a542:	4602      	mov	r2, r0
 800a544:	4b28      	ldr	r3, [pc, #160]	@ (800a5e8 <__lshift+0xd0>)
 800a546:	4829      	ldr	r0, [pc, #164]	@ (800a5ec <__lshift+0xd4>)
 800a548:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a54c:	f7fd fd30 	bl	8007fb0 <__assert_func>
 800a550:	3101      	adds	r1, #1
 800a552:	005b      	lsls	r3, r3, #1
 800a554:	e7ee      	b.n	800a534 <__lshift+0x1c>
 800a556:	2300      	movs	r3, #0
 800a558:	f100 0114 	add.w	r1, r0, #20
 800a55c:	f100 0210 	add.w	r2, r0, #16
 800a560:	4618      	mov	r0, r3
 800a562:	4553      	cmp	r3, sl
 800a564:	db33      	blt.n	800a5ce <__lshift+0xb6>
 800a566:	6920      	ldr	r0, [r4, #16]
 800a568:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a56c:	f104 0314 	add.w	r3, r4, #20
 800a570:	f019 091f 	ands.w	r9, r9, #31
 800a574:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a578:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a57c:	d02b      	beq.n	800a5d6 <__lshift+0xbe>
 800a57e:	f1c9 0e20 	rsb	lr, r9, #32
 800a582:	468a      	mov	sl, r1
 800a584:	2200      	movs	r2, #0
 800a586:	6818      	ldr	r0, [r3, #0]
 800a588:	fa00 f009 	lsl.w	r0, r0, r9
 800a58c:	4310      	orrs	r0, r2
 800a58e:	f84a 0b04 	str.w	r0, [sl], #4
 800a592:	f853 2b04 	ldr.w	r2, [r3], #4
 800a596:	459c      	cmp	ip, r3
 800a598:	fa22 f20e 	lsr.w	r2, r2, lr
 800a59c:	d8f3      	bhi.n	800a586 <__lshift+0x6e>
 800a59e:	ebac 0304 	sub.w	r3, ip, r4
 800a5a2:	3b15      	subs	r3, #21
 800a5a4:	f023 0303 	bic.w	r3, r3, #3
 800a5a8:	3304      	adds	r3, #4
 800a5aa:	f104 0015 	add.w	r0, r4, #21
 800a5ae:	4560      	cmp	r0, ip
 800a5b0:	bf88      	it	hi
 800a5b2:	2304      	movhi	r3, #4
 800a5b4:	50ca      	str	r2, [r1, r3]
 800a5b6:	b10a      	cbz	r2, 800a5bc <__lshift+0xa4>
 800a5b8:	f108 0602 	add.w	r6, r8, #2
 800a5bc:	3e01      	subs	r6, #1
 800a5be:	4638      	mov	r0, r7
 800a5c0:	612e      	str	r6, [r5, #16]
 800a5c2:	4621      	mov	r1, r4
 800a5c4:	f7ff fd98 	bl	800a0f8 <_Bfree>
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	e7c5      	b.n	800a562 <__lshift+0x4a>
 800a5d6:	3904      	subs	r1, #4
 800a5d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5e0:	459c      	cmp	ip, r3
 800a5e2:	d8f9      	bhi.n	800a5d8 <__lshift+0xc0>
 800a5e4:	e7ea      	b.n	800a5bc <__lshift+0xa4>
 800a5e6:	bf00      	nop
 800a5e8:	0800d06c 	.word	0x0800d06c
 800a5ec:	0800d07d 	.word	0x0800d07d

0800a5f0 <__mcmp>:
 800a5f0:	690a      	ldr	r2, [r1, #16]
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	6900      	ldr	r0, [r0, #16]
 800a5f6:	1a80      	subs	r0, r0, r2
 800a5f8:	b530      	push	{r4, r5, lr}
 800a5fa:	d10e      	bne.n	800a61a <__mcmp+0x2a>
 800a5fc:	3314      	adds	r3, #20
 800a5fe:	3114      	adds	r1, #20
 800a600:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a604:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a608:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a60c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a610:	4295      	cmp	r5, r2
 800a612:	d003      	beq.n	800a61c <__mcmp+0x2c>
 800a614:	d205      	bcs.n	800a622 <__mcmp+0x32>
 800a616:	f04f 30ff 	mov.w	r0, #4294967295
 800a61a:	bd30      	pop	{r4, r5, pc}
 800a61c:	42a3      	cmp	r3, r4
 800a61e:	d3f3      	bcc.n	800a608 <__mcmp+0x18>
 800a620:	e7fb      	b.n	800a61a <__mcmp+0x2a>
 800a622:	2001      	movs	r0, #1
 800a624:	e7f9      	b.n	800a61a <__mcmp+0x2a>
	...

0800a628 <__mdiff>:
 800a628:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62c:	4689      	mov	r9, r1
 800a62e:	4606      	mov	r6, r0
 800a630:	4611      	mov	r1, r2
 800a632:	4648      	mov	r0, r9
 800a634:	4614      	mov	r4, r2
 800a636:	f7ff ffdb 	bl	800a5f0 <__mcmp>
 800a63a:	1e05      	subs	r5, r0, #0
 800a63c:	d112      	bne.n	800a664 <__mdiff+0x3c>
 800a63e:	4629      	mov	r1, r5
 800a640:	4630      	mov	r0, r6
 800a642:	f7ff fd19 	bl	800a078 <_Balloc>
 800a646:	4602      	mov	r2, r0
 800a648:	b928      	cbnz	r0, 800a656 <__mdiff+0x2e>
 800a64a:	4b3f      	ldr	r3, [pc, #252]	@ (800a748 <__mdiff+0x120>)
 800a64c:	f240 2137 	movw	r1, #567	@ 0x237
 800a650:	483e      	ldr	r0, [pc, #248]	@ (800a74c <__mdiff+0x124>)
 800a652:	f7fd fcad 	bl	8007fb0 <__assert_func>
 800a656:	2301      	movs	r3, #1
 800a658:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a65c:	4610      	mov	r0, r2
 800a65e:	b003      	add	sp, #12
 800a660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a664:	bfbc      	itt	lt
 800a666:	464b      	movlt	r3, r9
 800a668:	46a1      	movlt	r9, r4
 800a66a:	4630      	mov	r0, r6
 800a66c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a670:	bfba      	itte	lt
 800a672:	461c      	movlt	r4, r3
 800a674:	2501      	movlt	r5, #1
 800a676:	2500      	movge	r5, #0
 800a678:	f7ff fcfe 	bl	800a078 <_Balloc>
 800a67c:	4602      	mov	r2, r0
 800a67e:	b918      	cbnz	r0, 800a688 <__mdiff+0x60>
 800a680:	4b31      	ldr	r3, [pc, #196]	@ (800a748 <__mdiff+0x120>)
 800a682:	f240 2145 	movw	r1, #581	@ 0x245
 800a686:	e7e3      	b.n	800a650 <__mdiff+0x28>
 800a688:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a68c:	6926      	ldr	r6, [r4, #16]
 800a68e:	60c5      	str	r5, [r0, #12]
 800a690:	f109 0310 	add.w	r3, r9, #16
 800a694:	f109 0514 	add.w	r5, r9, #20
 800a698:	f104 0e14 	add.w	lr, r4, #20
 800a69c:	f100 0b14 	add.w	fp, r0, #20
 800a6a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a6a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a6a8:	9301      	str	r3, [sp, #4]
 800a6aa:	46d9      	mov	r9, fp
 800a6ac:	f04f 0c00 	mov.w	ip, #0
 800a6b0:	9b01      	ldr	r3, [sp, #4]
 800a6b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a6b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a6ba:	9301      	str	r3, [sp, #4]
 800a6bc:	fa1f f38a 	uxth.w	r3, sl
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	b283      	uxth	r3, r0
 800a6c4:	1acb      	subs	r3, r1, r3
 800a6c6:	0c00      	lsrs	r0, r0, #16
 800a6c8:	4463      	add	r3, ip
 800a6ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a6ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a6d2:	b29b      	uxth	r3, r3
 800a6d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a6d8:	4576      	cmp	r6, lr
 800a6da:	f849 3b04 	str.w	r3, [r9], #4
 800a6de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6e2:	d8e5      	bhi.n	800a6b0 <__mdiff+0x88>
 800a6e4:	1b33      	subs	r3, r6, r4
 800a6e6:	3b15      	subs	r3, #21
 800a6e8:	f023 0303 	bic.w	r3, r3, #3
 800a6ec:	3415      	adds	r4, #21
 800a6ee:	3304      	adds	r3, #4
 800a6f0:	42a6      	cmp	r6, r4
 800a6f2:	bf38      	it	cc
 800a6f4:	2304      	movcc	r3, #4
 800a6f6:	441d      	add	r5, r3
 800a6f8:	445b      	add	r3, fp
 800a6fa:	461e      	mov	r6, r3
 800a6fc:	462c      	mov	r4, r5
 800a6fe:	4544      	cmp	r4, r8
 800a700:	d30e      	bcc.n	800a720 <__mdiff+0xf8>
 800a702:	f108 0103 	add.w	r1, r8, #3
 800a706:	1b49      	subs	r1, r1, r5
 800a708:	f021 0103 	bic.w	r1, r1, #3
 800a70c:	3d03      	subs	r5, #3
 800a70e:	45a8      	cmp	r8, r5
 800a710:	bf38      	it	cc
 800a712:	2100      	movcc	r1, #0
 800a714:	440b      	add	r3, r1
 800a716:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a71a:	b191      	cbz	r1, 800a742 <__mdiff+0x11a>
 800a71c:	6117      	str	r7, [r2, #16]
 800a71e:	e79d      	b.n	800a65c <__mdiff+0x34>
 800a720:	f854 1b04 	ldr.w	r1, [r4], #4
 800a724:	46e6      	mov	lr, ip
 800a726:	0c08      	lsrs	r0, r1, #16
 800a728:	fa1c fc81 	uxtah	ip, ip, r1
 800a72c:	4471      	add	r1, lr
 800a72e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a732:	b289      	uxth	r1, r1
 800a734:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a738:	f846 1b04 	str.w	r1, [r6], #4
 800a73c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a740:	e7dd      	b.n	800a6fe <__mdiff+0xd6>
 800a742:	3f01      	subs	r7, #1
 800a744:	e7e7      	b.n	800a716 <__mdiff+0xee>
 800a746:	bf00      	nop
 800a748:	0800d06c 	.word	0x0800d06c
 800a74c:	0800d07d 	.word	0x0800d07d

0800a750 <__ulp>:
 800a750:	b082      	sub	sp, #8
 800a752:	ed8d 0b00 	vstr	d0, [sp]
 800a756:	9a01      	ldr	r2, [sp, #4]
 800a758:	4b0f      	ldr	r3, [pc, #60]	@ (800a798 <__ulp+0x48>)
 800a75a:	4013      	ands	r3, r2
 800a75c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a760:	2b00      	cmp	r3, #0
 800a762:	dc08      	bgt.n	800a776 <__ulp+0x26>
 800a764:	425b      	negs	r3, r3
 800a766:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a76a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a76e:	da04      	bge.n	800a77a <__ulp+0x2a>
 800a770:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a774:	4113      	asrs	r3, r2
 800a776:	2200      	movs	r2, #0
 800a778:	e008      	b.n	800a78c <__ulp+0x3c>
 800a77a:	f1a2 0314 	sub.w	r3, r2, #20
 800a77e:	2b1e      	cmp	r3, #30
 800a780:	bfda      	itte	le
 800a782:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a786:	40da      	lsrle	r2, r3
 800a788:	2201      	movgt	r2, #1
 800a78a:	2300      	movs	r3, #0
 800a78c:	4619      	mov	r1, r3
 800a78e:	4610      	mov	r0, r2
 800a790:	ec41 0b10 	vmov	d0, r0, r1
 800a794:	b002      	add	sp, #8
 800a796:	4770      	bx	lr
 800a798:	7ff00000 	.word	0x7ff00000

0800a79c <__b2d>:
 800a79c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7a0:	6906      	ldr	r6, [r0, #16]
 800a7a2:	f100 0814 	add.w	r8, r0, #20
 800a7a6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a7aa:	1f37      	subs	r7, r6, #4
 800a7ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	f7ff fd53 	bl	800a25c <__hi0bits>
 800a7b6:	f1c0 0320 	rsb	r3, r0, #32
 800a7ba:	280a      	cmp	r0, #10
 800a7bc:	600b      	str	r3, [r1, #0]
 800a7be:	491b      	ldr	r1, [pc, #108]	@ (800a82c <__b2d+0x90>)
 800a7c0:	dc15      	bgt.n	800a7ee <__b2d+0x52>
 800a7c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800a7c6:	fa22 f30c 	lsr.w	r3, r2, ip
 800a7ca:	45b8      	cmp	r8, r7
 800a7cc:	ea43 0501 	orr.w	r5, r3, r1
 800a7d0:	bf34      	ite	cc
 800a7d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a7d6:	2300      	movcs	r3, #0
 800a7d8:	3015      	adds	r0, #21
 800a7da:	fa02 f000 	lsl.w	r0, r2, r0
 800a7de:	fa23 f30c 	lsr.w	r3, r3, ip
 800a7e2:	4303      	orrs	r3, r0
 800a7e4:	461c      	mov	r4, r3
 800a7e6:	ec45 4b10 	vmov	d0, r4, r5
 800a7ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7ee:	45b8      	cmp	r8, r7
 800a7f0:	bf3a      	itte	cc
 800a7f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a7f6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a7fa:	2300      	movcs	r3, #0
 800a7fc:	380b      	subs	r0, #11
 800a7fe:	d012      	beq.n	800a826 <__b2d+0x8a>
 800a800:	f1c0 0120 	rsb	r1, r0, #32
 800a804:	fa23 f401 	lsr.w	r4, r3, r1
 800a808:	4082      	lsls	r2, r0
 800a80a:	4322      	orrs	r2, r4
 800a80c:	4547      	cmp	r7, r8
 800a80e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a812:	bf8c      	ite	hi
 800a814:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a818:	2200      	movls	r2, #0
 800a81a:	4083      	lsls	r3, r0
 800a81c:	40ca      	lsrs	r2, r1
 800a81e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a822:	4313      	orrs	r3, r2
 800a824:	e7de      	b.n	800a7e4 <__b2d+0x48>
 800a826:	ea42 0501 	orr.w	r5, r2, r1
 800a82a:	e7db      	b.n	800a7e4 <__b2d+0x48>
 800a82c:	3ff00000 	.word	0x3ff00000

0800a830 <__d2b>:
 800a830:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a834:	460f      	mov	r7, r1
 800a836:	2101      	movs	r1, #1
 800a838:	ec59 8b10 	vmov	r8, r9, d0
 800a83c:	4616      	mov	r6, r2
 800a83e:	f7ff fc1b 	bl	800a078 <_Balloc>
 800a842:	4604      	mov	r4, r0
 800a844:	b930      	cbnz	r0, 800a854 <__d2b+0x24>
 800a846:	4602      	mov	r2, r0
 800a848:	4b23      	ldr	r3, [pc, #140]	@ (800a8d8 <__d2b+0xa8>)
 800a84a:	4824      	ldr	r0, [pc, #144]	@ (800a8dc <__d2b+0xac>)
 800a84c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a850:	f7fd fbae 	bl	8007fb0 <__assert_func>
 800a854:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a858:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a85c:	b10d      	cbz	r5, 800a862 <__d2b+0x32>
 800a85e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a862:	9301      	str	r3, [sp, #4]
 800a864:	f1b8 0300 	subs.w	r3, r8, #0
 800a868:	d023      	beq.n	800a8b2 <__d2b+0x82>
 800a86a:	4668      	mov	r0, sp
 800a86c:	9300      	str	r3, [sp, #0]
 800a86e:	f7ff fd14 	bl	800a29a <__lo0bits>
 800a872:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a876:	b1d0      	cbz	r0, 800a8ae <__d2b+0x7e>
 800a878:	f1c0 0320 	rsb	r3, r0, #32
 800a87c:	fa02 f303 	lsl.w	r3, r2, r3
 800a880:	430b      	orrs	r3, r1
 800a882:	40c2      	lsrs	r2, r0
 800a884:	6163      	str	r3, [r4, #20]
 800a886:	9201      	str	r2, [sp, #4]
 800a888:	9b01      	ldr	r3, [sp, #4]
 800a88a:	61a3      	str	r3, [r4, #24]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	bf0c      	ite	eq
 800a890:	2201      	moveq	r2, #1
 800a892:	2202      	movne	r2, #2
 800a894:	6122      	str	r2, [r4, #16]
 800a896:	b1a5      	cbz	r5, 800a8c2 <__d2b+0x92>
 800a898:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a89c:	4405      	add	r5, r0
 800a89e:	603d      	str	r5, [r7, #0]
 800a8a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a8a4:	6030      	str	r0, [r6, #0]
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	b003      	add	sp, #12
 800a8aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8ae:	6161      	str	r1, [r4, #20]
 800a8b0:	e7ea      	b.n	800a888 <__d2b+0x58>
 800a8b2:	a801      	add	r0, sp, #4
 800a8b4:	f7ff fcf1 	bl	800a29a <__lo0bits>
 800a8b8:	9b01      	ldr	r3, [sp, #4]
 800a8ba:	6163      	str	r3, [r4, #20]
 800a8bc:	3020      	adds	r0, #32
 800a8be:	2201      	movs	r2, #1
 800a8c0:	e7e8      	b.n	800a894 <__d2b+0x64>
 800a8c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a8c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a8ca:	6038      	str	r0, [r7, #0]
 800a8cc:	6918      	ldr	r0, [r3, #16]
 800a8ce:	f7ff fcc5 	bl	800a25c <__hi0bits>
 800a8d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a8d6:	e7e5      	b.n	800a8a4 <__d2b+0x74>
 800a8d8:	0800d06c 	.word	0x0800d06c
 800a8dc:	0800d07d 	.word	0x0800d07d

0800a8e0 <__ratio>:
 800a8e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e4:	4688      	mov	r8, r1
 800a8e6:	4669      	mov	r1, sp
 800a8e8:	4681      	mov	r9, r0
 800a8ea:	f7ff ff57 	bl	800a79c <__b2d>
 800a8ee:	a901      	add	r1, sp, #4
 800a8f0:	4640      	mov	r0, r8
 800a8f2:	ec55 4b10 	vmov	r4, r5, d0
 800a8f6:	f7ff ff51 	bl	800a79c <__b2d>
 800a8fa:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a8fe:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800a902:	1ad2      	subs	r2, r2, r3
 800a904:	e9dd 3100 	ldrd	r3, r1, [sp]
 800a908:	1a5b      	subs	r3, r3, r1
 800a90a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a90e:	ec57 6b10 	vmov	r6, r7, d0
 800a912:	2b00      	cmp	r3, #0
 800a914:	bfd6      	itet	le
 800a916:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a91a:	462a      	movgt	r2, r5
 800a91c:	463a      	movle	r2, r7
 800a91e:	46ab      	mov	fp, r5
 800a920:	46a2      	mov	sl, r4
 800a922:	bfce      	itee	gt
 800a924:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a928:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a92c:	ee00 3a90 	vmovle	s1, r3
 800a930:	ec4b ab17 	vmov	d7, sl, fp
 800a934:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a938:	b003      	add	sp, #12
 800a93a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a93e <__copybits>:
 800a93e:	3901      	subs	r1, #1
 800a940:	b570      	push	{r4, r5, r6, lr}
 800a942:	1149      	asrs	r1, r1, #5
 800a944:	6914      	ldr	r4, [r2, #16]
 800a946:	3101      	adds	r1, #1
 800a948:	f102 0314 	add.w	r3, r2, #20
 800a94c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a950:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a954:	1f05      	subs	r5, r0, #4
 800a956:	42a3      	cmp	r3, r4
 800a958:	d30c      	bcc.n	800a974 <__copybits+0x36>
 800a95a:	1aa3      	subs	r3, r4, r2
 800a95c:	3b11      	subs	r3, #17
 800a95e:	f023 0303 	bic.w	r3, r3, #3
 800a962:	3211      	adds	r2, #17
 800a964:	42a2      	cmp	r2, r4
 800a966:	bf88      	it	hi
 800a968:	2300      	movhi	r3, #0
 800a96a:	4418      	add	r0, r3
 800a96c:	2300      	movs	r3, #0
 800a96e:	4288      	cmp	r0, r1
 800a970:	d305      	bcc.n	800a97e <__copybits+0x40>
 800a972:	bd70      	pop	{r4, r5, r6, pc}
 800a974:	f853 6b04 	ldr.w	r6, [r3], #4
 800a978:	f845 6f04 	str.w	r6, [r5, #4]!
 800a97c:	e7eb      	b.n	800a956 <__copybits+0x18>
 800a97e:	f840 3b04 	str.w	r3, [r0], #4
 800a982:	e7f4      	b.n	800a96e <__copybits+0x30>

0800a984 <__any_on>:
 800a984:	f100 0214 	add.w	r2, r0, #20
 800a988:	6900      	ldr	r0, [r0, #16]
 800a98a:	114b      	asrs	r3, r1, #5
 800a98c:	4298      	cmp	r0, r3
 800a98e:	b510      	push	{r4, lr}
 800a990:	db11      	blt.n	800a9b6 <__any_on+0x32>
 800a992:	dd0a      	ble.n	800a9aa <__any_on+0x26>
 800a994:	f011 011f 	ands.w	r1, r1, #31
 800a998:	d007      	beq.n	800a9aa <__any_on+0x26>
 800a99a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a99e:	fa24 f001 	lsr.w	r0, r4, r1
 800a9a2:	fa00 f101 	lsl.w	r1, r0, r1
 800a9a6:	428c      	cmp	r4, r1
 800a9a8:	d10b      	bne.n	800a9c2 <__any_on+0x3e>
 800a9aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d803      	bhi.n	800a9ba <__any_on+0x36>
 800a9b2:	2000      	movs	r0, #0
 800a9b4:	bd10      	pop	{r4, pc}
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	e7f7      	b.n	800a9aa <__any_on+0x26>
 800a9ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9be:	2900      	cmp	r1, #0
 800a9c0:	d0f5      	beq.n	800a9ae <__any_on+0x2a>
 800a9c2:	2001      	movs	r0, #1
 800a9c4:	e7f6      	b.n	800a9b4 <__any_on+0x30>

0800a9c6 <_malloc_usable_size_r>:
 800a9c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9ca:	1f18      	subs	r0, r3, #4
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	bfbc      	itt	lt
 800a9d0:	580b      	ldrlt	r3, [r1, r0]
 800a9d2:	18c0      	addlt	r0, r0, r3
 800a9d4:	4770      	bx	lr

0800a9d6 <sulp>:
 800a9d6:	b570      	push	{r4, r5, r6, lr}
 800a9d8:	4604      	mov	r4, r0
 800a9da:	460d      	mov	r5, r1
 800a9dc:	4616      	mov	r6, r2
 800a9de:	ec45 4b10 	vmov	d0, r4, r5
 800a9e2:	f7ff feb5 	bl	800a750 <__ulp>
 800a9e6:	b17e      	cbz	r6, 800aa08 <sulp+0x32>
 800a9e8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a9ec:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	dd09      	ble.n	800aa08 <sulp+0x32>
 800a9f4:	051b      	lsls	r3, r3, #20
 800a9f6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a9fa:	2000      	movs	r0, #0
 800a9fc:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800aa00:	ec41 0b17 	vmov	d7, r0, r1
 800aa04:	ee20 0b07 	vmul.f64	d0, d0, d7
 800aa08:	bd70      	pop	{r4, r5, r6, pc}
 800aa0a:	0000      	movs	r0, r0
 800aa0c:	0000      	movs	r0, r0
	...

0800aa10 <_strtod_l>:
 800aa10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa14:	ed2d 8b0a 	vpush	{d8-d12}
 800aa18:	b097      	sub	sp, #92	@ 0x5c
 800aa1a:	4688      	mov	r8, r1
 800aa1c:	920e      	str	r2, [sp, #56]	@ 0x38
 800aa1e:	2200      	movs	r2, #0
 800aa20:	9212      	str	r2, [sp, #72]	@ 0x48
 800aa22:	9005      	str	r0, [sp, #20]
 800aa24:	f04f 0a00 	mov.w	sl, #0
 800aa28:	f04f 0b00 	mov.w	fp, #0
 800aa2c:	460a      	mov	r2, r1
 800aa2e:	9211      	str	r2, [sp, #68]	@ 0x44
 800aa30:	7811      	ldrb	r1, [r2, #0]
 800aa32:	292b      	cmp	r1, #43	@ 0x2b
 800aa34:	d04c      	beq.n	800aad0 <_strtod_l+0xc0>
 800aa36:	d839      	bhi.n	800aaac <_strtod_l+0x9c>
 800aa38:	290d      	cmp	r1, #13
 800aa3a:	d833      	bhi.n	800aaa4 <_strtod_l+0x94>
 800aa3c:	2908      	cmp	r1, #8
 800aa3e:	d833      	bhi.n	800aaa8 <_strtod_l+0x98>
 800aa40:	2900      	cmp	r1, #0
 800aa42:	d03c      	beq.n	800aabe <_strtod_l+0xae>
 800aa44:	2200      	movs	r2, #0
 800aa46:	9208      	str	r2, [sp, #32]
 800aa48:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800aa4a:	782a      	ldrb	r2, [r5, #0]
 800aa4c:	2a30      	cmp	r2, #48	@ 0x30
 800aa4e:	f040 80b7 	bne.w	800abc0 <_strtod_l+0x1b0>
 800aa52:	786a      	ldrb	r2, [r5, #1]
 800aa54:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aa58:	2a58      	cmp	r2, #88	@ 0x58
 800aa5a:	d170      	bne.n	800ab3e <_strtod_l+0x12e>
 800aa5c:	9302      	str	r3, [sp, #8]
 800aa5e:	9b08      	ldr	r3, [sp, #32]
 800aa60:	9301      	str	r3, [sp, #4]
 800aa62:	ab12      	add	r3, sp, #72	@ 0x48
 800aa64:	9300      	str	r3, [sp, #0]
 800aa66:	4a90      	ldr	r2, [pc, #576]	@ (800aca8 <_strtod_l+0x298>)
 800aa68:	9805      	ldr	r0, [sp, #20]
 800aa6a:	ab13      	add	r3, sp, #76	@ 0x4c
 800aa6c:	a911      	add	r1, sp, #68	@ 0x44
 800aa6e:	f001 fa8f 	bl	800bf90 <__gethex>
 800aa72:	f010 060f 	ands.w	r6, r0, #15
 800aa76:	4604      	mov	r4, r0
 800aa78:	d005      	beq.n	800aa86 <_strtod_l+0x76>
 800aa7a:	2e06      	cmp	r6, #6
 800aa7c:	d12a      	bne.n	800aad4 <_strtod_l+0xc4>
 800aa7e:	3501      	adds	r5, #1
 800aa80:	2300      	movs	r3, #0
 800aa82:	9511      	str	r5, [sp, #68]	@ 0x44
 800aa84:	9308      	str	r3, [sp, #32]
 800aa86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	f040 8537 	bne.w	800b4fc <_strtod_l+0xaec>
 800aa8e:	9b08      	ldr	r3, [sp, #32]
 800aa90:	ec4b ab10 	vmov	d0, sl, fp
 800aa94:	b1cb      	cbz	r3, 800aaca <_strtod_l+0xba>
 800aa96:	eeb1 0b40 	vneg.f64	d0, d0
 800aa9a:	b017      	add	sp, #92	@ 0x5c
 800aa9c:	ecbd 8b0a 	vpop	{d8-d12}
 800aaa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaa4:	2920      	cmp	r1, #32
 800aaa6:	d1cd      	bne.n	800aa44 <_strtod_l+0x34>
 800aaa8:	3201      	adds	r2, #1
 800aaaa:	e7c0      	b.n	800aa2e <_strtod_l+0x1e>
 800aaac:	292d      	cmp	r1, #45	@ 0x2d
 800aaae:	d1c9      	bne.n	800aa44 <_strtod_l+0x34>
 800aab0:	2101      	movs	r1, #1
 800aab2:	9108      	str	r1, [sp, #32]
 800aab4:	1c51      	adds	r1, r2, #1
 800aab6:	9111      	str	r1, [sp, #68]	@ 0x44
 800aab8:	7852      	ldrb	r2, [r2, #1]
 800aaba:	2a00      	cmp	r2, #0
 800aabc:	d1c4      	bne.n	800aa48 <_strtod_l+0x38>
 800aabe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aac0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	f040 8517 	bne.w	800b4f8 <_strtod_l+0xae8>
 800aaca:	ec4b ab10 	vmov	d0, sl, fp
 800aace:	e7e4      	b.n	800aa9a <_strtod_l+0x8a>
 800aad0:	2100      	movs	r1, #0
 800aad2:	e7ee      	b.n	800aab2 <_strtod_l+0xa2>
 800aad4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aad6:	b13a      	cbz	r2, 800aae8 <_strtod_l+0xd8>
 800aad8:	2135      	movs	r1, #53	@ 0x35
 800aada:	a814      	add	r0, sp, #80	@ 0x50
 800aadc:	f7ff ff2f 	bl	800a93e <__copybits>
 800aae0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aae2:	9805      	ldr	r0, [sp, #20]
 800aae4:	f7ff fb08 	bl	800a0f8 <_Bfree>
 800aae8:	1e73      	subs	r3, r6, #1
 800aaea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aaec:	2b04      	cmp	r3, #4
 800aaee:	d806      	bhi.n	800aafe <_strtod_l+0xee>
 800aaf0:	e8df f003 	tbb	[pc, r3]
 800aaf4:	201d0314 	.word	0x201d0314
 800aaf8:	14          	.byte	0x14
 800aaf9:	00          	.byte	0x00
 800aafa:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800aafe:	05e3      	lsls	r3, r4, #23
 800ab00:	bf48      	it	mi
 800ab02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ab06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab0a:	0d1b      	lsrs	r3, r3, #20
 800ab0c:	051b      	lsls	r3, r3, #20
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d1b9      	bne.n	800aa86 <_strtod_l+0x76>
 800ab12:	f7fe fc37 	bl	8009384 <__errno>
 800ab16:	2322      	movs	r3, #34	@ 0x22
 800ab18:	6003      	str	r3, [r0, #0]
 800ab1a:	e7b4      	b.n	800aa86 <_strtod_l+0x76>
 800ab1c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800ab20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ab24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ab28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ab2c:	e7e7      	b.n	800aafe <_strtod_l+0xee>
 800ab2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800acb0 <_strtod_l+0x2a0>
 800ab32:	e7e4      	b.n	800aafe <_strtod_l+0xee>
 800ab34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ab38:	f04f 3aff 	mov.w	sl, #4294967295
 800ab3c:	e7df      	b.n	800aafe <_strtod_l+0xee>
 800ab3e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab40:	1c5a      	adds	r2, r3, #1
 800ab42:	9211      	str	r2, [sp, #68]	@ 0x44
 800ab44:	785b      	ldrb	r3, [r3, #1]
 800ab46:	2b30      	cmp	r3, #48	@ 0x30
 800ab48:	d0f9      	beq.n	800ab3e <_strtod_l+0x12e>
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d09b      	beq.n	800aa86 <_strtod_l+0x76>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	9307      	str	r3, [sp, #28]
 800ab52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab54:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab56:	2300      	movs	r3, #0
 800ab58:	9306      	str	r3, [sp, #24]
 800ab5a:	4699      	mov	r9, r3
 800ab5c:	461d      	mov	r5, r3
 800ab5e:	220a      	movs	r2, #10
 800ab60:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800ab62:	7804      	ldrb	r4, [r0, #0]
 800ab64:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800ab68:	b2d9      	uxtb	r1, r3
 800ab6a:	2909      	cmp	r1, #9
 800ab6c:	d92a      	bls.n	800abc4 <_strtod_l+0x1b4>
 800ab6e:	494f      	ldr	r1, [pc, #316]	@ (800acac <_strtod_l+0x29c>)
 800ab70:	2201      	movs	r2, #1
 800ab72:	f7fe fb27 	bl	80091c4 <strncmp>
 800ab76:	b398      	cbz	r0, 800abe0 <_strtod_l+0x1d0>
 800ab78:	2000      	movs	r0, #0
 800ab7a:	4622      	mov	r2, r4
 800ab7c:	462b      	mov	r3, r5
 800ab7e:	4607      	mov	r7, r0
 800ab80:	4601      	mov	r1, r0
 800ab82:	2a65      	cmp	r2, #101	@ 0x65
 800ab84:	d001      	beq.n	800ab8a <_strtod_l+0x17a>
 800ab86:	2a45      	cmp	r2, #69	@ 0x45
 800ab88:	d118      	bne.n	800abbc <_strtod_l+0x1ac>
 800ab8a:	b91b      	cbnz	r3, 800ab94 <_strtod_l+0x184>
 800ab8c:	9b07      	ldr	r3, [sp, #28]
 800ab8e:	4303      	orrs	r3, r0
 800ab90:	d095      	beq.n	800aabe <_strtod_l+0xae>
 800ab92:	2300      	movs	r3, #0
 800ab94:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800ab98:	f108 0201 	add.w	r2, r8, #1
 800ab9c:	9211      	str	r2, [sp, #68]	@ 0x44
 800ab9e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800aba2:	2a2b      	cmp	r2, #43	@ 0x2b
 800aba4:	d074      	beq.n	800ac90 <_strtod_l+0x280>
 800aba6:	2a2d      	cmp	r2, #45	@ 0x2d
 800aba8:	d07a      	beq.n	800aca0 <_strtod_l+0x290>
 800abaa:	f04f 0e00 	mov.w	lr, #0
 800abae:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800abb2:	2c09      	cmp	r4, #9
 800abb4:	f240 8082 	bls.w	800acbc <_strtod_l+0x2ac>
 800abb8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800abbc:	2400      	movs	r4, #0
 800abbe:	e09d      	b.n	800acfc <_strtod_l+0x2ec>
 800abc0:	2300      	movs	r3, #0
 800abc2:	e7c5      	b.n	800ab50 <_strtod_l+0x140>
 800abc4:	2d08      	cmp	r5, #8
 800abc6:	bfc8      	it	gt
 800abc8:	9906      	ldrgt	r1, [sp, #24]
 800abca:	f100 0001 	add.w	r0, r0, #1
 800abce:	bfca      	itet	gt
 800abd0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800abd4:	fb02 3909 	mlale	r9, r2, r9, r3
 800abd8:	9306      	strgt	r3, [sp, #24]
 800abda:	3501      	adds	r5, #1
 800abdc:	9011      	str	r0, [sp, #68]	@ 0x44
 800abde:	e7bf      	b.n	800ab60 <_strtod_l+0x150>
 800abe0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800abe2:	1c5a      	adds	r2, r3, #1
 800abe4:	9211      	str	r2, [sp, #68]	@ 0x44
 800abe6:	785a      	ldrb	r2, [r3, #1]
 800abe8:	b3bd      	cbz	r5, 800ac5a <_strtod_l+0x24a>
 800abea:	4607      	mov	r7, r0
 800abec:	462b      	mov	r3, r5
 800abee:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800abf2:	2909      	cmp	r1, #9
 800abf4:	d912      	bls.n	800ac1c <_strtod_l+0x20c>
 800abf6:	2101      	movs	r1, #1
 800abf8:	e7c3      	b.n	800ab82 <_strtod_l+0x172>
 800abfa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800abfc:	1c5a      	adds	r2, r3, #1
 800abfe:	9211      	str	r2, [sp, #68]	@ 0x44
 800ac00:	785a      	ldrb	r2, [r3, #1]
 800ac02:	3001      	adds	r0, #1
 800ac04:	2a30      	cmp	r2, #48	@ 0x30
 800ac06:	d0f8      	beq.n	800abfa <_strtod_l+0x1ea>
 800ac08:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ac0c:	2b08      	cmp	r3, #8
 800ac0e:	f200 847a 	bhi.w	800b506 <_strtod_l+0xaf6>
 800ac12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ac14:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac16:	4607      	mov	r7, r0
 800ac18:	2000      	movs	r0, #0
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	3a30      	subs	r2, #48	@ 0x30
 800ac1e:	f100 0101 	add.w	r1, r0, #1
 800ac22:	d014      	beq.n	800ac4e <_strtod_l+0x23e>
 800ac24:	440f      	add	r7, r1
 800ac26:	469c      	mov	ip, r3
 800ac28:	f04f 0e0a 	mov.w	lr, #10
 800ac2c:	f10c 0401 	add.w	r4, ip, #1
 800ac30:	1ae6      	subs	r6, r4, r3
 800ac32:	42b1      	cmp	r1, r6
 800ac34:	dc13      	bgt.n	800ac5e <_strtod_l+0x24e>
 800ac36:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ac3a:	1819      	adds	r1, r3, r0
 800ac3c:	2908      	cmp	r1, #8
 800ac3e:	f103 0301 	add.w	r3, r3, #1
 800ac42:	4403      	add	r3, r0
 800ac44:	dc19      	bgt.n	800ac7a <_strtod_l+0x26a>
 800ac46:	210a      	movs	r1, #10
 800ac48:	fb01 2909 	mla	r9, r1, r9, r2
 800ac4c:	2100      	movs	r1, #0
 800ac4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ac50:	1c50      	adds	r0, r2, #1
 800ac52:	9011      	str	r0, [sp, #68]	@ 0x44
 800ac54:	7852      	ldrb	r2, [r2, #1]
 800ac56:	4608      	mov	r0, r1
 800ac58:	e7c9      	b.n	800abee <_strtod_l+0x1de>
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	e7d2      	b.n	800ac04 <_strtod_l+0x1f4>
 800ac5e:	f1bc 0f08 	cmp.w	ip, #8
 800ac62:	dc03      	bgt.n	800ac6c <_strtod_l+0x25c>
 800ac64:	fb0e f909 	mul.w	r9, lr, r9
 800ac68:	46a4      	mov	ip, r4
 800ac6a:	e7df      	b.n	800ac2c <_strtod_l+0x21c>
 800ac6c:	2c10      	cmp	r4, #16
 800ac6e:	bfde      	ittt	le
 800ac70:	9e06      	ldrle	r6, [sp, #24]
 800ac72:	fb0e f606 	mulle.w	r6, lr, r6
 800ac76:	9606      	strle	r6, [sp, #24]
 800ac78:	e7f6      	b.n	800ac68 <_strtod_l+0x258>
 800ac7a:	290f      	cmp	r1, #15
 800ac7c:	bfdf      	itttt	le
 800ac7e:	9806      	ldrle	r0, [sp, #24]
 800ac80:	210a      	movle	r1, #10
 800ac82:	fb01 2200 	mlale	r2, r1, r0, r2
 800ac86:	9206      	strle	r2, [sp, #24]
 800ac88:	e7e0      	b.n	800ac4c <_strtod_l+0x23c>
 800ac8a:	2700      	movs	r7, #0
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	e77d      	b.n	800ab8c <_strtod_l+0x17c>
 800ac90:	f04f 0e00 	mov.w	lr, #0
 800ac94:	f108 0202 	add.w	r2, r8, #2
 800ac98:	9211      	str	r2, [sp, #68]	@ 0x44
 800ac9a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ac9e:	e786      	b.n	800abae <_strtod_l+0x19e>
 800aca0:	f04f 0e01 	mov.w	lr, #1
 800aca4:	e7f6      	b.n	800ac94 <_strtod_l+0x284>
 800aca6:	bf00      	nop
 800aca8:	0800d43c 	.word	0x0800d43c
 800acac:	0800ce8e 	.word	0x0800ce8e
 800acb0:	7ff00000 	.word	0x7ff00000
 800acb4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800acb6:	1c54      	adds	r4, r2, #1
 800acb8:	9411      	str	r4, [sp, #68]	@ 0x44
 800acba:	7852      	ldrb	r2, [r2, #1]
 800acbc:	2a30      	cmp	r2, #48	@ 0x30
 800acbe:	d0f9      	beq.n	800acb4 <_strtod_l+0x2a4>
 800acc0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800acc4:	2c08      	cmp	r4, #8
 800acc6:	f63f af79 	bhi.w	800abbc <_strtod_l+0x1ac>
 800acca:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800acce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800acd0:	9209      	str	r2, [sp, #36]	@ 0x24
 800acd2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800acd4:	1c54      	adds	r4, r2, #1
 800acd6:	9411      	str	r4, [sp, #68]	@ 0x44
 800acd8:	7852      	ldrb	r2, [r2, #1]
 800acda:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800acde:	2e09      	cmp	r6, #9
 800ace0:	d937      	bls.n	800ad52 <_strtod_l+0x342>
 800ace2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800ace4:	1ba4      	subs	r4, r4, r6
 800ace6:	2c08      	cmp	r4, #8
 800ace8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800acec:	dc02      	bgt.n	800acf4 <_strtod_l+0x2e4>
 800acee:	4564      	cmp	r4, ip
 800acf0:	bfa8      	it	ge
 800acf2:	4664      	movge	r4, ip
 800acf4:	f1be 0f00 	cmp.w	lr, #0
 800acf8:	d000      	beq.n	800acfc <_strtod_l+0x2ec>
 800acfa:	4264      	negs	r4, r4
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d14d      	bne.n	800ad9c <_strtod_l+0x38c>
 800ad00:	9b07      	ldr	r3, [sp, #28]
 800ad02:	4318      	orrs	r0, r3
 800ad04:	f47f aebf 	bne.w	800aa86 <_strtod_l+0x76>
 800ad08:	2900      	cmp	r1, #0
 800ad0a:	f47f aed8 	bne.w	800aabe <_strtod_l+0xae>
 800ad0e:	2a69      	cmp	r2, #105	@ 0x69
 800ad10:	d027      	beq.n	800ad62 <_strtod_l+0x352>
 800ad12:	dc24      	bgt.n	800ad5e <_strtod_l+0x34e>
 800ad14:	2a49      	cmp	r2, #73	@ 0x49
 800ad16:	d024      	beq.n	800ad62 <_strtod_l+0x352>
 800ad18:	2a4e      	cmp	r2, #78	@ 0x4e
 800ad1a:	f47f aed0 	bne.w	800aabe <_strtod_l+0xae>
 800ad1e:	4997      	ldr	r1, [pc, #604]	@ (800af7c <_strtod_l+0x56c>)
 800ad20:	a811      	add	r0, sp, #68	@ 0x44
 800ad22:	f001 fb57 	bl	800c3d4 <__match>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	f43f aec9 	beq.w	800aabe <_strtod_l+0xae>
 800ad2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	2b28      	cmp	r3, #40	@ 0x28
 800ad32:	d12d      	bne.n	800ad90 <_strtod_l+0x380>
 800ad34:	4992      	ldr	r1, [pc, #584]	@ (800af80 <_strtod_l+0x570>)
 800ad36:	aa14      	add	r2, sp, #80	@ 0x50
 800ad38:	a811      	add	r0, sp, #68	@ 0x44
 800ad3a:	f001 fb5f 	bl	800c3fc <__hexnan>
 800ad3e:	2805      	cmp	r0, #5
 800ad40:	d126      	bne.n	800ad90 <_strtod_l+0x380>
 800ad42:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ad44:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800ad48:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ad4c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ad50:	e699      	b.n	800aa86 <_strtod_l+0x76>
 800ad52:	240a      	movs	r4, #10
 800ad54:	fb04 2c0c 	mla	ip, r4, ip, r2
 800ad58:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800ad5c:	e7b9      	b.n	800acd2 <_strtod_l+0x2c2>
 800ad5e:	2a6e      	cmp	r2, #110	@ 0x6e
 800ad60:	e7db      	b.n	800ad1a <_strtod_l+0x30a>
 800ad62:	4988      	ldr	r1, [pc, #544]	@ (800af84 <_strtod_l+0x574>)
 800ad64:	a811      	add	r0, sp, #68	@ 0x44
 800ad66:	f001 fb35 	bl	800c3d4 <__match>
 800ad6a:	2800      	cmp	r0, #0
 800ad6c:	f43f aea7 	beq.w	800aabe <_strtod_l+0xae>
 800ad70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad72:	4985      	ldr	r1, [pc, #532]	@ (800af88 <_strtod_l+0x578>)
 800ad74:	3b01      	subs	r3, #1
 800ad76:	a811      	add	r0, sp, #68	@ 0x44
 800ad78:	9311      	str	r3, [sp, #68]	@ 0x44
 800ad7a:	f001 fb2b 	bl	800c3d4 <__match>
 800ad7e:	b910      	cbnz	r0, 800ad86 <_strtod_l+0x376>
 800ad80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad82:	3301      	adds	r3, #1
 800ad84:	9311      	str	r3, [sp, #68]	@ 0x44
 800ad86:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800af9c <_strtod_l+0x58c>
 800ad8a:	f04f 0a00 	mov.w	sl, #0
 800ad8e:	e67a      	b.n	800aa86 <_strtod_l+0x76>
 800ad90:	487e      	ldr	r0, [pc, #504]	@ (800af8c <_strtod_l+0x57c>)
 800ad92:	f001 f879 	bl	800be88 <nan>
 800ad96:	ec5b ab10 	vmov	sl, fp, d0
 800ad9a:	e674      	b.n	800aa86 <_strtod_l+0x76>
 800ad9c:	ee07 9a90 	vmov	s15, r9
 800ada0:	1be2      	subs	r2, r4, r7
 800ada2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ada6:	2d00      	cmp	r5, #0
 800ada8:	bf08      	it	eq
 800adaa:	461d      	moveq	r5, r3
 800adac:	2b10      	cmp	r3, #16
 800adae:	9209      	str	r2, [sp, #36]	@ 0x24
 800adb0:	461a      	mov	r2, r3
 800adb2:	bfa8      	it	ge
 800adb4:	2210      	movge	r2, #16
 800adb6:	2b09      	cmp	r3, #9
 800adb8:	ec5b ab17 	vmov	sl, fp, d7
 800adbc:	dc15      	bgt.n	800adea <_strtod_l+0x3da>
 800adbe:	1be1      	subs	r1, r4, r7
 800adc0:	2900      	cmp	r1, #0
 800adc2:	f43f ae60 	beq.w	800aa86 <_strtod_l+0x76>
 800adc6:	eba4 0107 	sub.w	r1, r4, r7
 800adca:	dd72      	ble.n	800aeb2 <_strtod_l+0x4a2>
 800adcc:	2916      	cmp	r1, #22
 800adce:	dc59      	bgt.n	800ae84 <_strtod_l+0x474>
 800add0:	4b6f      	ldr	r3, [pc, #444]	@ (800af90 <_strtod_l+0x580>)
 800add2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800add4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800add8:	ed93 7b00 	vldr	d7, [r3]
 800addc:	ec4b ab16 	vmov	d6, sl, fp
 800ade0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ade4:	ec5b ab17 	vmov	sl, fp, d7
 800ade8:	e64d      	b.n	800aa86 <_strtod_l+0x76>
 800adea:	4969      	ldr	r1, [pc, #420]	@ (800af90 <_strtod_l+0x580>)
 800adec:	eddd 6a06 	vldr	s13, [sp, #24]
 800adf0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800adf4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800adf8:	2b0f      	cmp	r3, #15
 800adfa:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800adfe:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ae02:	ec5b ab16 	vmov	sl, fp, d6
 800ae06:	ddda      	ble.n	800adbe <_strtod_l+0x3ae>
 800ae08:	1a9a      	subs	r2, r3, r2
 800ae0a:	1be1      	subs	r1, r4, r7
 800ae0c:	440a      	add	r2, r1
 800ae0e:	2a00      	cmp	r2, #0
 800ae10:	f340 8094 	ble.w	800af3c <_strtod_l+0x52c>
 800ae14:	f012 000f 	ands.w	r0, r2, #15
 800ae18:	d00a      	beq.n	800ae30 <_strtod_l+0x420>
 800ae1a:	495d      	ldr	r1, [pc, #372]	@ (800af90 <_strtod_l+0x580>)
 800ae1c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ae20:	ed91 7b00 	vldr	d7, [r1]
 800ae24:	ec4b ab16 	vmov	d6, sl, fp
 800ae28:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ae2c:	ec5b ab17 	vmov	sl, fp, d7
 800ae30:	f032 020f 	bics.w	r2, r2, #15
 800ae34:	d073      	beq.n	800af1e <_strtod_l+0x50e>
 800ae36:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800ae3a:	dd47      	ble.n	800aecc <_strtod_l+0x4bc>
 800ae3c:	2400      	movs	r4, #0
 800ae3e:	4625      	mov	r5, r4
 800ae40:	9407      	str	r4, [sp, #28]
 800ae42:	4626      	mov	r6, r4
 800ae44:	9a05      	ldr	r2, [sp, #20]
 800ae46:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800af9c <_strtod_l+0x58c>
 800ae4a:	2322      	movs	r3, #34	@ 0x22
 800ae4c:	6013      	str	r3, [r2, #0]
 800ae4e:	f04f 0a00 	mov.w	sl, #0
 800ae52:	9b07      	ldr	r3, [sp, #28]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	f43f ae16 	beq.w	800aa86 <_strtod_l+0x76>
 800ae5a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ae5c:	9805      	ldr	r0, [sp, #20]
 800ae5e:	f7ff f94b 	bl	800a0f8 <_Bfree>
 800ae62:	9805      	ldr	r0, [sp, #20]
 800ae64:	4631      	mov	r1, r6
 800ae66:	f7ff f947 	bl	800a0f8 <_Bfree>
 800ae6a:	9805      	ldr	r0, [sp, #20]
 800ae6c:	4629      	mov	r1, r5
 800ae6e:	f7ff f943 	bl	800a0f8 <_Bfree>
 800ae72:	9907      	ldr	r1, [sp, #28]
 800ae74:	9805      	ldr	r0, [sp, #20]
 800ae76:	f7ff f93f 	bl	800a0f8 <_Bfree>
 800ae7a:	9805      	ldr	r0, [sp, #20]
 800ae7c:	4621      	mov	r1, r4
 800ae7e:	f7ff f93b 	bl	800a0f8 <_Bfree>
 800ae82:	e600      	b.n	800aa86 <_strtod_l+0x76>
 800ae84:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800ae88:	1be0      	subs	r0, r4, r7
 800ae8a:	4281      	cmp	r1, r0
 800ae8c:	dbbc      	blt.n	800ae08 <_strtod_l+0x3f8>
 800ae8e:	4a40      	ldr	r2, [pc, #256]	@ (800af90 <_strtod_l+0x580>)
 800ae90:	f1c3 030f 	rsb	r3, r3, #15
 800ae94:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800ae98:	ed91 7b00 	vldr	d7, [r1]
 800ae9c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae9e:	ec4b ab16 	vmov	d6, sl, fp
 800aea2:	1acb      	subs	r3, r1, r3
 800aea4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800aea8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aeac:	ed92 6b00 	vldr	d6, [r2]
 800aeb0:	e796      	b.n	800ade0 <_strtod_l+0x3d0>
 800aeb2:	3116      	adds	r1, #22
 800aeb4:	dba8      	blt.n	800ae08 <_strtod_l+0x3f8>
 800aeb6:	4b36      	ldr	r3, [pc, #216]	@ (800af90 <_strtod_l+0x580>)
 800aeb8:	1b3c      	subs	r4, r7, r4
 800aeba:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800aebe:	ed94 7b00 	vldr	d7, [r4]
 800aec2:	ec4b ab16 	vmov	d6, sl, fp
 800aec6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800aeca:	e78b      	b.n	800ade4 <_strtod_l+0x3d4>
 800aecc:	2000      	movs	r0, #0
 800aece:	ec4b ab17 	vmov	d7, sl, fp
 800aed2:	4e30      	ldr	r6, [pc, #192]	@ (800af94 <_strtod_l+0x584>)
 800aed4:	1112      	asrs	r2, r2, #4
 800aed6:	4601      	mov	r1, r0
 800aed8:	2a01      	cmp	r2, #1
 800aeda:	dc23      	bgt.n	800af24 <_strtod_l+0x514>
 800aedc:	b108      	cbz	r0, 800aee2 <_strtod_l+0x4d2>
 800aede:	ec5b ab17 	vmov	sl, fp, d7
 800aee2:	4a2c      	ldr	r2, [pc, #176]	@ (800af94 <_strtod_l+0x584>)
 800aee4:	482c      	ldr	r0, [pc, #176]	@ (800af98 <_strtod_l+0x588>)
 800aee6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800aeea:	ed92 7b00 	vldr	d7, [r2]
 800aeee:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aef2:	ec4b ab16 	vmov	d6, sl, fp
 800aef6:	4a29      	ldr	r2, [pc, #164]	@ (800af9c <_strtod_l+0x58c>)
 800aef8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aefc:	ee17 1a90 	vmov	r1, s15
 800af00:	400a      	ands	r2, r1
 800af02:	4282      	cmp	r2, r0
 800af04:	ec5b ab17 	vmov	sl, fp, d7
 800af08:	d898      	bhi.n	800ae3c <_strtod_l+0x42c>
 800af0a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800af0e:	4282      	cmp	r2, r0
 800af10:	bf86      	itte	hi
 800af12:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800afa0 <_strtod_l+0x590>
 800af16:	f04f 3aff 	movhi.w	sl, #4294967295
 800af1a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800af1e:	2200      	movs	r2, #0
 800af20:	9206      	str	r2, [sp, #24]
 800af22:	e076      	b.n	800b012 <_strtod_l+0x602>
 800af24:	f012 0f01 	tst.w	r2, #1
 800af28:	d004      	beq.n	800af34 <_strtod_l+0x524>
 800af2a:	ed96 6b00 	vldr	d6, [r6]
 800af2e:	2001      	movs	r0, #1
 800af30:	ee27 7b06 	vmul.f64	d7, d7, d6
 800af34:	3101      	adds	r1, #1
 800af36:	1052      	asrs	r2, r2, #1
 800af38:	3608      	adds	r6, #8
 800af3a:	e7cd      	b.n	800aed8 <_strtod_l+0x4c8>
 800af3c:	d0ef      	beq.n	800af1e <_strtod_l+0x50e>
 800af3e:	4252      	negs	r2, r2
 800af40:	f012 000f 	ands.w	r0, r2, #15
 800af44:	d00a      	beq.n	800af5c <_strtod_l+0x54c>
 800af46:	4912      	ldr	r1, [pc, #72]	@ (800af90 <_strtod_l+0x580>)
 800af48:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800af4c:	ed91 7b00 	vldr	d7, [r1]
 800af50:	ec4b ab16 	vmov	d6, sl, fp
 800af54:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800af58:	ec5b ab17 	vmov	sl, fp, d7
 800af5c:	1112      	asrs	r2, r2, #4
 800af5e:	d0de      	beq.n	800af1e <_strtod_l+0x50e>
 800af60:	2a1f      	cmp	r2, #31
 800af62:	dd1f      	ble.n	800afa4 <_strtod_l+0x594>
 800af64:	2400      	movs	r4, #0
 800af66:	4625      	mov	r5, r4
 800af68:	9407      	str	r4, [sp, #28]
 800af6a:	4626      	mov	r6, r4
 800af6c:	9a05      	ldr	r2, [sp, #20]
 800af6e:	2322      	movs	r3, #34	@ 0x22
 800af70:	f04f 0a00 	mov.w	sl, #0
 800af74:	f04f 0b00 	mov.w	fp, #0
 800af78:	6013      	str	r3, [r2, #0]
 800af7a:	e76a      	b.n	800ae52 <_strtod_l+0x442>
 800af7c:	0800cfc4 	.word	0x0800cfc4
 800af80:	0800d428 	.word	0x0800d428
 800af84:	0800cfbc 	.word	0x0800cfbc
 800af88:	0800cff3 	.word	0x0800cff3
 800af8c:	0800cfb6 	.word	0x0800cfb6
 800af90:	0800d360 	.word	0x0800d360
 800af94:	0800d338 	.word	0x0800d338
 800af98:	7ca00000 	.word	0x7ca00000
 800af9c:	7ff00000 	.word	0x7ff00000
 800afa0:	7fefffff 	.word	0x7fefffff
 800afa4:	f012 0110 	ands.w	r1, r2, #16
 800afa8:	bf18      	it	ne
 800afaa:	216a      	movne	r1, #106	@ 0x6a
 800afac:	9106      	str	r1, [sp, #24]
 800afae:	ec4b ab17 	vmov	d7, sl, fp
 800afb2:	49af      	ldr	r1, [pc, #700]	@ (800b270 <_strtod_l+0x860>)
 800afb4:	2000      	movs	r0, #0
 800afb6:	07d6      	lsls	r6, r2, #31
 800afb8:	d504      	bpl.n	800afc4 <_strtod_l+0x5b4>
 800afba:	ed91 6b00 	vldr	d6, [r1]
 800afbe:	2001      	movs	r0, #1
 800afc0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800afc4:	1052      	asrs	r2, r2, #1
 800afc6:	f101 0108 	add.w	r1, r1, #8
 800afca:	d1f4      	bne.n	800afb6 <_strtod_l+0x5a6>
 800afcc:	b108      	cbz	r0, 800afd2 <_strtod_l+0x5c2>
 800afce:	ec5b ab17 	vmov	sl, fp, d7
 800afd2:	9a06      	ldr	r2, [sp, #24]
 800afd4:	b1b2      	cbz	r2, 800b004 <_strtod_l+0x5f4>
 800afd6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800afda:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800afde:	2a00      	cmp	r2, #0
 800afe0:	4658      	mov	r0, fp
 800afe2:	dd0f      	ble.n	800b004 <_strtod_l+0x5f4>
 800afe4:	2a1f      	cmp	r2, #31
 800afe6:	dd55      	ble.n	800b094 <_strtod_l+0x684>
 800afe8:	2a34      	cmp	r2, #52	@ 0x34
 800afea:	bfde      	ittt	le
 800afec:	f04f 32ff 	movle.w	r2, #4294967295
 800aff0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800aff4:	408a      	lslle	r2, r1
 800aff6:	f04f 0a00 	mov.w	sl, #0
 800affa:	bfcc      	ite	gt
 800affc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b000:	ea02 0b00 	andle.w	fp, r2, r0
 800b004:	ec4b ab17 	vmov	d7, sl, fp
 800b008:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b00c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b010:	d0a8      	beq.n	800af64 <_strtod_l+0x554>
 800b012:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b014:	9805      	ldr	r0, [sp, #20]
 800b016:	f8cd 9000 	str.w	r9, [sp]
 800b01a:	462a      	mov	r2, r5
 800b01c:	f7ff f8d4 	bl	800a1c8 <__s2b>
 800b020:	9007      	str	r0, [sp, #28]
 800b022:	2800      	cmp	r0, #0
 800b024:	f43f af0a 	beq.w	800ae3c <_strtod_l+0x42c>
 800b028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b02a:	1b3f      	subs	r7, r7, r4
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	bfb4      	ite	lt
 800b030:	463b      	movlt	r3, r7
 800b032:	2300      	movge	r3, #0
 800b034:	930a      	str	r3, [sp, #40]	@ 0x28
 800b036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b038:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800b260 <_strtod_l+0x850>
 800b03c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b040:	2400      	movs	r4, #0
 800b042:	930d      	str	r3, [sp, #52]	@ 0x34
 800b044:	4625      	mov	r5, r4
 800b046:	9b07      	ldr	r3, [sp, #28]
 800b048:	9805      	ldr	r0, [sp, #20]
 800b04a:	6859      	ldr	r1, [r3, #4]
 800b04c:	f7ff f814 	bl	800a078 <_Balloc>
 800b050:	4606      	mov	r6, r0
 800b052:	2800      	cmp	r0, #0
 800b054:	f43f aef6 	beq.w	800ae44 <_strtod_l+0x434>
 800b058:	9b07      	ldr	r3, [sp, #28]
 800b05a:	691a      	ldr	r2, [r3, #16]
 800b05c:	ec4b ab19 	vmov	d9, sl, fp
 800b060:	3202      	adds	r2, #2
 800b062:	f103 010c 	add.w	r1, r3, #12
 800b066:	0092      	lsls	r2, r2, #2
 800b068:	300c      	adds	r0, #12
 800b06a:	f7fe f9b8 	bl	80093de <memcpy>
 800b06e:	eeb0 0b49 	vmov.f64	d0, d9
 800b072:	9805      	ldr	r0, [sp, #20]
 800b074:	aa14      	add	r2, sp, #80	@ 0x50
 800b076:	a913      	add	r1, sp, #76	@ 0x4c
 800b078:	f7ff fbda 	bl	800a830 <__d2b>
 800b07c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b07e:	2800      	cmp	r0, #0
 800b080:	f43f aee0 	beq.w	800ae44 <_strtod_l+0x434>
 800b084:	9805      	ldr	r0, [sp, #20]
 800b086:	2101      	movs	r1, #1
 800b088:	f7ff f934 	bl	800a2f4 <__i2b>
 800b08c:	4605      	mov	r5, r0
 800b08e:	b940      	cbnz	r0, 800b0a2 <_strtod_l+0x692>
 800b090:	2500      	movs	r5, #0
 800b092:	e6d7      	b.n	800ae44 <_strtod_l+0x434>
 800b094:	f04f 31ff 	mov.w	r1, #4294967295
 800b098:	fa01 f202 	lsl.w	r2, r1, r2
 800b09c:	ea02 0a0a 	and.w	sl, r2, sl
 800b0a0:	e7b0      	b.n	800b004 <_strtod_l+0x5f4>
 800b0a2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800b0a4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b0a6:	2f00      	cmp	r7, #0
 800b0a8:	bfab      	itete	ge
 800b0aa:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800b0ac:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800b0ae:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800b0b2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800b0b6:	bfac      	ite	ge
 800b0b8:	eb07 0903 	addge.w	r9, r7, r3
 800b0bc:	eba3 0807 	sublt.w	r8, r3, r7
 800b0c0:	9b06      	ldr	r3, [sp, #24]
 800b0c2:	1aff      	subs	r7, r7, r3
 800b0c4:	4417      	add	r7, r2
 800b0c6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800b0ca:	4a6a      	ldr	r2, [pc, #424]	@ (800b274 <_strtod_l+0x864>)
 800b0cc:	3f01      	subs	r7, #1
 800b0ce:	4297      	cmp	r7, r2
 800b0d0:	da51      	bge.n	800b176 <_strtod_l+0x766>
 800b0d2:	1bd1      	subs	r1, r2, r7
 800b0d4:	291f      	cmp	r1, #31
 800b0d6:	eba3 0301 	sub.w	r3, r3, r1
 800b0da:	f04f 0201 	mov.w	r2, #1
 800b0de:	dc3e      	bgt.n	800b15e <_strtod_l+0x74e>
 800b0e0:	408a      	lsls	r2, r1
 800b0e2:	920c      	str	r2, [sp, #48]	@ 0x30
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b0e8:	eb09 0703 	add.w	r7, r9, r3
 800b0ec:	4498      	add	r8, r3
 800b0ee:	9b06      	ldr	r3, [sp, #24]
 800b0f0:	45b9      	cmp	r9, r7
 800b0f2:	4498      	add	r8, r3
 800b0f4:	464b      	mov	r3, r9
 800b0f6:	bfa8      	it	ge
 800b0f8:	463b      	movge	r3, r7
 800b0fa:	4543      	cmp	r3, r8
 800b0fc:	bfa8      	it	ge
 800b0fe:	4643      	movge	r3, r8
 800b100:	2b00      	cmp	r3, #0
 800b102:	bfc2      	ittt	gt
 800b104:	1aff      	subgt	r7, r7, r3
 800b106:	eba8 0803 	subgt.w	r8, r8, r3
 800b10a:	eba9 0903 	subgt.w	r9, r9, r3
 800b10e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b110:	2b00      	cmp	r3, #0
 800b112:	dd16      	ble.n	800b142 <_strtod_l+0x732>
 800b114:	4629      	mov	r1, r5
 800b116:	9805      	ldr	r0, [sp, #20]
 800b118:	461a      	mov	r2, r3
 800b11a:	f7ff f9a3 	bl	800a464 <__pow5mult>
 800b11e:	4605      	mov	r5, r0
 800b120:	2800      	cmp	r0, #0
 800b122:	d0b5      	beq.n	800b090 <_strtod_l+0x680>
 800b124:	4601      	mov	r1, r0
 800b126:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b128:	9805      	ldr	r0, [sp, #20]
 800b12a:	f7ff f8f9 	bl	800a320 <__multiply>
 800b12e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b130:	2800      	cmp	r0, #0
 800b132:	f43f ae87 	beq.w	800ae44 <_strtod_l+0x434>
 800b136:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b138:	9805      	ldr	r0, [sp, #20]
 800b13a:	f7fe ffdd 	bl	800a0f8 <_Bfree>
 800b13e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b140:	9312      	str	r3, [sp, #72]	@ 0x48
 800b142:	2f00      	cmp	r7, #0
 800b144:	dc1b      	bgt.n	800b17e <_strtod_l+0x76e>
 800b146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b148:	2b00      	cmp	r3, #0
 800b14a:	dd21      	ble.n	800b190 <_strtod_l+0x780>
 800b14c:	4631      	mov	r1, r6
 800b14e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b150:	9805      	ldr	r0, [sp, #20]
 800b152:	f7ff f987 	bl	800a464 <__pow5mult>
 800b156:	4606      	mov	r6, r0
 800b158:	b9d0      	cbnz	r0, 800b190 <_strtod_l+0x780>
 800b15a:	2600      	movs	r6, #0
 800b15c:	e672      	b.n	800ae44 <_strtod_l+0x434>
 800b15e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800b162:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800b166:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800b16a:	37e2      	adds	r7, #226	@ 0xe2
 800b16c:	fa02 f107 	lsl.w	r1, r2, r7
 800b170:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b172:	920c      	str	r2, [sp, #48]	@ 0x30
 800b174:	e7b8      	b.n	800b0e8 <_strtod_l+0x6d8>
 800b176:	2200      	movs	r2, #0
 800b178:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b17a:	2201      	movs	r2, #1
 800b17c:	e7f9      	b.n	800b172 <_strtod_l+0x762>
 800b17e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b180:	9805      	ldr	r0, [sp, #20]
 800b182:	463a      	mov	r2, r7
 800b184:	f7ff f9c8 	bl	800a518 <__lshift>
 800b188:	9012      	str	r0, [sp, #72]	@ 0x48
 800b18a:	2800      	cmp	r0, #0
 800b18c:	d1db      	bne.n	800b146 <_strtod_l+0x736>
 800b18e:	e659      	b.n	800ae44 <_strtod_l+0x434>
 800b190:	f1b8 0f00 	cmp.w	r8, #0
 800b194:	dd07      	ble.n	800b1a6 <_strtod_l+0x796>
 800b196:	4631      	mov	r1, r6
 800b198:	9805      	ldr	r0, [sp, #20]
 800b19a:	4642      	mov	r2, r8
 800b19c:	f7ff f9bc 	bl	800a518 <__lshift>
 800b1a0:	4606      	mov	r6, r0
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d0d9      	beq.n	800b15a <_strtod_l+0x74a>
 800b1a6:	f1b9 0f00 	cmp.w	r9, #0
 800b1aa:	dd08      	ble.n	800b1be <_strtod_l+0x7ae>
 800b1ac:	4629      	mov	r1, r5
 800b1ae:	9805      	ldr	r0, [sp, #20]
 800b1b0:	464a      	mov	r2, r9
 800b1b2:	f7ff f9b1 	bl	800a518 <__lshift>
 800b1b6:	4605      	mov	r5, r0
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	f43f ae43 	beq.w	800ae44 <_strtod_l+0x434>
 800b1be:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b1c0:	9805      	ldr	r0, [sp, #20]
 800b1c2:	4632      	mov	r2, r6
 800b1c4:	f7ff fa30 	bl	800a628 <__mdiff>
 800b1c8:	4604      	mov	r4, r0
 800b1ca:	2800      	cmp	r0, #0
 800b1cc:	f43f ae3a 	beq.w	800ae44 <_strtod_l+0x434>
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800b1d6:	60c3      	str	r3, [r0, #12]
 800b1d8:	4629      	mov	r1, r5
 800b1da:	f7ff fa09 	bl	800a5f0 <__mcmp>
 800b1de:	2800      	cmp	r0, #0
 800b1e0:	da4c      	bge.n	800b27c <_strtod_l+0x86c>
 800b1e2:	ea58 080a 	orrs.w	r8, r8, sl
 800b1e6:	d172      	bne.n	800b2ce <_strtod_l+0x8be>
 800b1e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d16e      	bne.n	800b2ce <_strtod_l+0x8be>
 800b1f0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b1f4:	0d1b      	lsrs	r3, r3, #20
 800b1f6:	051b      	lsls	r3, r3, #20
 800b1f8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b1fc:	d967      	bls.n	800b2ce <_strtod_l+0x8be>
 800b1fe:	6963      	ldr	r3, [r4, #20]
 800b200:	b913      	cbnz	r3, 800b208 <_strtod_l+0x7f8>
 800b202:	6923      	ldr	r3, [r4, #16]
 800b204:	2b01      	cmp	r3, #1
 800b206:	dd62      	ble.n	800b2ce <_strtod_l+0x8be>
 800b208:	4621      	mov	r1, r4
 800b20a:	2201      	movs	r2, #1
 800b20c:	9805      	ldr	r0, [sp, #20]
 800b20e:	f7ff f983 	bl	800a518 <__lshift>
 800b212:	4629      	mov	r1, r5
 800b214:	4604      	mov	r4, r0
 800b216:	f7ff f9eb 	bl	800a5f0 <__mcmp>
 800b21a:	2800      	cmp	r0, #0
 800b21c:	dd57      	ble.n	800b2ce <_strtod_l+0x8be>
 800b21e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b222:	9a06      	ldr	r2, [sp, #24]
 800b224:	0d1b      	lsrs	r3, r3, #20
 800b226:	051b      	lsls	r3, r3, #20
 800b228:	2a00      	cmp	r2, #0
 800b22a:	d06e      	beq.n	800b30a <_strtod_l+0x8fa>
 800b22c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b230:	d86b      	bhi.n	800b30a <_strtod_l+0x8fa>
 800b232:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b236:	f67f ae99 	bls.w	800af6c <_strtod_l+0x55c>
 800b23a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800b268 <_strtod_l+0x858>
 800b23e:	ec4b ab16 	vmov	d6, sl, fp
 800b242:	4b0d      	ldr	r3, [pc, #52]	@ (800b278 <_strtod_l+0x868>)
 800b244:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b248:	ee17 2a90 	vmov	r2, s15
 800b24c:	4013      	ands	r3, r2
 800b24e:	ec5b ab17 	vmov	sl, fp, d7
 800b252:	2b00      	cmp	r3, #0
 800b254:	f47f ae01 	bne.w	800ae5a <_strtod_l+0x44a>
 800b258:	9a05      	ldr	r2, [sp, #20]
 800b25a:	2322      	movs	r3, #34	@ 0x22
 800b25c:	6013      	str	r3, [r2, #0]
 800b25e:	e5fc      	b.n	800ae5a <_strtod_l+0x44a>
 800b260:	ffc00000 	.word	0xffc00000
 800b264:	41dfffff 	.word	0x41dfffff
 800b268:	00000000 	.word	0x00000000
 800b26c:	39500000 	.word	0x39500000
 800b270:	0800d450 	.word	0x0800d450
 800b274:	fffffc02 	.word	0xfffffc02
 800b278:	7ff00000 	.word	0x7ff00000
 800b27c:	46d9      	mov	r9, fp
 800b27e:	d15d      	bne.n	800b33c <_strtod_l+0x92c>
 800b280:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b284:	f1b8 0f00 	cmp.w	r8, #0
 800b288:	d02a      	beq.n	800b2e0 <_strtod_l+0x8d0>
 800b28a:	4aa9      	ldr	r2, [pc, #676]	@ (800b530 <_strtod_l+0xb20>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d12a      	bne.n	800b2e6 <_strtod_l+0x8d6>
 800b290:	9b06      	ldr	r3, [sp, #24]
 800b292:	4652      	mov	r2, sl
 800b294:	b1fb      	cbz	r3, 800b2d6 <_strtod_l+0x8c6>
 800b296:	4ba7      	ldr	r3, [pc, #668]	@ (800b534 <_strtod_l+0xb24>)
 800b298:	ea0b 0303 	and.w	r3, fp, r3
 800b29c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b2a0:	f04f 31ff 	mov.w	r1, #4294967295
 800b2a4:	d81a      	bhi.n	800b2dc <_strtod_l+0x8cc>
 800b2a6:	0d1b      	lsrs	r3, r3, #20
 800b2a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b2ac:	fa01 f303 	lsl.w	r3, r1, r3
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d118      	bne.n	800b2e6 <_strtod_l+0x8d6>
 800b2b4:	4ba0      	ldr	r3, [pc, #640]	@ (800b538 <_strtod_l+0xb28>)
 800b2b6:	4599      	cmp	r9, r3
 800b2b8:	d102      	bne.n	800b2c0 <_strtod_l+0x8b0>
 800b2ba:	3201      	adds	r2, #1
 800b2bc:	f43f adc2 	beq.w	800ae44 <_strtod_l+0x434>
 800b2c0:	4b9c      	ldr	r3, [pc, #624]	@ (800b534 <_strtod_l+0xb24>)
 800b2c2:	ea09 0303 	and.w	r3, r9, r3
 800b2c6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800b2ca:	f04f 0a00 	mov.w	sl, #0
 800b2ce:	9b06      	ldr	r3, [sp, #24]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d1b2      	bne.n	800b23a <_strtod_l+0x82a>
 800b2d4:	e5c1      	b.n	800ae5a <_strtod_l+0x44a>
 800b2d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2da:	e7e9      	b.n	800b2b0 <_strtod_l+0x8a0>
 800b2dc:	460b      	mov	r3, r1
 800b2de:	e7e7      	b.n	800b2b0 <_strtod_l+0x8a0>
 800b2e0:	ea53 030a 	orrs.w	r3, r3, sl
 800b2e4:	d09b      	beq.n	800b21e <_strtod_l+0x80e>
 800b2e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2e8:	b1c3      	cbz	r3, 800b31c <_strtod_l+0x90c>
 800b2ea:	ea13 0f09 	tst.w	r3, r9
 800b2ee:	d0ee      	beq.n	800b2ce <_strtod_l+0x8be>
 800b2f0:	9a06      	ldr	r2, [sp, #24]
 800b2f2:	4650      	mov	r0, sl
 800b2f4:	4659      	mov	r1, fp
 800b2f6:	f1b8 0f00 	cmp.w	r8, #0
 800b2fa:	d013      	beq.n	800b324 <_strtod_l+0x914>
 800b2fc:	f7ff fb6b 	bl	800a9d6 <sulp>
 800b300:	ee39 7b00 	vadd.f64	d7, d9, d0
 800b304:	ec5b ab17 	vmov	sl, fp, d7
 800b308:	e7e1      	b.n	800b2ce <_strtod_l+0x8be>
 800b30a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b30e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b312:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b316:	f04f 3aff 	mov.w	sl, #4294967295
 800b31a:	e7d8      	b.n	800b2ce <_strtod_l+0x8be>
 800b31c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b31e:	ea13 0f0a 	tst.w	r3, sl
 800b322:	e7e4      	b.n	800b2ee <_strtod_l+0x8de>
 800b324:	f7ff fb57 	bl	800a9d6 <sulp>
 800b328:	ee39 0b40 	vsub.f64	d0, d9, d0
 800b32c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800b330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b334:	ec5b ab10 	vmov	sl, fp, d0
 800b338:	d1c9      	bne.n	800b2ce <_strtod_l+0x8be>
 800b33a:	e617      	b.n	800af6c <_strtod_l+0x55c>
 800b33c:	4629      	mov	r1, r5
 800b33e:	4620      	mov	r0, r4
 800b340:	f7ff face 	bl	800a8e0 <__ratio>
 800b344:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800b348:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b34c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b350:	d85d      	bhi.n	800b40e <_strtod_l+0x9fe>
 800b352:	f1b8 0f00 	cmp.w	r8, #0
 800b356:	d164      	bne.n	800b422 <_strtod_l+0xa12>
 800b358:	f1ba 0f00 	cmp.w	sl, #0
 800b35c:	d14b      	bne.n	800b3f6 <_strtod_l+0x9e6>
 800b35e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b362:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800b366:	2b00      	cmp	r3, #0
 800b368:	d160      	bne.n	800b42c <_strtod_l+0xa1c>
 800b36a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800b36e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800b372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b376:	d401      	bmi.n	800b37c <_strtod_l+0x96c>
 800b378:	ee20 8b08 	vmul.f64	d8, d0, d8
 800b37c:	eeb1 ab48 	vneg.f64	d10, d8
 800b380:	486c      	ldr	r0, [pc, #432]	@ (800b534 <_strtod_l+0xb24>)
 800b382:	496e      	ldr	r1, [pc, #440]	@ (800b53c <_strtod_l+0xb2c>)
 800b384:	ea09 0700 	and.w	r7, r9, r0
 800b388:	428f      	cmp	r7, r1
 800b38a:	ec53 2b1a 	vmov	r2, r3, d10
 800b38e:	d17d      	bne.n	800b48c <_strtod_l+0xa7c>
 800b390:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800b394:	ec4b ab1c 	vmov	d12, sl, fp
 800b398:	eeb0 0b4c 	vmov.f64	d0, d12
 800b39c:	f7ff f9d8 	bl	800a750 <__ulp>
 800b3a0:	4864      	ldr	r0, [pc, #400]	@ (800b534 <_strtod_l+0xb24>)
 800b3a2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800b3a6:	ee1c 3a90 	vmov	r3, s25
 800b3aa:	4a65      	ldr	r2, [pc, #404]	@ (800b540 <_strtod_l+0xb30>)
 800b3ac:	ea03 0100 	and.w	r1, r3, r0
 800b3b0:	4291      	cmp	r1, r2
 800b3b2:	ec5b ab1c 	vmov	sl, fp, d12
 800b3b6:	d93c      	bls.n	800b432 <_strtod_l+0xa22>
 800b3b8:	ee19 2a90 	vmov	r2, s19
 800b3bc:	4b5e      	ldr	r3, [pc, #376]	@ (800b538 <_strtod_l+0xb28>)
 800b3be:	429a      	cmp	r2, r3
 800b3c0:	d104      	bne.n	800b3cc <_strtod_l+0x9bc>
 800b3c2:	ee19 3a10 	vmov	r3, s18
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	f43f ad3c 	beq.w	800ae44 <_strtod_l+0x434>
 800b3cc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800b538 <_strtod_l+0xb28>
 800b3d0:	f04f 3aff 	mov.w	sl, #4294967295
 800b3d4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b3d6:	9805      	ldr	r0, [sp, #20]
 800b3d8:	f7fe fe8e 	bl	800a0f8 <_Bfree>
 800b3dc:	9805      	ldr	r0, [sp, #20]
 800b3de:	4631      	mov	r1, r6
 800b3e0:	f7fe fe8a 	bl	800a0f8 <_Bfree>
 800b3e4:	9805      	ldr	r0, [sp, #20]
 800b3e6:	4629      	mov	r1, r5
 800b3e8:	f7fe fe86 	bl	800a0f8 <_Bfree>
 800b3ec:	9805      	ldr	r0, [sp, #20]
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	f7fe fe82 	bl	800a0f8 <_Bfree>
 800b3f4:	e627      	b.n	800b046 <_strtod_l+0x636>
 800b3f6:	f1ba 0f01 	cmp.w	sl, #1
 800b3fa:	d103      	bne.n	800b404 <_strtod_l+0x9f4>
 800b3fc:	f1bb 0f00 	cmp.w	fp, #0
 800b400:	f43f adb4 	beq.w	800af6c <_strtod_l+0x55c>
 800b404:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b408:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800b40c:	e7b8      	b.n	800b380 <_strtod_l+0x970>
 800b40e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800b412:	ee20 8b08 	vmul.f64	d8, d0, d8
 800b416:	f1b8 0f00 	cmp.w	r8, #0
 800b41a:	d0af      	beq.n	800b37c <_strtod_l+0x96c>
 800b41c:	eeb0 ab48 	vmov.f64	d10, d8
 800b420:	e7ae      	b.n	800b380 <_strtod_l+0x970>
 800b422:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800b426:	eeb0 8b4a 	vmov.f64	d8, d10
 800b42a:	e7a9      	b.n	800b380 <_strtod_l+0x970>
 800b42c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b430:	e7a6      	b.n	800b380 <_strtod_l+0x970>
 800b432:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b436:	9b06      	ldr	r3, [sp, #24]
 800b438:	46d9      	mov	r9, fp
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d1ca      	bne.n	800b3d4 <_strtod_l+0x9c4>
 800b43e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b442:	0d1b      	lsrs	r3, r3, #20
 800b444:	051b      	lsls	r3, r3, #20
 800b446:	429f      	cmp	r7, r3
 800b448:	d1c4      	bne.n	800b3d4 <_strtod_l+0x9c4>
 800b44a:	ec51 0b18 	vmov	r0, r1, d8
 800b44e:	f7f5 f973 	bl	8000738 <__aeabi_d2lz>
 800b452:	f7f5 f92b 	bl	80006ac <__aeabi_l2d>
 800b456:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800b45a:	ec41 0b17 	vmov	d7, r0, r1
 800b45e:	ea49 090a 	orr.w	r9, r9, sl
 800b462:	ea59 0908 	orrs.w	r9, r9, r8
 800b466:	ee38 8b47 	vsub.f64	d8, d8, d7
 800b46a:	d03c      	beq.n	800b4e6 <_strtod_l+0xad6>
 800b46c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800b518 <_strtod_l+0xb08>
 800b470:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b478:	f53f acef 	bmi.w	800ae5a <_strtod_l+0x44a>
 800b47c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800b520 <_strtod_l+0xb10>
 800b480:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b488:	dda4      	ble.n	800b3d4 <_strtod_l+0x9c4>
 800b48a:	e4e6      	b.n	800ae5a <_strtod_l+0x44a>
 800b48c:	9906      	ldr	r1, [sp, #24]
 800b48e:	b1e1      	cbz	r1, 800b4ca <_strtod_l+0xaba>
 800b490:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800b494:	d819      	bhi.n	800b4ca <_strtod_l+0xaba>
 800b496:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800b49a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b49e:	d811      	bhi.n	800b4c4 <_strtod_l+0xab4>
 800b4a0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800b4a4:	ee18 3a10 	vmov	r3, s16
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	bf38      	it	cc
 800b4ac:	2301      	movcc	r3, #1
 800b4ae:	ee08 3a10 	vmov	s16, r3
 800b4b2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800b4b6:	f1b8 0f00 	cmp.w	r8, #0
 800b4ba:	d111      	bne.n	800b4e0 <_strtod_l+0xad0>
 800b4bc:	eeb1 7b48 	vneg.f64	d7, d8
 800b4c0:	ec53 2b17 	vmov	r2, r3, d7
 800b4c4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800b4c8:	1bcb      	subs	r3, r1, r7
 800b4ca:	eeb0 0b49 	vmov.f64	d0, d9
 800b4ce:	ec43 2b1a 	vmov	d10, r2, r3
 800b4d2:	f7ff f93d 	bl	800a750 <__ulp>
 800b4d6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800b4da:	ec5b ab19 	vmov	sl, fp, d9
 800b4de:	e7aa      	b.n	800b436 <_strtod_l+0xa26>
 800b4e0:	eeb0 7b48 	vmov.f64	d7, d8
 800b4e4:	e7ec      	b.n	800b4c0 <_strtod_l+0xab0>
 800b4e6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800b528 <_strtod_l+0xb18>
 800b4ea:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b4ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4f2:	f57f af6f 	bpl.w	800b3d4 <_strtod_l+0x9c4>
 800b4f6:	e4b0      	b.n	800ae5a <_strtod_l+0x44a>
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	9308      	str	r3, [sp, #32]
 800b4fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b500:	6013      	str	r3, [r2, #0]
 800b502:	f7ff bac4 	b.w	800aa8e <_strtod_l+0x7e>
 800b506:	2a65      	cmp	r2, #101	@ 0x65
 800b508:	f43f abbf 	beq.w	800ac8a <_strtod_l+0x27a>
 800b50c:	2a45      	cmp	r2, #69	@ 0x45
 800b50e:	f43f abbc 	beq.w	800ac8a <_strtod_l+0x27a>
 800b512:	2101      	movs	r1, #1
 800b514:	f7ff bbf4 	b.w	800ad00 <_strtod_l+0x2f0>
 800b518:	94a03595 	.word	0x94a03595
 800b51c:	3fdfffff 	.word	0x3fdfffff
 800b520:	35afe535 	.word	0x35afe535
 800b524:	3fe00000 	.word	0x3fe00000
 800b528:	94a03595 	.word	0x94a03595
 800b52c:	3fcfffff 	.word	0x3fcfffff
 800b530:	000fffff 	.word	0x000fffff
 800b534:	7ff00000 	.word	0x7ff00000
 800b538:	7fefffff 	.word	0x7fefffff
 800b53c:	7fe00000 	.word	0x7fe00000
 800b540:	7c9fffff 	.word	0x7c9fffff

0800b544 <_strtod_r>:
 800b544:	4b01      	ldr	r3, [pc, #4]	@ (800b54c <_strtod_r+0x8>)
 800b546:	f7ff ba63 	b.w	800aa10 <_strtod_l>
 800b54a:	bf00      	nop
 800b54c:	24000074 	.word	0x24000074

0800b550 <_strtol_l.isra.0>:
 800b550:	2b24      	cmp	r3, #36	@ 0x24
 800b552:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b556:	4686      	mov	lr, r0
 800b558:	4690      	mov	r8, r2
 800b55a:	d801      	bhi.n	800b560 <_strtol_l.isra.0+0x10>
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d106      	bne.n	800b56e <_strtol_l.isra.0+0x1e>
 800b560:	f7fd ff10 	bl	8009384 <__errno>
 800b564:	2316      	movs	r3, #22
 800b566:	6003      	str	r3, [r0, #0]
 800b568:	2000      	movs	r0, #0
 800b56a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b56e:	4834      	ldr	r0, [pc, #208]	@ (800b640 <_strtol_l.isra.0+0xf0>)
 800b570:	460d      	mov	r5, r1
 800b572:	462a      	mov	r2, r5
 800b574:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b578:	5d06      	ldrb	r6, [r0, r4]
 800b57a:	f016 0608 	ands.w	r6, r6, #8
 800b57e:	d1f8      	bne.n	800b572 <_strtol_l.isra.0+0x22>
 800b580:	2c2d      	cmp	r4, #45	@ 0x2d
 800b582:	d110      	bne.n	800b5a6 <_strtol_l.isra.0+0x56>
 800b584:	782c      	ldrb	r4, [r5, #0]
 800b586:	2601      	movs	r6, #1
 800b588:	1c95      	adds	r5, r2, #2
 800b58a:	f033 0210 	bics.w	r2, r3, #16
 800b58e:	d115      	bne.n	800b5bc <_strtol_l.isra.0+0x6c>
 800b590:	2c30      	cmp	r4, #48	@ 0x30
 800b592:	d10d      	bne.n	800b5b0 <_strtol_l.isra.0+0x60>
 800b594:	782a      	ldrb	r2, [r5, #0]
 800b596:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b59a:	2a58      	cmp	r2, #88	@ 0x58
 800b59c:	d108      	bne.n	800b5b0 <_strtol_l.isra.0+0x60>
 800b59e:	786c      	ldrb	r4, [r5, #1]
 800b5a0:	3502      	adds	r5, #2
 800b5a2:	2310      	movs	r3, #16
 800b5a4:	e00a      	b.n	800b5bc <_strtol_l.isra.0+0x6c>
 800b5a6:	2c2b      	cmp	r4, #43	@ 0x2b
 800b5a8:	bf04      	itt	eq
 800b5aa:	782c      	ldrbeq	r4, [r5, #0]
 800b5ac:	1c95      	addeq	r5, r2, #2
 800b5ae:	e7ec      	b.n	800b58a <_strtol_l.isra.0+0x3a>
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d1f6      	bne.n	800b5a2 <_strtol_l.isra.0+0x52>
 800b5b4:	2c30      	cmp	r4, #48	@ 0x30
 800b5b6:	bf14      	ite	ne
 800b5b8:	230a      	movne	r3, #10
 800b5ba:	2308      	moveq	r3, #8
 800b5bc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b5c0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	fbbc f9f3 	udiv	r9, ip, r3
 800b5ca:	4610      	mov	r0, r2
 800b5cc:	fb03 ca19 	mls	sl, r3, r9, ip
 800b5d0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b5d4:	2f09      	cmp	r7, #9
 800b5d6:	d80f      	bhi.n	800b5f8 <_strtol_l.isra.0+0xa8>
 800b5d8:	463c      	mov	r4, r7
 800b5da:	42a3      	cmp	r3, r4
 800b5dc:	dd1b      	ble.n	800b616 <_strtol_l.isra.0+0xc6>
 800b5de:	1c57      	adds	r7, r2, #1
 800b5e0:	d007      	beq.n	800b5f2 <_strtol_l.isra.0+0xa2>
 800b5e2:	4581      	cmp	r9, r0
 800b5e4:	d314      	bcc.n	800b610 <_strtol_l.isra.0+0xc0>
 800b5e6:	d101      	bne.n	800b5ec <_strtol_l.isra.0+0x9c>
 800b5e8:	45a2      	cmp	sl, r4
 800b5ea:	db11      	blt.n	800b610 <_strtol_l.isra.0+0xc0>
 800b5ec:	fb00 4003 	mla	r0, r0, r3, r4
 800b5f0:	2201      	movs	r2, #1
 800b5f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5f6:	e7eb      	b.n	800b5d0 <_strtol_l.isra.0+0x80>
 800b5f8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b5fc:	2f19      	cmp	r7, #25
 800b5fe:	d801      	bhi.n	800b604 <_strtol_l.isra.0+0xb4>
 800b600:	3c37      	subs	r4, #55	@ 0x37
 800b602:	e7ea      	b.n	800b5da <_strtol_l.isra.0+0x8a>
 800b604:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b608:	2f19      	cmp	r7, #25
 800b60a:	d804      	bhi.n	800b616 <_strtol_l.isra.0+0xc6>
 800b60c:	3c57      	subs	r4, #87	@ 0x57
 800b60e:	e7e4      	b.n	800b5da <_strtol_l.isra.0+0x8a>
 800b610:	f04f 32ff 	mov.w	r2, #4294967295
 800b614:	e7ed      	b.n	800b5f2 <_strtol_l.isra.0+0xa2>
 800b616:	1c53      	adds	r3, r2, #1
 800b618:	d108      	bne.n	800b62c <_strtol_l.isra.0+0xdc>
 800b61a:	2322      	movs	r3, #34	@ 0x22
 800b61c:	f8ce 3000 	str.w	r3, [lr]
 800b620:	4660      	mov	r0, ip
 800b622:	f1b8 0f00 	cmp.w	r8, #0
 800b626:	d0a0      	beq.n	800b56a <_strtol_l.isra.0+0x1a>
 800b628:	1e69      	subs	r1, r5, #1
 800b62a:	e006      	b.n	800b63a <_strtol_l.isra.0+0xea>
 800b62c:	b106      	cbz	r6, 800b630 <_strtol_l.isra.0+0xe0>
 800b62e:	4240      	negs	r0, r0
 800b630:	f1b8 0f00 	cmp.w	r8, #0
 800b634:	d099      	beq.n	800b56a <_strtol_l.isra.0+0x1a>
 800b636:	2a00      	cmp	r2, #0
 800b638:	d1f6      	bne.n	800b628 <_strtol_l.isra.0+0xd8>
 800b63a:	f8c8 1000 	str.w	r1, [r8]
 800b63e:	e794      	b.n	800b56a <_strtol_l.isra.0+0x1a>
 800b640:	0800d479 	.word	0x0800d479

0800b644 <_strtol_r>:
 800b644:	f7ff bf84 	b.w	800b550 <_strtol_l.isra.0>

0800b648 <__ssputs_r>:
 800b648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b64c:	688e      	ldr	r6, [r1, #8]
 800b64e:	461f      	mov	r7, r3
 800b650:	42be      	cmp	r6, r7
 800b652:	680b      	ldr	r3, [r1, #0]
 800b654:	4682      	mov	sl, r0
 800b656:	460c      	mov	r4, r1
 800b658:	4690      	mov	r8, r2
 800b65a:	d82d      	bhi.n	800b6b8 <__ssputs_r+0x70>
 800b65c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b660:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b664:	d026      	beq.n	800b6b4 <__ssputs_r+0x6c>
 800b666:	6965      	ldr	r5, [r4, #20]
 800b668:	6909      	ldr	r1, [r1, #16]
 800b66a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b66e:	eba3 0901 	sub.w	r9, r3, r1
 800b672:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b676:	1c7b      	adds	r3, r7, #1
 800b678:	444b      	add	r3, r9
 800b67a:	106d      	asrs	r5, r5, #1
 800b67c:	429d      	cmp	r5, r3
 800b67e:	bf38      	it	cc
 800b680:	461d      	movcc	r5, r3
 800b682:	0553      	lsls	r3, r2, #21
 800b684:	d527      	bpl.n	800b6d6 <__ssputs_r+0x8e>
 800b686:	4629      	mov	r1, r5
 800b688:	f7fc fcda 	bl	8008040 <_malloc_r>
 800b68c:	4606      	mov	r6, r0
 800b68e:	b360      	cbz	r0, 800b6ea <__ssputs_r+0xa2>
 800b690:	6921      	ldr	r1, [r4, #16]
 800b692:	464a      	mov	r2, r9
 800b694:	f7fd fea3 	bl	80093de <memcpy>
 800b698:	89a3      	ldrh	r3, [r4, #12]
 800b69a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b69e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6a2:	81a3      	strh	r3, [r4, #12]
 800b6a4:	6126      	str	r6, [r4, #16]
 800b6a6:	6165      	str	r5, [r4, #20]
 800b6a8:	444e      	add	r6, r9
 800b6aa:	eba5 0509 	sub.w	r5, r5, r9
 800b6ae:	6026      	str	r6, [r4, #0]
 800b6b0:	60a5      	str	r5, [r4, #8]
 800b6b2:	463e      	mov	r6, r7
 800b6b4:	42be      	cmp	r6, r7
 800b6b6:	d900      	bls.n	800b6ba <__ssputs_r+0x72>
 800b6b8:	463e      	mov	r6, r7
 800b6ba:	6820      	ldr	r0, [r4, #0]
 800b6bc:	4632      	mov	r2, r6
 800b6be:	4641      	mov	r1, r8
 800b6c0:	f7fd fd5e 	bl	8009180 <memmove>
 800b6c4:	68a3      	ldr	r3, [r4, #8]
 800b6c6:	1b9b      	subs	r3, r3, r6
 800b6c8:	60a3      	str	r3, [r4, #8]
 800b6ca:	6823      	ldr	r3, [r4, #0]
 800b6cc:	4433      	add	r3, r6
 800b6ce:	6023      	str	r3, [r4, #0]
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6d6:	462a      	mov	r2, r5
 800b6d8:	f7fc fd3e 	bl	8008158 <_realloc_r>
 800b6dc:	4606      	mov	r6, r0
 800b6de:	2800      	cmp	r0, #0
 800b6e0:	d1e0      	bne.n	800b6a4 <__ssputs_r+0x5c>
 800b6e2:	6921      	ldr	r1, [r4, #16]
 800b6e4:	4650      	mov	r0, sl
 800b6e6:	f7fe fc7d 	bl	8009fe4 <_free_r>
 800b6ea:	230c      	movs	r3, #12
 800b6ec:	f8ca 3000 	str.w	r3, [sl]
 800b6f0:	89a3      	ldrh	r3, [r4, #12]
 800b6f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6f6:	81a3      	strh	r3, [r4, #12]
 800b6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6fc:	e7e9      	b.n	800b6d2 <__ssputs_r+0x8a>
	...

0800b700 <_svfiprintf_r>:
 800b700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b704:	4698      	mov	r8, r3
 800b706:	898b      	ldrh	r3, [r1, #12]
 800b708:	061b      	lsls	r3, r3, #24
 800b70a:	b09d      	sub	sp, #116	@ 0x74
 800b70c:	4607      	mov	r7, r0
 800b70e:	460d      	mov	r5, r1
 800b710:	4614      	mov	r4, r2
 800b712:	d510      	bpl.n	800b736 <_svfiprintf_r+0x36>
 800b714:	690b      	ldr	r3, [r1, #16]
 800b716:	b973      	cbnz	r3, 800b736 <_svfiprintf_r+0x36>
 800b718:	2140      	movs	r1, #64	@ 0x40
 800b71a:	f7fc fc91 	bl	8008040 <_malloc_r>
 800b71e:	6028      	str	r0, [r5, #0]
 800b720:	6128      	str	r0, [r5, #16]
 800b722:	b930      	cbnz	r0, 800b732 <_svfiprintf_r+0x32>
 800b724:	230c      	movs	r3, #12
 800b726:	603b      	str	r3, [r7, #0]
 800b728:	f04f 30ff 	mov.w	r0, #4294967295
 800b72c:	b01d      	add	sp, #116	@ 0x74
 800b72e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b732:	2340      	movs	r3, #64	@ 0x40
 800b734:	616b      	str	r3, [r5, #20]
 800b736:	2300      	movs	r3, #0
 800b738:	9309      	str	r3, [sp, #36]	@ 0x24
 800b73a:	2320      	movs	r3, #32
 800b73c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b740:	f8cd 800c 	str.w	r8, [sp, #12]
 800b744:	2330      	movs	r3, #48	@ 0x30
 800b746:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b8e4 <_svfiprintf_r+0x1e4>
 800b74a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b74e:	f04f 0901 	mov.w	r9, #1
 800b752:	4623      	mov	r3, r4
 800b754:	469a      	mov	sl, r3
 800b756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b75a:	b10a      	cbz	r2, 800b760 <_svfiprintf_r+0x60>
 800b75c:	2a25      	cmp	r2, #37	@ 0x25
 800b75e:	d1f9      	bne.n	800b754 <_svfiprintf_r+0x54>
 800b760:	ebba 0b04 	subs.w	fp, sl, r4
 800b764:	d00b      	beq.n	800b77e <_svfiprintf_r+0x7e>
 800b766:	465b      	mov	r3, fp
 800b768:	4622      	mov	r2, r4
 800b76a:	4629      	mov	r1, r5
 800b76c:	4638      	mov	r0, r7
 800b76e:	f7ff ff6b 	bl	800b648 <__ssputs_r>
 800b772:	3001      	adds	r0, #1
 800b774:	f000 80a7 	beq.w	800b8c6 <_svfiprintf_r+0x1c6>
 800b778:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b77a:	445a      	add	r2, fp
 800b77c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b77e:	f89a 3000 	ldrb.w	r3, [sl]
 800b782:	2b00      	cmp	r3, #0
 800b784:	f000 809f 	beq.w	800b8c6 <_svfiprintf_r+0x1c6>
 800b788:	2300      	movs	r3, #0
 800b78a:	f04f 32ff 	mov.w	r2, #4294967295
 800b78e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b792:	f10a 0a01 	add.w	sl, sl, #1
 800b796:	9304      	str	r3, [sp, #16]
 800b798:	9307      	str	r3, [sp, #28]
 800b79a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b79e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b7a0:	4654      	mov	r4, sl
 800b7a2:	2205      	movs	r2, #5
 800b7a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a8:	484e      	ldr	r0, [pc, #312]	@ (800b8e4 <_svfiprintf_r+0x1e4>)
 800b7aa:	f7f4 fd99 	bl	80002e0 <memchr>
 800b7ae:	9a04      	ldr	r2, [sp, #16]
 800b7b0:	b9d8      	cbnz	r0, 800b7ea <_svfiprintf_r+0xea>
 800b7b2:	06d0      	lsls	r0, r2, #27
 800b7b4:	bf44      	itt	mi
 800b7b6:	2320      	movmi	r3, #32
 800b7b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7bc:	0711      	lsls	r1, r2, #28
 800b7be:	bf44      	itt	mi
 800b7c0:	232b      	movmi	r3, #43	@ 0x2b
 800b7c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7c6:	f89a 3000 	ldrb.w	r3, [sl]
 800b7ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7cc:	d015      	beq.n	800b7fa <_svfiprintf_r+0xfa>
 800b7ce:	9a07      	ldr	r2, [sp, #28]
 800b7d0:	4654      	mov	r4, sl
 800b7d2:	2000      	movs	r0, #0
 800b7d4:	f04f 0c0a 	mov.w	ip, #10
 800b7d8:	4621      	mov	r1, r4
 800b7da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7de:	3b30      	subs	r3, #48	@ 0x30
 800b7e0:	2b09      	cmp	r3, #9
 800b7e2:	d94b      	bls.n	800b87c <_svfiprintf_r+0x17c>
 800b7e4:	b1b0      	cbz	r0, 800b814 <_svfiprintf_r+0x114>
 800b7e6:	9207      	str	r2, [sp, #28]
 800b7e8:	e014      	b.n	800b814 <_svfiprintf_r+0x114>
 800b7ea:	eba0 0308 	sub.w	r3, r0, r8
 800b7ee:	fa09 f303 	lsl.w	r3, r9, r3
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	9304      	str	r3, [sp, #16]
 800b7f6:	46a2      	mov	sl, r4
 800b7f8:	e7d2      	b.n	800b7a0 <_svfiprintf_r+0xa0>
 800b7fa:	9b03      	ldr	r3, [sp, #12]
 800b7fc:	1d19      	adds	r1, r3, #4
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	9103      	str	r1, [sp, #12]
 800b802:	2b00      	cmp	r3, #0
 800b804:	bfbb      	ittet	lt
 800b806:	425b      	neglt	r3, r3
 800b808:	f042 0202 	orrlt.w	r2, r2, #2
 800b80c:	9307      	strge	r3, [sp, #28]
 800b80e:	9307      	strlt	r3, [sp, #28]
 800b810:	bfb8      	it	lt
 800b812:	9204      	strlt	r2, [sp, #16]
 800b814:	7823      	ldrb	r3, [r4, #0]
 800b816:	2b2e      	cmp	r3, #46	@ 0x2e
 800b818:	d10a      	bne.n	800b830 <_svfiprintf_r+0x130>
 800b81a:	7863      	ldrb	r3, [r4, #1]
 800b81c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b81e:	d132      	bne.n	800b886 <_svfiprintf_r+0x186>
 800b820:	9b03      	ldr	r3, [sp, #12]
 800b822:	1d1a      	adds	r2, r3, #4
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	9203      	str	r2, [sp, #12]
 800b828:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b82c:	3402      	adds	r4, #2
 800b82e:	9305      	str	r3, [sp, #20]
 800b830:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b8f4 <_svfiprintf_r+0x1f4>
 800b834:	7821      	ldrb	r1, [r4, #0]
 800b836:	2203      	movs	r2, #3
 800b838:	4650      	mov	r0, sl
 800b83a:	f7f4 fd51 	bl	80002e0 <memchr>
 800b83e:	b138      	cbz	r0, 800b850 <_svfiprintf_r+0x150>
 800b840:	9b04      	ldr	r3, [sp, #16]
 800b842:	eba0 000a 	sub.w	r0, r0, sl
 800b846:	2240      	movs	r2, #64	@ 0x40
 800b848:	4082      	lsls	r2, r0
 800b84a:	4313      	orrs	r3, r2
 800b84c:	3401      	adds	r4, #1
 800b84e:	9304      	str	r3, [sp, #16]
 800b850:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b854:	4824      	ldr	r0, [pc, #144]	@ (800b8e8 <_svfiprintf_r+0x1e8>)
 800b856:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b85a:	2206      	movs	r2, #6
 800b85c:	f7f4 fd40 	bl	80002e0 <memchr>
 800b860:	2800      	cmp	r0, #0
 800b862:	d036      	beq.n	800b8d2 <_svfiprintf_r+0x1d2>
 800b864:	4b21      	ldr	r3, [pc, #132]	@ (800b8ec <_svfiprintf_r+0x1ec>)
 800b866:	bb1b      	cbnz	r3, 800b8b0 <_svfiprintf_r+0x1b0>
 800b868:	9b03      	ldr	r3, [sp, #12]
 800b86a:	3307      	adds	r3, #7
 800b86c:	f023 0307 	bic.w	r3, r3, #7
 800b870:	3308      	adds	r3, #8
 800b872:	9303      	str	r3, [sp, #12]
 800b874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b876:	4433      	add	r3, r6
 800b878:	9309      	str	r3, [sp, #36]	@ 0x24
 800b87a:	e76a      	b.n	800b752 <_svfiprintf_r+0x52>
 800b87c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b880:	460c      	mov	r4, r1
 800b882:	2001      	movs	r0, #1
 800b884:	e7a8      	b.n	800b7d8 <_svfiprintf_r+0xd8>
 800b886:	2300      	movs	r3, #0
 800b888:	3401      	adds	r4, #1
 800b88a:	9305      	str	r3, [sp, #20]
 800b88c:	4619      	mov	r1, r3
 800b88e:	f04f 0c0a 	mov.w	ip, #10
 800b892:	4620      	mov	r0, r4
 800b894:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b898:	3a30      	subs	r2, #48	@ 0x30
 800b89a:	2a09      	cmp	r2, #9
 800b89c:	d903      	bls.n	800b8a6 <_svfiprintf_r+0x1a6>
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d0c6      	beq.n	800b830 <_svfiprintf_r+0x130>
 800b8a2:	9105      	str	r1, [sp, #20]
 800b8a4:	e7c4      	b.n	800b830 <_svfiprintf_r+0x130>
 800b8a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8aa:	4604      	mov	r4, r0
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	e7f0      	b.n	800b892 <_svfiprintf_r+0x192>
 800b8b0:	ab03      	add	r3, sp, #12
 800b8b2:	9300      	str	r3, [sp, #0]
 800b8b4:	462a      	mov	r2, r5
 800b8b6:	4b0e      	ldr	r3, [pc, #56]	@ (800b8f0 <_svfiprintf_r+0x1f0>)
 800b8b8:	a904      	add	r1, sp, #16
 800b8ba:	4638      	mov	r0, r7
 800b8bc:	f7fc fd08 	bl	80082d0 <_printf_float>
 800b8c0:	1c42      	adds	r2, r0, #1
 800b8c2:	4606      	mov	r6, r0
 800b8c4:	d1d6      	bne.n	800b874 <_svfiprintf_r+0x174>
 800b8c6:	89ab      	ldrh	r3, [r5, #12]
 800b8c8:	065b      	lsls	r3, r3, #25
 800b8ca:	f53f af2d 	bmi.w	800b728 <_svfiprintf_r+0x28>
 800b8ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8d0:	e72c      	b.n	800b72c <_svfiprintf_r+0x2c>
 800b8d2:	ab03      	add	r3, sp, #12
 800b8d4:	9300      	str	r3, [sp, #0]
 800b8d6:	462a      	mov	r2, r5
 800b8d8:	4b05      	ldr	r3, [pc, #20]	@ (800b8f0 <_svfiprintf_r+0x1f0>)
 800b8da:	a904      	add	r1, sp, #16
 800b8dc:	4638      	mov	r0, r7
 800b8de:	f7fc ff7f 	bl	80087e0 <_printf_i>
 800b8e2:	e7ed      	b.n	800b8c0 <_svfiprintf_r+0x1c0>
 800b8e4:	0800d0d6 	.word	0x0800d0d6
 800b8e8:	0800d0e0 	.word	0x0800d0e0
 800b8ec:	080082d1 	.word	0x080082d1
 800b8f0:	0800b649 	.word	0x0800b649
 800b8f4:	0800d0dc 	.word	0x0800d0dc

0800b8f8 <__sfputc_r>:
 800b8f8:	6893      	ldr	r3, [r2, #8]
 800b8fa:	3b01      	subs	r3, #1
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	b410      	push	{r4}
 800b900:	6093      	str	r3, [r2, #8]
 800b902:	da08      	bge.n	800b916 <__sfputc_r+0x1e>
 800b904:	6994      	ldr	r4, [r2, #24]
 800b906:	42a3      	cmp	r3, r4
 800b908:	db01      	blt.n	800b90e <__sfputc_r+0x16>
 800b90a:	290a      	cmp	r1, #10
 800b90c:	d103      	bne.n	800b916 <__sfputc_r+0x1e>
 800b90e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b912:	f000 b9df 	b.w	800bcd4 <__swbuf_r>
 800b916:	6813      	ldr	r3, [r2, #0]
 800b918:	1c58      	adds	r0, r3, #1
 800b91a:	6010      	str	r0, [r2, #0]
 800b91c:	7019      	strb	r1, [r3, #0]
 800b91e:	4608      	mov	r0, r1
 800b920:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <__sfputs_r>:
 800b926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b928:	4606      	mov	r6, r0
 800b92a:	460f      	mov	r7, r1
 800b92c:	4614      	mov	r4, r2
 800b92e:	18d5      	adds	r5, r2, r3
 800b930:	42ac      	cmp	r4, r5
 800b932:	d101      	bne.n	800b938 <__sfputs_r+0x12>
 800b934:	2000      	movs	r0, #0
 800b936:	e007      	b.n	800b948 <__sfputs_r+0x22>
 800b938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b93c:	463a      	mov	r2, r7
 800b93e:	4630      	mov	r0, r6
 800b940:	f7ff ffda 	bl	800b8f8 <__sfputc_r>
 800b944:	1c43      	adds	r3, r0, #1
 800b946:	d1f3      	bne.n	800b930 <__sfputs_r+0xa>
 800b948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b94c <_vfiprintf_r>:
 800b94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b950:	460d      	mov	r5, r1
 800b952:	b09d      	sub	sp, #116	@ 0x74
 800b954:	4614      	mov	r4, r2
 800b956:	4698      	mov	r8, r3
 800b958:	4606      	mov	r6, r0
 800b95a:	b118      	cbz	r0, 800b964 <_vfiprintf_r+0x18>
 800b95c:	6a03      	ldr	r3, [r0, #32]
 800b95e:	b90b      	cbnz	r3, 800b964 <_vfiprintf_r+0x18>
 800b960:	f7fd faee 	bl	8008f40 <__sinit>
 800b964:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b966:	07d9      	lsls	r1, r3, #31
 800b968:	d405      	bmi.n	800b976 <_vfiprintf_r+0x2a>
 800b96a:	89ab      	ldrh	r3, [r5, #12]
 800b96c:	059a      	lsls	r2, r3, #22
 800b96e:	d402      	bmi.n	800b976 <_vfiprintf_r+0x2a>
 800b970:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b972:	f7fd fd32 	bl	80093da <__retarget_lock_acquire_recursive>
 800b976:	89ab      	ldrh	r3, [r5, #12]
 800b978:	071b      	lsls	r3, r3, #28
 800b97a:	d501      	bpl.n	800b980 <_vfiprintf_r+0x34>
 800b97c:	692b      	ldr	r3, [r5, #16]
 800b97e:	b99b      	cbnz	r3, 800b9a8 <_vfiprintf_r+0x5c>
 800b980:	4629      	mov	r1, r5
 800b982:	4630      	mov	r0, r6
 800b984:	f000 f9e4 	bl	800bd50 <__swsetup_r>
 800b988:	b170      	cbz	r0, 800b9a8 <_vfiprintf_r+0x5c>
 800b98a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b98c:	07dc      	lsls	r4, r3, #31
 800b98e:	d504      	bpl.n	800b99a <_vfiprintf_r+0x4e>
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	b01d      	add	sp, #116	@ 0x74
 800b996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b99a:	89ab      	ldrh	r3, [r5, #12]
 800b99c:	0598      	lsls	r0, r3, #22
 800b99e:	d4f7      	bmi.n	800b990 <_vfiprintf_r+0x44>
 800b9a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9a2:	f7fd fd1b 	bl	80093dc <__retarget_lock_release_recursive>
 800b9a6:	e7f3      	b.n	800b990 <_vfiprintf_r+0x44>
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ac:	2320      	movs	r3, #32
 800b9ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b9b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9b6:	2330      	movs	r3, #48	@ 0x30
 800b9b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bb68 <_vfiprintf_r+0x21c>
 800b9bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b9c0:	f04f 0901 	mov.w	r9, #1
 800b9c4:	4623      	mov	r3, r4
 800b9c6:	469a      	mov	sl, r3
 800b9c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9cc:	b10a      	cbz	r2, 800b9d2 <_vfiprintf_r+0x86>
 800b9ce:	2a25      	cmp	r2, #37	@ 0x25
 800b9d0:	d1f9      	bne.n	800b9c6 <_vfiprintf_r+0x7a>
 800b9d2:	ebba 0b04 	subs.w	fp, sl, r4
 800b9d6:	d00b      	beq.n	800b9f0 <_vfiprintf_r+0xa4>
 800b9d8:	465b      	mov	r3, fp
 800b9da:	4622      	mov	r2, r4
 800b9dc:	4629      	mov	r1, r5
 800b9de:	4630      	mov	r0, r6
 800b9e0:	f7ff ffa1 	bl	800b926 <__sfputs_r>
 800b9e4:	3001      	adds	r0, #1
 800b9e6:	f000 80a7 	beq.w	800bb38 <_vfiprintf_r+0x1ec>
 800b9ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9ec:	445a      	add	r2, fp
 800b9ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800b9f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	f000 809f 	beq.w	800bb38 <_vfiprintf_r+0x1ec>
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	f04f 32ff 	mov.w	r2, #4294967295
 800ba00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba04:	f10a 0a01 	add.w	sl, sl, #1
 800ba08:	9304      	str	r3, [sp, #16]
 800ba0a:	9307      	str	r3, [sp, #28]
 800ba0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba10:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba12:	4654      	mov	r4, sl
 800ba14:	2205      	movs	r2, #5
 800ba16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba1a:	4853      	ldr	r0, [pc, #332]	@ (800bb68 <_vfiprintf_r+0x21c>)
 800ba1c:	f7f4 fc60 	bl	80002e0 <memchr>
 800ba20:	9a04      	ldr	r2, [sp, #16]
 800ba22:	b9d8      	cbnz	r0, 800ba5c <_vfiprintf_r+0x110>
 800ba24:	06d1      	lsls	r1, r2, #27
 800ba26:	bf44      	itt	mi
 800ba28:	2320      	movmi	r3, #32
 800ba2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba2e:	0713      	lsls	r3, r2, #28
 800ba30:	bf44      	itt	mi
 800ba32:	232b      	movmi	r3, #43	@ 0x2b
 800ba34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba38:	f89a 3000 	ldrb.w	r3, [sl]
 800ba3c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba3e:	d015      	beq.n	800ba6c <_vfiprintf_r+0x120>
 800ba40:	9a07      	ldr	r2, [sp, #28]
 800ba42:	4654      	mov	r4, sl
 800ba44:	2000      	movs	r0, #0
 800ba46:	f04f 0c0a 	mov.w	ip, #10
 800ba4a:	4621      	mov	r1, r4
 800ba4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba50:	3b30      	subs	r3, #48	@ 0x30
 800ba52:	2b09      	cmp	r3, #9
 800ba54:	d94b      	bls.n	800baee <_vfiprintf_r+0x1a2>
 800ba56:	b1b0      	cbz	r0, 800ba86 <_vfiprintf_r+0x13a>
 800ba58:	9207      	str	r2, [sp, #28]
 800ba5a:	e014      	b.n	800ba86 <_vfiprintf_r+0x13a>
 800ba5c:	eba0 0308 	sub.w	r3, r0, r8
 800ba60:	fa09 f303 	lsl.w	r3, r9, r3
 800ba64:	4313      	orrs	r3, r2
 800ba66:	9304      	str	r3, [sp, #16]
 800ba68:	46a2      	mov	sl, r4
 800ba6a:	e7d2      	b.n	800ba12 <_vfiprintf_r+0xc6>
 800ba6c:	9b03      	ldr	r3, [sp, #12]
 800ba6e:	1d19      	adds	r1, r3, #4
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	9103      	str	r1, [sp, #12]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	bfbb      	ittet	lt
 800ba78:	425b      	neglt	r3, r3
 800ba7a:	f042 0202 	orrlt.w	r2, r2, #2
 800ba7e:	9307      	strge	r3, [sp, #28]
 800ba80:	9307      	strlt	r3, [sp, #28]
 800ba82:	bfb8      	it	lt
 800ba84:	9204      	strlt	r2, [sp, #16]
 800ba86:	7823      	ldrb	r3, [r4, #0]
 800ba88:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba8a:	d10a      	bne.n	800baa2 <_vfiprintf_r+0x156>
 800ba8c:	7863      	ldrb	r3, [r4, #1]
 800ba8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba90:	d132      	bne.n	800baf8 <_vfiprintf_r+0x1ac>
 800ba92:	9b03      	ldr	r3, [sp, #12]
 800ba94:	1d1a      	adds	r2, r3, #4
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	9203      	str	r2, [sp, #12]
 800ba9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba9e:	3402      	adds	r4, #2
 800baa0:	9305      	str	r3, [sp, #20]
 800baa2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bb78 <_vfiprintf_r+0x22c>
 800baa6:	7821      	ldrb	r1, [r4, #0]
 800baa8:	2203      	movs	r2, #3
 800baaa:	4650      	mov	r0, sl
 800baac:	f7f4 fc18 	bl	80002e0 <memchr>
 800bab0:	b138      	cbz	r0, 800bac2 <_vfiprintf_r+0x176>
 800bab2:	9b04      	ldr	r3, [sp, #16]
 800bab4:	eba0 000a 	sub.w	r0, r0, sl
 800bab8:	2240      	movs	r2, #64	@ 0x40
 800baba:	4082      	lsls	r2, r0
 800babc:	4313      	orrs	r3, r2
 800babe:	3401      	adds	r4, #1
 800bac0:	9304      	str	r3, [sp, #16]
 800bac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bac6:	4829      	ldr	r0, [pc, #164]	@ (800bb6c <_vfiprintf_r+0x220>)
 800bac8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bacc:	2206      	movs	r2, #6
 800bace:	f7f4 fc07 	bl	80002e0 <memchr>
 800bad2:	2800      	cmp	r0, #0
 800bad4:	d03f      	beq.n	800bb56 <_vfiprintf_r+0x20a>
 800bad6:	4b26      	ldr	r3, [pc, #152]	@ (800bb70 <_vfiprintf_r+0x224>)
 800bad8:	bb1b      	cbnz	r3, 800bb22 <_vfiprintf_r+0x1d6>
 800bada:	9b03      	ldr	r3, [sp, #12]
 800badc:	3307      	adds	r3, #7
 800bade:	f023 0307 	bic.w	r3, r3, #7
 800bae2:	3308      	adds	r3, #8
 800bae4:	9303      	str	r3, [sp, #12]
 800bae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bae8:	443b      	add	r3, r7
 800baea:	9309      	str	r3, [sp, #36]	@ 0x24
 800baec:	e76a      	b.n	800b9c4 <_vfiprintf_r+0x78>
 800baee:	fb0c 3202 	mla	r2, ip, r2, r3
 800baf2:	460c      	mov	r4, r1
 800baf4:	2001      	movs	r0, #1
 800baf6:	e7a8      	b.n	800ba4a <_vfiprintf_r+0xfe>
 800baf8:	2300      	movs	r3, #0
 800bafa:	3401      	adds	r4, #1
 800bafc:	9305      	str	r3, [sp, #20]
 800bafe:	4619      	mov	r1, r3
 800bb00:	f04f 0c0a 	mov.w	ip, #10
 800bb04:	4620      	mov	r0, r4
 800bb06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb0a:	3a30      	subs	r2, #48	@ 0x30
 800bb0c:	2a09      	cmp	r2, #9
 800bb0e:	d903      	bls.n	800bb18 <_vfiprintf_r+0x1cc>
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d0c6      	beq.n	800baa2 <_vfiprintf_r+0x156>
 800bb14:	9105      	str	r1, [sp, #20]
 800bb16:	e7c4      	b.n	800baa2 <_vfiprintf_r+0x156>
 800bb18:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb1c:	4604      	mov	r4, r0
 800bb1e:	2301      	movs	r3, #1
 800bb20:	e7f0      	b.n	800bb04 <_vfiprintf_r+0x1b8>
 800bb22:	ab03      	add	r3, sp, #12
 800bb24:	9300      	str	r3, [sp, #0]
 800bb26:	462a      	mov	r2, r5
 800bb28:	4b12      	ldr	r3, [pc, #72]	@ (800bb74 <_vfiprintf_r+0x228>)
 800bb2a:	a904      	add	r1, sp, #16
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	f7fc fbcf 	bl	80082d0 <_printf_float>
 800bb32:	4607      	mov	r7, r0
 800bb34:	1c78      	adds	r0, r7, #1
 800bb36:	d1d6      	bne.n	800bae6 <_vfiprintf_r+0x19a>
 800bb38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb3a:	07d9      	lsls	r1, r3, #31
 800bb3c:	d405      	bmi.n	800bb4a <_vfiprintf_r+0x1fe>
 800bb3e:	89ab      	ldrh	r3, [r5, #12]
 800bb40:	059a      	lsls	r2, r3, #22
 800bb42:	d402      	bmi.n	800bb4a <_vfiprintf_r+0x1fe>
 800bb44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb46:	f7fd fc49 	bl	80093dc <__retarget_lock_release_recursive>
 800bb4a:	89ab      	ldrh	r3, [r5, #12]
 800bb4c:	065b      	lsls	r3, r3, #25
 800bb4e:	f53f af1f 	bmi.w	800b990 <_vfiprintf_r+0x44>
 800bb52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb54:	e71e      	b.n	800b994 <_vfiprintf_r+0x48>
 800bb56:	ab03      	add	r3, sp, #12
 800bb58:	9300      	str	r3, [sp, #0]
 800bb5a:	462a      	mov	r2, r5
 800bb5c:	4b05      	ldr	r3, [pc, #20]	@ (800bb74 <_vfiprintf_r+0x228>)
 800bb5e:	a904      	add	r1, sp, #16
 800bb60:	4630      	mov	r0, r6
 800bb62:	f7fc fe3d 	bl	80087e0 <_printf_i>
 800bb66:	e7e4      	b.n	800bb32 <_vfiprintf_r+0x1e6>
 800bb68:	0800d0d6 	.word	0x0800d0d6
 800bb6c:	0800d0e0 	.word	0x0800d0e0
 800bb70:	080082d1 	.word	0x080082d1
 800bb74:	0800b927 	.word	0x0800b927
 800bb78:	0800d0dc 	.word	0x0800d0dc

0800bb7c <__sflush_r>:
 800bb7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb84:	0716      	lsls	r6, r2, #28
 800bb86:	4605      	mov	r5, r0
 800bb88:	460c      	mov	r4, r1
 800bb8a:	d454      	bmi.n	800bc36 <__sflush_r+0xba>
 800bb8c:	684b      	ldr	r3, [r1, #4]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	dc02      	bgt.n	800bb98 <__sflush_r+0x1c>
 800bb92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	dd48      	ble.n	800bc2a <__sflush_r+0xae>
 800bb98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb9a:	2e00      	cmp	r6, #0
 800bb9c:	d045      	beq.n	800bc2a <__sflush_r+0xae>
 800bb9e:	2300      	movs	r3, #0
 800bba0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bba4:	682f      	ldr	r7, [r5, #0]
 800bba6:	6a21      	ldr	r1, [r4, #32]
 800bba8:	602b      	str	r3, [r5, #0]
 800bbaa:	d030      	beq.n	800bc0e <__sflush_r+0x92>
 800bbac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bbae:	89a3      	ldrh	r3, [r4, #12]
 800bbb0:	0759      	lsls	r1, r3, #29
 800bbb2:	d505      	bpl.n	800bbc0 <__sflush_r+0x44>
 800bbb4:	6863      	ldr	r3, [r4, #4]
 800bbb6:	1ad2      	subs	r2, r2, r3
 800bbb8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bbba:	b10b      	cbz	r3, 800bbc0 <__sflush_r+0x44>
 800bbbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bbbe:	1ad2      	subs	r2, r2, r3
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bbc4:	6a21      	ldr	r1, [r4, #32]
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	47b0      	blx	r6
 800bbca:	1c43      	adds	r3, r0, #1
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	d106      	bne.n	800bbde <__sflush_r+0x62>
 800bbd0:	6829      	ldr	r1, [r5, #0]
 800bbd2:	291d      	cmp	r1, #29
 800bbd4:	d82b      	bhi.n	800bc2e <__sflush_r+0xb2>
 800bbd6:	4a2a      	ldr	r2, [pc, #168]	@ (800bc80 <__sflush_r+0x104>)
 800bbd8:	40ca      	lsrs	r2, r1
 800bbda:	07d6      	lsls	r6, r2, #31
 800bbdc:	d527      	bpl.n	800bc2e <__sflush_r+0xb2>
 800bbde:	2200      	movs	r2, #0
 800bbe0:	6062      	str	r2, [r4, #4]
 800bbe2:	04d9      	lsls	r1, r3, #19
 800bbe4:	6922      	ldr	r2, [r4, #16]
 800bbe6:	6022      	str	r2, [r4, #0]
 800bbe8:	d504      	bpl.n	800bbf4 <__sflush_r+0x78>
 800bbea:	1c42      	adds	r2, r0, #1
 800bbec:	d101      	bne.n	800bbf2 <__sflush_r+0x76>
 800bbee:	682b      	ldr	r3, [r5, #0]
 800bbf0:	b903      	cbnz	r3, 800bbf4 <__sflush_r+0x78>
 800bbf2:	6560      	str	r0, [r4, #84]	@ 0x54
 800bbf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbf6:	602f      	str	r7, [r5, #0]
 800bbf8:	b1b9      	cbz	r1, 800bc2a <__sflush_r+0xae>
 800bbfa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbfe:	4299      	cmp	r1, r3
 800bc00:	d002      	beq.n	800bc08 <__sflush_r+0x8c>
 800bc02:	4628      	mov	r0, r5
 800bc04:	f7fe f9ee 	bl	8009fe4 <_free_r>
 800bc08:	2300      	movs	r3, #0
 800bc0a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc0c:	e00d      	b.n	800bc2a <__sflush_r+0xae>
 800bc0e:	2301      	movs	r3, #1
 800bc10:	4628      	mov	r0, r5
 800bc12:	47b0      	blx	r6
 800bc14:	4602      	mov	r2, r0
 800bc16:	1c50      	adds	r0, r2, #1
 800bc18:	d1c9      	bne.n	800bbae <__sflush_r+0x32>
 800bc1a:	682b      	ldr	r3, [r5, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d0c6      	beq.n	800bbae <__sflush_r+0x32>
 800bc20:	2b1d      	cmp	r3, #29
 800bc22:	d001      	beq.n	800bc28 <__sflush_r+0xac>
 800bc24:	2b16      	cmp	r3, #22
 800bc26:	d11e      	bne.n	800bc66 <__sflush_r+0xea>
 800bc28:	602f      	str	r7, [r5, #0]
 800bc2a:	2000      	movs	r0, #0
 800bc2c:	e022      	b.n	800bc74 <__sflush_r+0xf8>
 800bc2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc32:	b21b      	sxth	r3, r3
 800bc34:	e01b      	b.n	800bc6e <__sflush_r+0xf2>
 800bc36:	690f      	ldr	r7, [r1, #16]
 800bc38:	2f00      	cmp	r7, #0
 800bc3a:	d0f6      	beq.n	800bc2a <__sflush_r+0xae>
 800bc3c:	0793      	lsls	r3, r2, #30
 800bc3e:	680e      	ldr	r6, [r1, #0]
 800bc40:	bf08      	it	eq
 800bc42:	694b      	ldreq	r3, [r1, #20]
 800bc44:	600f      	str	r7, [r1, #0]
 800bc46:	bf18      	it	ne
 800bc48:	2300      	movne	r3, #0
 800bc4a:	eba6 0807 	sub.w	r8, r6, r7
 800bc4e:	608b      	str	r3, [r1, #8]
 800bc50:	f1b8 0f00 	cmp.w	r8, #0
 800bc54:	dde9      	ble.n	800bc2a <__sflush_r+0xae>
 800bc56:	6a21      	ldr	r1, [r4, #32]
 800bc58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bc5a:	4643      	mov	r3, r8
 800bc5c:	463a      	mov	r2, r7
 800bc5e:	4628      	mov	r0, r5
 800bc60:	47b0      	blx	r6
 800bc62:	2800      	cmp	r0, #0
 800bc64:	dc08      	bgt.n	800bc78 <__sflush_r+0xfc>
 800bc66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc6e:	81a3      	strh	r3, [r4, #12]
 800bc70:	f04f 30ff 	mov.w	r0, #4294967295
 800bc74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc78:	4407      	add	r7, r0
 800bc7a:	eba8 0800 	sub.w	r8, r8, r0
 800bc7e:	e7e7      	b.n	800bc50 <__sflush_r+0xd4>
 800bc80:	20400001 	.word	0x20400001

0800bc84 <_fflush_r>:
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	690b      	ldr	r3, [r1, #16]
 800bc88:	4605      	mov	r5, r0
 800bc8a:	460c      	mov	r4, r1
 800bc8c:	b913      	cbnz	r3, 800bc94 <_fflush_r+0x10>
 800bc8e:	2500      	movs	r5, #0
 800bc90:	4628      	mov	r0, r5
 800bc92:	bd38      	pop	{r3, r4, r5, pc}
 800bc94:	b118      	cbz	r0, 800bc9e <_fflush_r+0x1a>
 800bc96:	6a03      	ldr	r3, [r0, #32]
 800bc98:	b90b      	cbnz	r3, 800bc9e <_fflush_r+0x1a>
 800bc9a:	f7fd f951 	bl	8008f40 <__sinit>
 800bc9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d0f3      	beq.n	800bc8e <_fflush_r+0xa>
 800bca6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bca8:	07d0      	lsls	r0, r2, #31
 800bcaa:	d404      	bmi.n	800bcb6 <_fflush_r+0x32>
 800bcac:	0599      	lsls	r1, r3, #22
 800bcae:	d402      	bmi.n	800bcb6 <_fflush_r+0x32>
 800bcb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcb2:	f7fd fb92 	bl	80093da <__retarget_lock_acquire_recursive>
 800bcb6:	4628      	mov	r0, r5
 800bcb8:	4621      	mov	r1, r4
 800bcba:	f7ff ff5f 	bl	800bb7c <__sflush_r>
 800bcbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bcc0:	07da      	lsls	r2, r3, #31
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	d4e4      	bmi.n	800bc90 <_fflush_r+0xc>
 800bcc6:	89a3      	ldrh	r3, [r4, #12]
 800bcc8:	059b      	lsls	r3, r3, #22
 800bcca:	d4e1      	bmi.n	800bc90 <_fflush_r+0xc>
 800bccc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcce:	f7fd fb85 	bl	80093dc <__retarget_lock_release_recursive>
 800bcd2:	e7dd      	b.n	800bc90 <_fflush_r+0xc>

0800bcd4 <__swbuf_r>:
 800bcd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcd6:	460e      	mov	r6, r1
 800bcd8:	4614      	mov	r4, r2
 800bcda:	4605      	mov	r5, r0
 800bcdc:	b118      	cbz	r0, 800bce6 <__swbuf_r+0x12>
 800bcde:	6a03      	ldr	r3, [r0, #32]
 800bce0:	b90b      	cbnz	r3, 800bce6 <__swbuf_r+0x12>
 800bce2:	f7fd f92d 	bl	8008f40 <__sinit>
 800bce6:	69a3      	ldr	r3, [r4, #24]
 800bce8:	60a3      	str	r3, [r4, #8]
 800bcea:	89a3      	ldrh	r3, [r4, #12]
 800bcec:	071a      	lsls	r2, r3, #28
 800bcee:	d501      	bpl.n	800bcf4 <__swbuf_r+0x20>
 800bcf0:	6923      	ldr	r3, [r4, #16]
 800bcf2:	b943      	cbnz	r3, 800bd06 <__swbuf_r+0x32>
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	4628      	mov	r0, r5
 800bcf8:	f000 f82a 	bl	800bd50 <__swsetup_r>
 800bcfc:	b118      	cbz	r0, 800bd06 <__swbuf_r+0x32>
 800bcfe:	f04f 37ff 	mov.w	r7, #4294967295
 800bd02:	4638      	mov	r0, r7
 800bd04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd06:	6823      	ldr	r3, [r4, #0]
 800bd08:	6922      	ldr	r2, [r4, #16]
 800bd0a:	1a98      	subs	r0, r3, r2
 800bd0c:	6963      	ldr	r3, [r4, #20]
 800bd0e:	b2f6      	uxtb	r6, r6
 800bd10:	4283      	cmp	r3, r0
 800bd12:	4637      	mov	r7, r6
 800bd14:	dc05      	bgt.n	800bd22 <__swbuf_r+0x4e>
 800bd16:	4621      	mov	r1, r4
 800bd18:	4628      	mov	r0, r5
 800bd1a:	f7ff ffb3 	bl	800bc84 <_fflush_r>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	d1ed      	bne.n	800bcfe <__swbuf_r+0x2a>
 800bd22:	68a3      	ldr	r3, [r4, #8]
 800bd24:	3b01      	subs	r3, #1
 800bd26:	60a3      	str	r3, [r4, #8]
 800bd28:	6823      	ldr	r3, [r4, #0]
 800bd2a:	1c5a      	adds	r2, r3, #1
 800bd2c:	6022      	str	r2, [r4, #0]
 800bd2e:	701e      	strb	r6, [r3, #0]
 800bd30:	6962      	ldr	r2, [r4, #20]
 800bd32:	1c43      	adds	r3, r0, #1
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d004      	beq.n	800bd42 <__swbuf_r+0x6e>
 800bd38:	89a3      	ldrh	r3, [r4, #12]
 800bd3a:	07db      	lsls	r3, r3, #31
 800bd3c:	d5e1      	bpl.n	800bd02 <__swbuf_r+0x2e>
 800bd3e:	2e0a      	cmp	r6, #10
 800bd40:	d1df      	bne.n	800bd02 <__swbuf_r+0x2e>
 800bd42:	4621      	mov	r1, r4
 800bd44:	4628      	mov	r0, r5
 800bd46:	f7ff ff9d 	bl	800bc84 <_fflush_r>
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	d0d9      	beq.n	800bd02 <__swbuf_r+0x2e>
 800bd4e:	e7d6      	b.n	800bcfe <__swbuf_r+0x2a>

0800bd50 <__swsetup_r>:
 800bd50:	b538      	push	{r3, r4, r5, lr}
 800bd52:	4b29      	ldr	r3, [pc, #164]	@ (800bdf8 <__swsetup_r+0xa8>)
 800bd54:	4605      	mov	r5, r0
 800bd56:	6818      	ldr	r0, [r3, #0]
 800bd58:	460c      	mov	r4, r1
 800bd5a:	b118      	cbz	r0, 800bd64 <__swsetup_r+0x14>
 800bd5c:	6a03      	ldr	r3, [r0, #32]
 800bd5e:	b90b      	cbnz	r3, 800bd64 <__swsetup_r+0x14>
 800bd60:	f7fd f8ee 	bl	8008f40 <__sinit>
 800bd64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd68:	0719      	lsls	r1, r3, #28
 800bd6a:	d422      	bmi.n	800bdb2 <__swsetup_r+0x62>
 800bd6c:	06da      	lsls	r2, r3, #27
 800bd6e:	d407      	bmi.n	800bd80 <__swsetup_r+0x30>
 800bd70:	2209      	movs	r2, #9
 800bd72:	602a      	str	r2, [r5, #0]
 800bd74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd78:	81a3      	strh	r3, [r4, #12]
 800bd7a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd7e:	e033      	b.n	800bde8 <__swsetup_r+0x98>
 800bd80:	0758      	lsls	r0, r3, #29
 800bd82:	d512      	bpl.n	800bdaa <__swsetup_r+0x5a>
 800bd84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd86:	b141      	cbz	r1, 800bd9a <__swsetup_r+0x4a>
 800bd88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd8c:	4299      	cmp	r1, r3
 800bd8e:	d002      	beq.n	800bd96 <__swsetup_r+0x46>
 800bd90:	4628      	mov	r0, r5
 800bd92:	f7fe f927 	bl	8009fe4 <_free_r>
 800bd96:	2300      	movs	r3, #0
 800bd98:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd9a:	89a3      	ldrh	r3, [r4, #12]
 800bd9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bda0:	81a3      	strh	r3, [r4, #12]
 800bda2:	2300      	movs	r3, #0
 800bda4:	6063      	str	r3, [r4, #4]
 800bda6:	6923      	ldr	r3, [r4, #16]
 800bda8:	6023      	str	r3, [r4, #0]
 800bdaa:	89a3      	ldrh	r3, [r4, #12]
 800bdac:	f043 0308 	orr.w	r3, r3, #8
 800bdb0:	81a3      	strh	r3, [r4, #12]
 800bdb2:	6923      	ldr	r3, [r4, #16]
 800bdb4:	b94b      	cbnz	r3, 800bdca <__swsetup_r+0x7a>
 800bdb6:	89a3      	ldrh	r3, [r4, #12]
 800bdb8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bdbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdc0:	d003      	beq.n	800bdca <__swsetup_r+0x7a>
 800bdc2:	4621      	mov	r1, r4
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	f000 fbf9 	bl	800c5bc <__smakebuf_r>
 800bdca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdce:	f013 0201 	ands.w	r2, r3, #1
 800bdd2:	d00a      	beq.n	800bdea <__swsetup_r+0x9a>
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	60a2      	str	r2, [r4, #8]
 800bdd8:	6962      	ldr	r2, [r4, #20]
 800bdda:	4252      	negs	r2, r2
 800bddc:	61a2      	str	r2, [r4, #24]
 800bdde:	6922      	ldr	r2, [r4, #16]
 800bde0:	b942      	cbnz	r2, 800bdf4 <__swsetup_r+0xa4>
 800bde2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bde6:	d1c5      	bne.n	800bd74 <__swsetup_r+0x24>
 800bde8:	bd38      	pop	{r3, r4, r5, pc}
 800bdea:	0799      	lsls	r1, r3, #30
 800bdec:	bf58      	it	pl
 800bdee:	6962      	ldrpl	r2, [r4, #20]
 800bdf0:	60a2      	str	r2, [r4, #8]
 800bdf2:	e7f4      	b.n	800bdde <__swsetup_r+0x8e>
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	e7f7      	b.n	800bde8 <__swsetup_r+0x98>
 800bdf8:	24000024 	.word	0x24000024

0800bdfc <_raise_r>:
 800bdfc:	291f      	cmp	r1, #31
 800bdfe:	b538      	push	{r3, r4, r5, lr}
 800be00:	4605      	mov	r5, r0
 800be02:	460c      	mov	r4, r1
 800be04:	d904      	bls.n	800be10 <_raise_r+0x14>
 800be06:	2316      	movs	r3, #22
 800be08:	6003      	str	r3, [r0, #0]
 800be0a:	f04f 30ff 	mov.w	r0, #4294967295
 800be0e:	bd38      	pop	{r3, r4, r5, pc}
 800be10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be12:	b112      	cbz	r2, 800be1a <_raise_r+0x1e>
 800be14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be18:	b94b      	cbnz	r3, 800be2e <_raise_r+0x32>
 800be1a:	4628      	mov	r0, r5
 800be1c:	f000 f830 	bl	800be80 <_getpid_r>
 800be20:	4622      	mov	r2, r4
 800be22:	4601      	mov	r1, r0
 800be24:	4628      	mov	r0, r5
 800be26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be2a:	f000 b817 	b.w	800be5c <_kill_r>
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d00a      	beq.n	800be48 <_raise_r+0x4c>
 800be32:	1c59      	adds	r1, r3, #1
 800be34:	d103      	bne.n	800be3e <_raise_r+0x42>
 800be36:	2316      	movs	r3, #22
 800be38:	6003      	str	r3, [r0, #0]
 800be3a:	2001      	movs	r0, #1
 800be3c:	e7e7      	b.n	800be0e <_raise_r+0x12>
 800be3e:	2100      	movs	r1, #0
 800be40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be44:	4620      	mov	r0, r4
 800be46:	4798      	blx	r3
 800be48:	2000      	movs	r0, #0
 800be4a:	e7e0      	b.n	800be0e <_raise_r+0x12>

0800be4c <raise>:
 800be4c:	4b02      	ldr	r3, [pc, #8]	@ (800be58 <raise+0xc>)
 800be4e:	4601      	mov	r1, r0
 800be50:	6818      	ldr	r0, [r3, #0]
 800be52:	f7ff bfd3 	b.w	800bdfc <_raise_r>
 800be56:	bf00      	nop
 800be58:	24000024 	.word	0x24000024

0800be5c <_kill_r>:
 800be5c:	b538      	push	{r3, r4, r5, lr}
 800be5e:	4d07      	ldr	r5, [pc, #28]	@ (800be7c <_kill_r+0x20>)
 800be60:	2300      	movs	r3, #0
 800be62:	4604      	mov	r4, r0
 800be64:	4608      	mov	r0, r1
 800be66:	4611      	mov	r1, r2
 800be68:	602b      	str	r3, [r5, #0]
 800be6a:	f000 fc25 	bl	800c6b8 <_kill>
 800be6e:	1c43      	adds	r3, r0, #1
 800be70:	d102      	bne.n	800be78 <_kill_r+0x1c>
 800be72:	682b      	ldr	r3, [r5, #0]
 800be74:	b103      	cbz	r3, 800be78 <_kill_r+0x1c>
 800be76:	6023      	str	r3, [r4, #0]
 800be78:	bd38      	pop	{r3, r4, r5, pc}
 800be7a:	bf00      	nop
 800be7c:	2402940c 	.word	0x2402940c

0800be80 <_getpid_r>:
 800be80:	f000 bc0a 	b.w	800c698 <_getpid>
 800be84:	0000      	movs	r0, r0
	...

0800be88 <nan>:
 800be88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800be90 <nan+0x8>
 800be8c:	4770      	bx	lr
 800be8e:	bf00      	nop
 800be90:	00000000 	.word	0x00000000
 800be94:	7ff80000 	.word	0x7ff80000

0800be98 <_calloc_r>:
 800be98:	b570      	push	{r4, r5, r6, lr}
 800be9a:	fba1 5402 	umull	r5, r4, r1, r2
 800be9e:	b934      	cbnz	r4, 800beae <_calloc_r+0x16>
 800bea0:	4629      	mov	r1, r5
 800bea2:	f7fc f8cd 	bl	8008040 <_malloc_r>
 800bea6:	4606      	mov	r6, r0
 800bea8:	b928      	cbnz	r0, 800beb6 <_calloc_r+0x1e>
 800beaa:	4630      	mov	r0, r6
 800beac:	bd70      	pop	{r4, r5, r6, pc}
 800beae:	220c      	movs	r2, #12
 800beb0:	6002      	str	r2, [r0, #0]
 800beb2:	2600      	movs	r6, #0
 800beb4:	e7f9      	b.n	800beaa <_calloc_r+0x12>
 800beb6:	462a      	mov	r2, r5
 800beb8:	4621      	mov	r1, r4
 800beba:	f7fd f97b 	bl	80091b4 <memset>
 800bebe:	e7f4      	b.n	800beaa <_calloc_r+0x12>

0800bec0 <rshift>:
 800bec0:	6903      	ldr	r3, [r0, #16]
 800bec2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bec6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800beca:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bece:	f100 0414 	add.w	r4, r0, #20
 800bed2:	dd45      	ble.n	800bf60 <rshift+0xa0>
 800bed4:	f011 011f 	ands.w	r1, r1, #31
 800bed8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bedc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bee0:	d10c      	bne.n	800befc <rshift+0x3c>
 800bee2:	f100 0710 	add.w	r7, r0, #16
 800bee6:	4629      	mov	r1, r5
 800bee8:	42b1      	cmp	r1, r6
 800beea:	d334      	bcc.n	800bf56 <rshift+0x96>
 800beec:	1a9b      	subs	r3, r3, r2
 800beee:	009b      	lsls	r3, r3, #2
 800bef0:	1eea      	subs	r2, r5, #3
 800bef2:	4296      	cmp	r6, r2
 800bef4:	bf38      	it	cc
 800bef6:	2300      	movcc	r3, #0
 800bef8:	4423      	add	r3, r4
 800befa:	e015      	b.n	800bf28 <rshift+0x68>
 800befc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bf00:	f1c1 0820 	rsb	r8, r1, #32
 800bf04:	40cf      	lsrs	r7, r1
 800bf06:	f105 0e04 	add.w	lr, r5, #4
 800bf0a:	46a1      	mov	r9, r4
 800bf0c:	4576      	cmp	r6, lr
 800bf0e:	46f4      	mov	ip, lr
 800bf10:	d815      	bhi.n	800bf3e <rshift+0x7e>
 800bf12:	1a9a      	subs	r2, r3, r2
 800bf14:	0092      	lsls	r2, r2, #2
 800bf16:	3a04      	subs	r2, #4
 800bf18:	3501      	adds	r5, #1
 800bf1a:	42ae      	cmp	r6, r5
 800bf1c:	bf38      	it	cc
 800bf1e:	2200      	movcc	r2, #0
 800bf20:	18a3      	adds	r3, r4, r2
 800bf22:	50a7      	str	r7, [r4, r2]
 800bf24:	b107      	cbz	r7, 800bf28 <rshift+0x68>
 800bf26:	3304      	adds	r3, #4
 800bf28:	1b1a      	subs	r2, r3, r4
 800bf2a:	42a3      	cmp	r3, r4
 800bf2c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bf30:	bf08      	it	eq
 800bf32:	2300      	moveq	r3, #0
 800bf34:	6102      	str	r2, [r0, #16]
 800bf36:	bf08      	it	eq
 800bf38:	6143      	streq	r3, [r0, #20]
 800bf3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf3e:	f8dc c000 	ldr.w	ip, [ip]
 800bf42:	fa0c fc08 	lsl.w	ip, ip, r8
 800bf46:	ea4c 0707 	orr.w	r7, ip, r7
 800bf4a:	f849 7b04 	str.w	r7, [r9], #4
 800bf4e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf52:	40cf      	lsrs	r7, r1
 800bf54:	e7da      	b.n	800bf0c <rshift+0x4c>
 800bf56:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf5a:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf5e:	e7c3      	b.n	800bee8 <rshift+0x28>
 800bf60:	4623      	mov	r3, r4
 800bf62:	e7e1      	b.n	800bf28 <rshift+0x68>

0800bf64 <__hexdig_fun>:
 800bf64:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bf68:	2b09      	cmp	r3, #9
 800bf6a:	d802      	bhi.n	800bf72 <__hexdig_fun+0xe>
 800bf6c:	3820      	subs	r0, #32
 800bf6e:	b2c0      	uxtb	r0, r0
 800bf70:	4770      	bx	lr
 800bf72:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bf76:	2b05      	cmp	r3, #5
 800bf78:	d801      	bhi.n	800bf7e <__hexdig_fun+0x1a>
 800bf7a:	3847      	subs	r0, #71	@ 0x47
 800bf7c:	e7f7      	b.n	800bf6e <__hexdig_fun+0xa>
 800bf7e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bf82:	2b05      	cmp	r3, #5
 800bf84:	d801      	bhi.n	800bf8a <__hexdig_fun+0x26>
 800bf86:	3827      	subs	r0, #39	@ 0x27
 800bf88:	e7f1      	b.n	800bf6e <__hexdig_fun+0xa>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	4770      	bx	lr
	...

0800bf90 <__gethex>:
 800bf90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf94:	b085      	sub	sp, #20
 800bf96:	468a      	mov	sl, r1
 800bf98:	9302      	str	r3, [sp, #8]
 800bf9a:	680b      	ldr	r3, [r1, #0]
 800bf9c:	9001      	str	r0, [sp, #4]
 800bf9e:	4690      	mov	r8, r2
 800bfa0:	1c9c      	adds	r4, r3, #2
 800bfa2:	46a1      	mov	r9, r4
 800bfa4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bfa8:	2830      	cmp	r0, #48	@ 0x30
 800bfaa:	d0fa      	beq.n	800bfa2 <__gethex+0x12>
 800bfac:	eba9 0303 	sub.w	r3, r9, r3
 800bfb0:	f1a3 0b02 	sub.w	fp, r3, #2
 800bfb4:	f7ff ffd6 	bl	800bf64 <__hexdig_fun>
 800bfb8:	4605      	mov	r5, r0
 800bfba:	2800      	cmp	r0, #0
 800bfbc:	d168      	bne.n	800c090 <__gethex+0x100>
 800bfbe:	49a0      	ldr	r1, [pc, #640]	@ (800c240 <__gethex+0x2b0>)
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	4648      	mov	r0, r9
 800bfc4:	f7fd f8fe 	bl	80091c4 <strncmp>
 800bfc8:	4607      	mov	r7, r0
 800bfca:	2800      	cmp	r0, #0
 800bfcc:	d167      	bne.n	800c09e <__gethex+0x10e>
 800bfce:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bfd2:	4626      	mov	r6, r4
 800bfd4:	f7ff ffc6 	bl	800bf64 <__hexdig_fun>
 800bfd8:	2800      	cmp	r0, #0
 800bfda:	d062      	beq.n	800c0a2 <__gethex+0x112>
 800bfdc:	4623      	mov	r3, r4
 800bfde:	7818      	ldrb	r0, [r3, #0]
 800bfe0:	2830      	cmp	r0, #48	@ 0x30
 800bfe2:	4699      	mov	r9, r3
 800bfe4:	f103 0301 	add.w	r3, r3, #1
 800bfe8:	d0f9      	beq.n	800bfde <__gethex+0x4e>
 800bfea:	f7ff ffbb 	bl	800bf64 <__hexdig_fun>
 800bfee:	fab0 f580 	clz	r5, r0
 800bff2:	096d      	lsrs	r5, r5, #5
 800bff4:	f04f 0b01 	mov.w	fp, #1
 800bff8:	464a      	mov	r2, r9
 800bffa:	4616      	mov	r6, r2
 800bffc:	3201      	adds	r2, #1
 800bffe:	7830      	ldrb	r0, [r6, #0]
 800c000:	f7ff ffb0 	bl	800bf64 <__hexdig_fun>
 800c004:	2800      	cmp	r0, #0
 800c006:	d1f8      	bne.n	800bffa <__gethex+0x6a>
 800c008:	498d      	ldr	r1, [pc, #564]	@ (800c240 <__gethex+0x2b0>)
 800c00a:	2201      	movs	r2, #1
 800c00c:	4630      	mov	r0, r6
 800c00e:	f7fd f8d9 	bl	80091c4 <strncmp>
 800c012:	2800      	cmp	r0, #0
 800c014:	d13f      	bne.n	800c096 <__gethex+0x106>
 800c016:	b944      	cbnz	r4, 800c02a <__gethex+0x9a>
 800c018:	1c74      	adds	r4, r6, #1
 800c01a:	4622      	mov	r2, r4
 800c01c:	4616      	mov	r6, r2
 800c01e:	3201      	adds	r2, #1
 800c020:	7830      	ldrb	r0, [r6, #0]
 800c022:	f7ff ff9f 	bl	800bf64 <__hexdig_fun>
 800c026:	2800      	cmp	r0, #0
 800c028:	d1f8      	bne.n	800c01c <__gethex+0x8c>
 800c02a:	1ba4      	subs	r4, r4, r6
 800c02c:	00a7      	lsls	r7, r4, #2
 800c02e:	7833      	ldrb	r3, [r6, #0]
 800c030:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c034:	2b50      	cmp	r3, #80	@ 0x50
 800c036:	d13e      	bne.n	800c0b6 <__gethex+0x126>
 800c038:	7873      	ldrb	r3, [r6, #1]
 800c03a:	2b2b      	cmp	r3, #43	@ 0x2b
 800c03c:	d033      	beq.n	800c0a6 <__gethex+0x116>
 800c03e:	2b2d      	cmp	r3, #45	@ 0x2d
 800c040:	d034      	beq.n	800c0ac <__gethex+0x11c>
 800c042:	1c71      	adds	r1, r6, #1
 800c044:	2400      	movs	r4, #0
 800c046:	7808      	ldrb	r0, [r1, #0]
 800c048:	f7ff ff8c 	bl	800bf64 <__hexdig_fun>
 800c04c:	1e43      	subs	r3, r0, #1
 800c04e:	b2db      	uxtb	r3, r3
 800c050:	2b18      	cmp	r3, #24
 800c052:	d830      	bhi.n	800c0b6 <__gethex+0x126>
 800c054:	f1a0 0210 	sub.w	r2, r0, #16
 800c058:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c05c:	f7ff ff82 	bl	800bf64 <__hexdig_fun>
 800c060:	f100 3cff 	add.w	ip, r0, #4294967295
 800c064:	fa5f fc8c 	uxtb.w	ip, ip
 800c068:	f1bc 0f18 	cmp.w	ip, #24
 800c06c:	f04f 030a 	mov.w	r3, #10
 800c070:	d91e      	bls.n	800c0b0 <__gethex+0x120>
 800c072:	b104      	cbz	r4, 800c076 <__gethex+0xe6>
 800c074:	4252      	negs	r2, r2
 800c076:	4417      	add	r7, r2
 800c078:	f8ca 1000 	str.w	r1, [sl]
 800c07c:	b1ed      	cbz	r5, 800c0ba <__gethex+0x12a>
 800c07e:	f1bb 0f00 	cmp.w	fp, #0
 800c082:	bf0c      	ite	eq
 800c084:	2506      	moveq	r5, #6
 800c086:	2500      	movne	r5, #0
 800c088:	4628      	mov	r0, r5
 800c08a:	b005      	add	sp, #20
 800c08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c090:	2500      	movs	r5, #0
 800c092:	462c      	mov	r4, r5
 800c094:	e7b0      	b.n	800bff8 <__gethex+0x68>
 800c096:	2c00      	cmp	r4, #0
 800c098:	d1c7      	bne.n	800c02a <__gethex+0x9a>
 800c09a:	4627      	mov	r7, r4
 800c09c:	e7c7      	b.n	800c02e <__gethex+0x9e>
 800c09e:	464e      	mov	r6, r9
 800c0a0:	462f      	mov	r7, r5
 800c0a2:	2501      	movs	r5, #1
 800c0a4:	e7c3      	b.n	800c02e <__gethex+0x9e>
 800c0a6:	2400      	movs	r4, #0
 800c0a8:	1cb1      	adds	r1, r6, #2
 800c0aa:	e7cc      	b.n	800c046 <__gethex+0xb6>
 800c0ac:	2401      	movs	r4, #1
 800c0ae:	e7fb      	b.n	800c0a8 <__gethex+0x118>
 800c0b0:	fb03 0002 	mla	r0, r3, r2, r0
 800c0b4:	e7ce      	b.n	800c054 <__gethex+0xc4>
 800c0b6:	4631      	mov	r1, r6
 800c0b8:	e7de      	b.n	800c078 <__gethex+0xe8>
 800c0ba:	eba6 0309 	sub.w	r3, r6, r9
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	4629      	mov	r1, r5
 800c0c2:	2b07      	cmp	r3, #7
 800c0c4:	dc0a      	bgt.n	800c0dc <__gethex+0x14c>
 800c0c6:	9801      	ldr	r0, [sp, #4]
 800c0c8:	f7fd ffd6 	bl	800a078 <_Balloc>
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	b940      	cbnz	r0, 800c0e2 <__gethex+0x152>
 800c0d0:	4b5c      	ldr	r3, [pc, #368]	@ (800c244 <__gethex+0x2b4>)
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	21e4      	movs	r1, #228	@ 0xe4
 800c0d6:	485c      	ldr	r0, [pc, #368]	@ (800c248 <__gethex+0x2b8>)
 800c0d8:	f7fb ff6a 	bl	8007fb0 <__assert_func>
 800c0dc:	3101      	adds	r1, #1
 800c0de:	105b      	asrs	r3, r3, #1
 800c0e0:	e7ef      	b.n	800c0c2 <__gethex+0x132>
 800c0e2:	f100 0a14 	add.w	sl, r0, #20
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	4655      	mov	r5, sl
 800c0ea:	469b      	mov	fp, r3
 800c0ec:	45b1      	cmp	r9, r6
 800c0ee:	d337      	bcc.n	800c160 <__gethex+0x1d0>
 800c0f0:	f845 bb04 	str.w	fp, [r5], #4
 800c0f4:	eba5 050a 	sub.w	r5, r5, sl
 800c0f8:	10ad      	asrs	r5, r5, #2
 800c0fa:	6125      	str	r5, [r4, #16]
 800c0fc:	4658      	mov	r0, fp
 800c0fe:	f7fe f8ad 	bl	800a25c <__hi0bits>
 800c102:	016d      	lsls	r5, r5, #5
 800c104:	f8d8 6000 	ldr.w	r6, [r8]
 800c108:	1a2d      	subs	r5, r5, r0
 800c10a:	42b5      	cmp	r5, r6
 800c10c:	dd54      	ble.n	800c1b8 <__gethex+0x228>
 800c10e:	1bad      	subs	r5, r5, r6
 800c110:	4629      	mov	r1, r5
 800c112:	4620      	mov	r0, r4
 800c114:	f7fe fc36 	bl	800a984 <__any_on>
 800c118:	4681      	mov	r9, r0
 800c11a:	b178      	cbz	r0, 800c13c <__gethex+0x1ac>
 800c11c:	1e6b      	subs	r3, r5, #1
 800c11e:	1159      	asrs	r1, r3, #5
 800c120:	f003 021f 	and.w	r2, r3, #31
 800c124:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c128:	f04f 0901 	mov.w	r9, #1
 800c12c:	fa09 f202 	lsl.w	r2, r9, r2
 800c130:	420a      	tst	r2, r1
 800c132:	d003      	beq.n	800c13c <__gethex+0x1ac>
 800c134:	454b      	cmp	r3, r9
 800c136:	dc36      	bgt.n	800c1a6 <__gethex+0x216>
 800c138:	f04f 0902 	mov.w	r9, #2
 800c13c:	4629      	mov	r1, r5
 800c13e:	4620      	mov	r0, r4
 800c140:	f7ff febe 	bl	800bec0 <rshift>
 800c144:	442f      	add	r7, r5
 800c146:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c14a:	42bb      	cmp	r3, r7
 800c14c:	da42      	bge.n	800c1d4 <__gethex+0x244>
 800c14e:	9801      	ldr	r0, [sp, #4]
 800c150:	4621      	mov	r1, r4
 800c152:	f7fd ffd1 	bl	800a0f8 <_Bfree>
 800c156:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c158:	2300      	movs	r3, #0
 800c15a:	6013      	str	r3, [r2, #0]
 800c15c:	25a3      	movs	r5, #163	@ 0xa3
 800c15e:	e793      	b.n	800c088 <__gethex+0xf8>
 800c160:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c164:	2a2e      	cmp	r2, #46	@ 0x2e
 800c166:	d012      	beq.n	800c18e <__gethex+0x1fe>
 800c168:	2b20      	cmp	r3, #32
 800c16a:	d104      	bne.n	800c176 <__gethex+0x1e6>
 800c16c:	f845 bb04 	str.w	fp, [r5], #4
 800c170:	f04f 0b00 	mov.w	fp, #0
 800c174:	465b      	mov	r3, fp
 800c176:	7830      	ldrb	r0, [r6, #0]
 800c178:	9303      	str	r3, [sp, #12]
 800c17a:	f7ff fef3 	bl	800bf64 <__hexdig_fun>
 800c17e:	9b03      	ldr	r3, [sp, #12]
 800c180:	f000 000f 	and.w	r0, r0, #15
 800c184:	4098      	lsls	r0, r3
 800c186:	ea4b 0b00 	orr.w	fp, fp, r0
 800c18a:	3304      	adds	r3, #4
 800c18c:	e7ae      	b.n	800c0ec <__gethex+0x15c>
 800c18e:	45b1      	cmp	r9, r6
 800c190:	d8ea      	bhi.n	800c168 <__gethex+0x1d8>
 800c192:	492b      	ldr	r1, [pc, #172]	@ (800c240 <__gethex+0x2b0>)
 800c194:	9303      	str	r3, [sp, #12]
 800c196:	2201      	movs	r2, #1
 800c198:	4630      	mov	r0, r6
 800c19a:	f7fd f813 	bl	80091c4 <strncmp>
 800c19e:	9b03      	ldr	r3, [sp, #12]
 800c1a0:	2800      	cmp	r0, #0
 800c1a2:	d1e1      	bne.n	800c168 <__gethex+0x1d8>
 800c1a4:	e7a2      	b.n	800c0ec <__gethex+0x15c>
 800c1a6:	1ea9      	subs	r1, r5, #2
 800c1a8:	4620      	mov	r0, r4
 800c1aa:	f7fe fbeb 	bl	800a984 <__any_on>
 800c1ae:	2800      	cmp	r0, #0
 800c1b0:	d0c2      	beq.n	800c138 <__gethex+0x1a8>
 800c1b2:	f04f 0903 	mov.w	r9, #3
 800c1b6:	e7c1      	b.n	800c13c <__gethex+0x1ac>
 800c1b8:	da09      	bge.n	800c1ce <__gethex+0x23e>
 800c1ba:	1b75      	subs	r5, r6, r5
 800c1bc:	4621      	mov	r1, r4
 800c1be:	9801      	ldr	r0, [sp, #4]
 800c1c0:	462a      	mov	r2, r5
 800c1c2:	f7fe f9a9 	bl	800a518 <__lshift>
 800c1c6:	1b7f      	subs	r7, r7, r5
 800c1c8:	4604      	mov	r4, r0
 800c1ca:	f100 0a14 	add.w	sl, r0, #20
 800c1ce:	f04f 0900 	mov.w	r9, #0
 800c1d2:	e7b8      	b.n	800c146 <__gethex+0x1b6>
 800c1d4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c1d8:	42bd      	cmp	r5, r7
 800c1da:	dd6f      	ble.n	800c2bc <__gethex+0x32c>
 800c1dc:	1bed      	subs	r5, r5, r7
 800c1de:	42ae      	cmp	r6, r5
 800c1e0:	dc34      	bgt.n	800c24c <__gethex+0x2bc>
 800c1e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c1e6:	2b02      	cmp	r3, #2
 800c1e8:	d022      	beq.n	800c230 <__gethex+0x2a0>
 800c1ea:	2b03      	cmp	r3, #3
 800c1ec:	d024      	beq.n	800c238 <__gethex+0x2a8>
 800c1ee:	2b01      	cmp	r3, #1
 800c1f0:	d115      	bne.n	800c21e <__gethex+0x28e>
 800c1f2:	42ae      	cmp	r6, r5
 800c1f4:	d113      	bne.n	800c21e <__gethex+0x28e>
 800c1f6:	2e01      	cmp	r6, #1
 800c1f8:	d10b      	bne.n	800c212 <__gethex+0x282>
 800c1fa:	9a02      	ldr	r2, [sp, #8]
 800c1fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c200:	6013      	str	r3, [r2, #0]
 800c202:	2301      	movs	r3, #1
 800c204:	6123      	str	r3, [r4, #16]
 800c206:	f8ca 3000 	str.w	r3, [sl]
 800c20a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c20c:	2562      	movs	r5, #98	@ 0x62
 800c20e:	601c      	str	r4, [r3, #0]
 800c210:	e73a      	b.n	800c088 <__gethex+0xf8>
 800c212:	1e71      	subs	r1, r6, #1
 800c214:	4620      	mov	r0, r4
 800c216:	f7fe fbb5 	bl	800a984 <__any_on>
 800c21a:	2800      	cmp	r0, #0
 800c21c:	d1ed      	bne.n	800c1fa <__gethex+0x26a>
 800c21e:	9801      	ldr	r0, [sp, #4]
 800c220:	4621      	mov	r1, r4
 800c222:	f7fd ff69 	bl	800a0f8 <_Bfree>
 800c226:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c228:	2300      	movs	r3, #0
 800c22a:	6013      	str	r3, [r2, #0]
 800c22c:	2550      	movs	r5, #80	@ 0x50
 800c22e:	e72b      	b.n	800c088 <__gethex+0xf8>
 800c230:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c232:	2b00      	cmp	r3, #0
 800c234:	d1f3      	bne.n	800c21e <__gethex+0x28e>
 800c236:	e7e0      	b.n	800c1fa <__gethex+0x26a>
 800c238:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d1dd      	bne.n	800c1fa <__gethex+0x26a>
 800c23e:	e7ee      	b.n	800c21e <__gethex+0x28e>
 800c240:	0800ce8e 	.word	0x0800ce8e
 800c244:	0800d06c 	.word	0x0800d06c
 800c248:	0800d0ef 	.word	0x0800d0ef
 800c24c:	1e6f      	subs	r7, r5, #1
 800c24e:	f1b9 0f00 	cmp.w	r9, #0
 800c252:	d130      	bne.n	800c2b6 <__gethex+0x326>
 800c254:	b127      	cbz	r7, 800c260 <__gethex+0x2d0>
 800c256:	4639      	mov	r1, r7
 800c258:	4620      	mov	r0, r4
 800c25a:	f7fe fb93 	bl	800a984 <__any_on>
 800c25e:	4681      	mov	r9, r0
 800c260:	117a      	asrs	r2, r7, #5
 800c262:	2301      	movs	r3, #1
 800c264:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c268:	f007 071f 	and.w	r7, r7, #31
 800c26c:	40bb      	lsls	r3, r7
 800c26e:	4213      	tst	r3, r2
 800c270:	4629      	mov	r1, r5
 800c272:	4620      	mov	r0, r4
 800c274:	bf18      	it	ne
 800c276:	f049 0902 	orrne.w	r9, r9, #2
 800c27a:	f7ff fe21 	bl	800bec0 <rshift>
 800c27e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c282:	1b76      	subs	r6, r6, r5
 800c284:	2502      	movs	r5, #2
 800c286:	f1b9 0f00 	cmp.w	r9, #0
 800c28a:	d047      	beq.n	800c31c <__gethex+0x38c>
 800c28c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c290:	2b02      	cmp	r3, #2
 800c292:	d015      	beq.n	800c2c0 <__gethex+0x330>
 800c294:	2b03      	cmp	r3, #3
 800c296:	d017      	beq.n	800c2c8 <__gethex+0x338>
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d109      	bne.n	800c2b0 <__gethex+0x320>
 800c29c:	f019 0f02 	tst.w	r9, #2
 800c2a0:	d006      	beq.n	800c2b0 <__gethex+0x320>
 800c2a2:	f8da 3000 	ldr.w	r3, [sl]
 800c2a6:	ea49 0903 	orr.w	r9, r9, r3
 800c2aa:	f019 0f01 	tst.w	r9, #1
 800c2ae:	d10e      	bne.n	800c2ce <__gethex+0x33e>
 800c2b0:	f045 0510 	orr.w	r5, r5, #16
 800c2b4:	e032      	b.n	800c31c <__gethex+0x38c>
 800c2b6:	f04f 0901 	mov.w	r9, #1
 800c2ba:	e7d1      	b.n	800c260 <__gethex+0x2d0>
 800c2bc:	2501      	movs	r5, #1
 800c2be:	e7e2      	b.n	800c286 <__gethex+0x2f6>
 800c2c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2c2:	f1c3 0301 	rsb	r3, r3, #1
 800c2c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c2c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d0f0      	beq.n	800c2b0 <__gethex+0x320>
 800c2ce:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c2d2:	f104 0314 	add.w	r3, r4, #20
 800c2d6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c2da:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c2de:	f04f 0c00 	mov.w	ip, #0
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2e8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c2ec:	d01b      	beq.n	800c326 <__gethex+0x396>
 800c2ee:	3201      	adds	r2, #1
 800c2f0:	6002      	str	r2, [r0, #0]
 800c2f2:	2d02      	cmp	r5, #2
 800c2f4:	f104 0314 	add.w	r3, r4, #20
 800c2f8:	d13c      	bne.n	800c374 <__gethex+0x3e4>
 800c2fa:	f8d8 2000 	ldr.w	r2, [r8]
 800c2fe:	3a01      	subs	r2, #1
 800c300:	42b2      	cmp	r2, r6
 800c302:	d109      	bne.n	800c318 <__gethex+0x388>
 800c304:	1171      	asrs	r1, r6, #5
 800c306:	2201      	movs	r2, #1
 800c308:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c30c:	f006 061f 	and.w	r6, r6, #31
 800c310:	fa02 f606 	lsl.w	r6, r2, r6
 800c314:	421e      	tst	r6, r3
 800c316:	d13a      	bne.n	800c38e <__gethex+0x3fe>
 800c318:	f045 0520 	orr.w	r5, r5, #32
 800c31c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c31e:	601c      	str	r4, [r3, #0]
 800c320:	9b02      	ldr	r3, [sp, #8]
 800c322:	601f      	str	r7, [r3, #0]
 800c324:	e6b0      	b.n	800c088 <__gethex+0xf8>
 800c326:	4299      	cmp	r1, r3
 800c328:	f843 cc04 	str.w	ip, [r3, #-4]
 800c32c:	d8d9      	bhi.n	800c2e2 <__gethex+0x352>
 800c32e:	68a3      	ldr	r3, [r4, #8]
 800c330:	459b      	cmp	fp, r3
 800c332:	db17      	blt.n	800c364 <__gethex+0x3d4>
 800c334:	6861      	ldr	r1, [r4, #4]
 800c336:	9801      	ldr	r0, [sp, #4]
 800c338:	3101      	adds	r1, #1
 800c33a:	f7fd fe9d 	bl	800a078 <_Balloc>
 800c33e:	4681      	mov	r9, r0
 800c340:	b918      	cbnz	r0, 800c34a <__gethex+0x3ba>
 800c342:	4b1a      	ldr	r3, [pc, #104]	@ (800c3ac <__gethex+0x41c>)
 800c344:	4602      	mov	r2, r0
 800c346:	2184      	movs	r1, #132	@ 0x84
 800c348:	e6c5      	b.n	800c0d6 <__gethex+0x146>
 800c34a:	6922      	ldr	r2, [r4, #16]
 800c34c:	3202      	adds	r2, #2
 800c34e:	f104 010c 	add.w	r1, r4, #12
 800c352:	0092      	lsls	r2, r2, #2
 800c354:	300c      	adds	r0, #12
 800c356:	f7fd f842 	bl	80093de <memcpy>
 800c35a:	4621      	mov	r1, r4
 800c35c:	9801      	ldr	r0, [sp, #4]
 800c35e:	f7fd fecb 	bl	800a0f8 <_Bfree>
 800c362:	464c      	mov	r4, r9
 800c364:	6923      	ldr	r3, [r4, #16]
 800c366:	1c5a      	adds	r2, r3, #1
 800c368:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c36c:	6122      	str	r2, [r4, #16]
 800c36e:	2201      	movs	r2, #1
 800c370:	615a      	str	r2, [r3, #20]
 800c372:	e7be      	b.n	800c2f2 <__gethex+0x362>
 800c374:	6922      	ldr	r2, [r4, #16]
 800c376:	455a      	cmp	r2, fp
 800c378:	dd0b      	ble.n	800c392 <__gethex+0x402>
 800c37a:	2101      	movs	r1, #1
 800c37c:	4620      	mov	r0, r4
 800c37e:	f7ff fd9f 	bl	800bec0 <rshift>
 800c382:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c386:	3701      	adds	r7, #1
 800c388:	42bb      	cmp	r3, r7
 800c38a:	f6ff aee0 	blt.w	800c14e <__gethex+0x1be>
 800c38e:	2501      	movs	r5, #1
 800c390:	e7c2      	b.n	800c318 <__gethex+0x388>
 800c392:	f016 061f 	ands.w	r6, r6, #31
 800c396:	d0fa      	beq.n	800c38e <__gethex+0x3fe>
 800c398:	4453      	add	r3, sl
 800c39a:	f1c6 0620 	rsb	r6, r6, #32
 800c39e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c3a2:	f7fd ff5b 	bl	800a25c <__hi0bits>
 800c3a6:	42b0      	cmp	r0, r6
 800c3a8:	dbe7      	blt.n	800c37a <__gethex+0x3ea>
 800c3aa:	e7f0      	b.n	800c38e <__gethex+0x3fe>
 800c3ac:	0800d06c 	.word	0x0800d06c

0800c3b0 <L_shift>:
 800c3b0:	f1c2 0208 	rsb	r2, r2, #8
 800c3b4:	0092      	lsls	r2, r2, #2
 800c3b6:	b570      	push	{r4, r5, r6, lr}
 800c3b8:	f1c2 0620 	rsb	r6, r2, #32
 800c3bc:	6843      	ldr	r3, [r0, #4]
 800c3be:	6804      	ldr	r4, [r0, #0]
 800c3c0:	fa03 f506 	lsl.w	r5, r3, r6
 800c3c4:	432c      	orrs	r4, r5
 800c3c6:	40d3      	lsrs	r3, r2
 800c3c8:	6004      	str	r4, [r0, #0]
 800c3ca:	f840 3f04 	str.w	r3, [r0, #4]!
 800c3ce:	4288      	cmp	r0, r1
 800c3d0:	d3f4      	bcc.n	800c3bc <L_shift+0xc>
 800c3d2:	bd70      	pop	{r4, r5, r6, pc}

0800c3d4 <__match>:
 800c3d4:	b530      	push	{r4, r5, lr}
 800c3d6:	6803      	ldr	r3, [r0, #0]
 800c3d8:	3301      	adds	r3, #1
 800c3da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3de:	b914      	cbnz	r4, 800c3e6 <__match+0x12>
 800c3e0:	6003      	str	r3, [r0, #0]
 800c3e2:	2001      	movs	r0, #1
 800c3e4:	bd30      	pop	{r4, r5, pc}
 800c3e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3ea:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c3ee:	2d19      	cmp	r5, #25
 800c3f0:	bf98      	it	ls
 800c3f2:	3220      	addls	r2, #32
 800c3f4:	42a2      	cmp	r2, r4
 800c3f6:	d0f0      	beq.n	800c3da <__match+0x6>
 800c3f8:	2000      	movs	r0, #0
 800c3fa:	e7f3      	b.n	800c3e4 <__match+0x10>

0800c3fc <__hexnan>:
 800c3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c400:	680b      	ldr	r3, [r1, #0]
 800c402:	6801      	ldr	r1, [r0, #0]
 800c404:	115e      	asrs	r6, r3, #5
 800c406:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c40a:	f013 031f 	ands.w	r3, r3, #31
 800c40e:	b087      	sub	sp, #28
 800c410:	bf18      	it	ne
 800c412:	3604      	addne	r6, #4
 800c414:	2500      	movs	r5, #0
 800c416:	1f37      	subs	r7, r6, #4
 800c418:	4682      	mov	sl, r0
 800c41a:	4690      	mov	r8, r2
 800c41c:	9301      	str	r3, [sp, #4]
 800c41e:	f846 5c04 	str.w	r5, [r6, #-4]
 800c422:	46b9      	mov	r9, r7
 800c424:	463c      	mov	r4, r7
 800c426:	9502      	str	r5, [sp, #8]
 800c428:	46ab      	mov	fp, r5
 800c42a:	784a      	ldrb	r2, [r1, #1]
 800c42c:	1c4b      	adds	r3, r1, #1
 800c42e:	9303      	str	r3, [sp, #12]
 800c430:	b342      	cbz	r2, 800c484 <__hexnan+0x88>
 800c432:	4610      	mov	r0, r2
 800c434:	9105      	str	r1, [sp, #20]
 800c436:	9204      	str	r2, [sp, #16]
 800c438:	f7ff fd94 	bl	800bf64 <__hexdig_fun>
 800c43c:	2800      	cmp	r0, #0
 800c43e:	d151      	bne.n	800c4e4 <__hexnan+0xe8>
 800c440:	9a04      	ldr	r2, [sp, #16]
 800c442:	9905      	ldr	r1, [sp, #20]
 800c444:	2a20      	cmp	r2, #32
 800c446:	d818      	bhi.n	800c47a <__hexnan+0x7e>
 800c448:	9b02      	ldr	r3, [sp, #8]
 800c44a:	459b      	cmp	fp, r3
 800c44c:	dd13      	ble.n	800c476 <__hexnan+0x7a>
 800c44e:	454c      	cmp	r4, r9
 800c450:	d206      	bcs.n	800c460 <__hexnan+0x64>
 800c452:	2d07      	cmp	r5, #7
 800c454:	dc04      	bgt.n	800c460 <__hexnan+0x64>
 800c456:	462a      	mov	r2, r5
 800c458:	4649      	mov	r1, r9
 800c45a:	4620      	mov	r0, r4
 800c45c:	f7ff ffa8 	bl	800c3b0 <L_shift>
 800c460:	4544      	cmp	r4, r8
 800c462:	d952      	bls.n	800c50a <__hexnan+0x10e>
 800c464:	2300      	movs	r3, #0
 800c466:	f1a4 0904 	sub.w	r9, r4, #4
 800c46a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c46e:	f8cd b008 	str.w	fp, [sp, #8]
 800c472:	464c      	mov	r4, r9
 800c474:	461d      	mov	r5, r3
 800c476:	9903      	ldr	r1, [sp, #12]
 800c478:	e7d7      	b.n	800c42a <__hexnan+0x2e>
 800c47a:	2a29      	cmp	r2, #41	@ 0x29
 800c47c:	d157      	bne.n	800c52e <__hexnan+0x132>
 800c47e:	3102      	adds	r1, #2
 800c480:	f8ca 1000 	str.w	r1, [sl]
 800c484:	f1bb 0f00 	cmp.w	fp, #0
 800c488:	d051      	beq.n	800c52e <__hexnan+0x132>
 800c48a:	454c      	cmp	r4, r9
 800c48c:	d206      	bcs.n	800c49c <__hexnan+0xa0>
 800c48e:	2d07      	cmp	r5, #7
 800c490:	dc04      	bgt.n	800c49c <__hexnan+0xa0>
 800c492:	462a      	mov	r2, r5
 800c494:	4649      	mov	r1, r9
 800c496:	4620      	mov	r0, r4
 800c498:	f7ff ff8a 	bl	800c3b0 <L_shift>
 800c49c:	4544      	cmp	r4, r8
 800c49e:	d936      	bls.n	800c50e <__hexnan+0x112>
 800c4a0:	f1a8 0204 	sub.w	r2, r8, #4
 800c4a4:	4623      	mov	r3, r4
 800c4a6:	f853 1b04 	ldr.w	r1, [r3], #4
 800c4aa:	f842 1f04 	str.w	r1, [r2, #4]!
 800c4ae:	429f      	cmp	r7, r3
 800c4b0:	d2f9      	bcs.n	800c4a6 <__hexnan+0xaa>
 800c4b2:	1b3b      	subs	r3, r7, r4
 800c4b4:	f023 0303 	bic.w	r3, r3, #3
 800c4b8:	3304      	adds	r3, #4
 800c4ba:	3401      	adds	r4, #1
 800c4bc:	3e03      	subs	r6, #3
 800c4be:	42b4      	cmp	r4, r6
 800c4c0:	bf88      	it	hi
 800c4c2:	2304      	movhi	r3, #4
 800c4c4:	4443      	add	r3, r8
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	f843 2b04 	str.w	r2, [r3], #4
 800c4cc:	429f      	cmp	r7, r3
 800c4ce:	d2fb      	bcs.n	800c4c8 <__hexnan+0xcc>
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	b91b      	cbnz	r3, 800c4dc <__hexnan+0xe0>
 800c4d4:	4547      	cmp	r7, r8
 800c4d6:	d128      	bne.n	800c52a <__hexnan+0x12e>
 800c4d8:	2301      	movs	r3, #1
 800c4da:	603b      	str	r3, [r7, #0]
 800c4dc:	2005      	movs	r0, #5
 800c4de:	b007      	add	sp, #28
 800c4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e4:	3501      	adds	r5, #1
 800c4e6:	2d08      	cmp	r5, #8
 800c4e8:	f10b 0b01 	add.w	fp, fp, #1
 800c4ec:	dd06      	ble.n	800c4fc <__hexnan+0x100>
 800c4ee:	4544      	cmp	r4, r8
 800c4f0:	d9c1      	bls.n	800c476 <__hexnan+0x7a>
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4f8:	2501      	movs	r5, #1
 800c4fa:	3c04      	subs	r4, #4
 800c4fc:	6822      	ldr	r2, [r4, #0]
 800c4fe:	f000 000f 	and.w	r0, r0, #15
 800c502:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c506:	6020      	str	r0, [r4, #0]
 800c508:	e7b5      	b.n	800c476 <__hexnan+0x7a>
 800c50a:	2508      	movs	r5, #8
 800c50c:	e7b3      	b.n	800c476 <__hexnan+0x7a>
 800c50e:	9b01      	ldr	r3, [sp, #4]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d0dd      	beq.n	800c4d0 <__hexnan+0xd4>
 800c514:	f1c3 0320 	rsb	r3, r3, #32
 800c518:	f04f 32ff 	mov.w	r2, #4294967295
 800c51c:	40da      	lsrs	r2, r3
 800c51e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c522:	4013      	ands	r3, r2
 800c524:	f846 3c04 	str.w	r3, [r6, #-4]
 800c528:	e7d2      	b.n	800c4d0 <__hexnan+0xd4>
 800c52a:	3f04      	subs	r7, #4
 800c52c:	e7d0      	b.n	800c4d0 <__hexnan+0xd4>
 800c52e:	2004      	movs	r0, #4
 800c530:	e7d5      	b.n	800c4de <__hexnan+0xe2>

0800c532 <__ascii_mbtowc>:
 800c532:	b082      	sub	sp, #8
 800c534:	b901      	cbnz	r1, 800c538 <__ascii_mbtowc+0x6>
 800c536:	a901      	add	r1, sp, #4
 800c538:	b142      	cbz	r2, 800c54c <__ascii_mbtowc+0x1a>
 800c53a:	b14b      	cbz	r3, 800c550 <__ascii_mbtowc+0x1e>
 800c53c:	7813      	ldrb	r3, [r2, #0]
 800c53e:	600b      	str	r3, [r1, #0]
 800c540:	7812      	ldrb	r2, [r2, #0]
 800c542:	1e10      	subs	r0, r2, #0
 800c544:	bf18      	it	ne
 800c546:	2001      	movne	r0, #1
 800c548:	b002      	add	sp, #8
 800c54a:	4770      	bx	lr
 800c54c:	4610      	mov	r0, r2
 800c54e:	e7fb      	b.n	800c548 <__ascii_mbtowc+0x16>
 800c550:	f06f 0001 	mvn.w	r0, #1
 800c554:	e7f8      	b.n	800c548 <__ascii_mbtowc+0x16>

0800c556 <__ascii_wctomb>:
 800c556:	4603      	mov	r3, r0
 800c558:	4608      	mov	r0, r1
 800c55a:	b141      	cbz	r1, 800c56e <__ascii_wctomb+0x18>
 800c55c:	2aff      	cmp	r2, #255	@ 0xff
 800c55e:	d904      	bls.n	800c56a <__ascii_wctomb+0x14>
 800c560:	228a      	movs	r2, #138	@ 0x8a
 800c562:	601a      	str	r2, [r3, #0]
 800c564:	f04f 30ff 	mov.w	r0, #4294967295
 800c568:	4770      	bx	lr
 800c56a:	700a      	strb	r2, [r1, #0]
 800c56c:	2001      	movs	r0, #1
 800c56e:	4770      	bx	lr

0800c570 <__swhatbuf_r>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	460c      	mov	r4, r1
 800c574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c578:	2900      	cmp	r1, #0
 800c57a:	b096      	sub	sp, #88	@ 0x58
 800c57c:	4615      	mov	r5, r2
 800c57e:	461e      	mov	r6, r3
 800c580:	da0d      	bge.n	800c59e <__swhatbuf_r+0x2e>
 800c582:	89a3      	ldrh	r3, [r4, #12]
 800c584:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c588:	f04f 0100 	mov.w	r1, #0
 800c58c:	bf14      	ite	ne
 800c58e:	2340      	movne	r3, #64	@ 0x40
 800c590:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c594:	2000      	movs	r0, #0
 800c596:	6031      	str	r1, [r6, #0]
 800c598:	602b      	str	r3, [r5, #0]
 800c59a:	b016      	add	sp, #88	@ 0x58
 800c59c:	bd70      	pop	{r4, r5, r6, pc}
 800c59e:	466a      	mov	r2, sp
 800c5a0:	f000 f848 	bl	800c634 <_fstat_r>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	dbec      	blt.n	800c582 <__swhatbuf_r+0x12>
 800c5a8:	9901      	ldr	r1, [sp, #4]
 800c5aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c5ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c5b2:	4259      	negs	r1, r3
 800c5b4:	4159      	adcs	r1, r3
 800c5b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5ba:	e7eb      	b.n	800c594 <__swhatbuf_r+0x24>

0800c5bc <__smakebuf_r>:
 800c5bc:	898b      	ldrh	r3, [r1, #12]
 800c5be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5c0:	079d      	lsls	r5, r3, #30
 800c5c2:	4606      	mov	r6, r0
 800c5c4:	460c      	mov	r4, r1
 800c5c6:	d507      	bpl.n	800c5d8 <__smakebuf_r+0x1c>
 800c5c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c5cc:	6023      	str	r3, [r4, #0]
 800c5ce:	6123      	str	r3, [r4, #16]
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	6163      	str	r3, [r4, #20]
 800c5d4:	b003      	add	sp, #12
 800c5d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5d8:	ab01      	add	r3, sp, #4
 800c5da:	466a      	mov	r2, sp
 800c5dc:	f7ff ffc8 	bl	800c570 <__swhatbuf_r>
 800c5e0:	9f00      	ldr	r7, [sp, #0]
 800c5e2:	4605      	mov	r5, r0
 800c5e4:	4639      	mov	r1, r7
 800c5e6:	4630      	mov	r0, r6
 800c5e8:	f7fb fd2a 	bl	8008040 <_malloc_r>
 800c5ec:	b948      	cbnz	r0, 800c602 <__smakebuf_r+0x46>
 800c5ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5f2:	059a      	lsls	r2, r3, #22
 800c5f4:	d4ee      	bmi.n	800c5d4 <__smakebuf_r+0x18>
 800c5f6:	f023 0303 	bic.w	r3, r3, #3
 800c5fa:	f043 0302 	orr.w	r3, r3, #2
 800c5fe:	81a3      	strh	r3, [r4, #12]
 800c600:	e7e2      	b.n	800c5c8 <__smakebuf_r+0xc>
 800c602:	89a3      	ldrh	r3, [r4, #12]
 800c604:	6020      	str	r0, [r4, #0]
 800c606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c60a:	81a3      	strh	r3, [r4, #12]
 800c60c:	9b01      	ldr	r3, [sp, #4]
 800c60e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c612:	b15b      	cbz	r3, 800c62c <__smakebuf_r+0x70>
 800c614:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c618:	4630      	mov	r0, r6
 800c61a:	f000 f81d 	bl	800c658 <_isatty_r>
 800c61e:	b128      	cbz	r0, 800c62c <__smakebuf_r+0x70>
 800c620:	89a3      	ldrh	r3, [r4, #12]
 800c622:	f023 0303 	bic.w	r3, r3, #3
 800c626:	f043 0301 	orr.w	r3, r3, #1
 800c62a:	81a3      	strh	r3, [r4, #12]
 800c62c:	89a3      	ldrh	r3, [r4, #12]
 800c62e:	431d      	orrs	r5, r3
 800c630:	81a5      	strh	r5, [r4, #12]
 800c632:	e7cf      	b.n	800c5d4 <__smakebuf_r+0x18>

0800c634 <_fstat_r>:
 800c634:	b538      	push	{r3, r4, r5, lr}
 800c636:	4d07      	ldr	r5, [pc, #28]	@ (800c654 <_fstat_r+0x20>)
 800c638:	2300      	movs	r3, #0
 800c63a:	4604      	mov	r4, r0
 800c63c:	4608      	mov	r0, r1
 800c63e:	4611      	mov	r1, r2
 800c640:	602b      	str	r3, [r5, #0]
 800c642:	f000 f821 	bl	800c688 <_fstat>
 800c646:	1c43      	adds	r3, r0, #1
 800c648:	d102      	bne.n	800c650 <_fstat_r+0x1c>
 800c64a:	682b      	ldr	r3, [r5, #0]
 800c64c:	b103      	cbz	r3, 800c650 <_fstat_r+0x1c>
 800c64e:	6023      	str	r3, [r4, #0]
 800c650:	bd38      	pop	{r3, r4, r5, pc}
 800c652:	bf00      	nop
 800c654:	2402940c 	.word	0x2402940c

0800c658 <_isatty_r>:
 800c658:	b538      	push	{r3, r4, r5, lr}
 800c65a:	4d06      	ldr	r5, [pc, #24]	@ (800c674 <_isatty_r+0x1c>)
 800c65c:	2300      	movs	r3, #0
 800c65e:	4604      	mov	r4, r0
 800c660:	4608      	mov	r0, r1
 800c662:	602b      	str	r3, [r5, #0]
 800c664:	f000 f820 	bl	800c6a8 <_isatty>
 800c668:	1c43      	adds	r3, r0, #1
 800c66a:	d102      	bne.n	800c672 <_isatty_r+0x1a>
 800c66c:	682b      	ldr	r3, [r5, #0]
 800c66e:	b103      	cbz	r3, 800c672 <_isatty_r+0x1a>
 800c670:	6023      	str	r3, [r4, #0]
 800c672:	bd38      	pop	{r3, r4, r5, pc}
 800c674:	2402940c 	.word	0x2402940c

0800c678 <_close>:
 800c678:	4b02      	ldr	r3, [pc, #8]	@ (800c684 <_close+0xc>)
 800c67a:	2258      	movs	r2, #88	@ 0x58
 800c67c:	601a      	str	r2, [r3, #0]
 800c67e:	f04f 30ff 	mov.w	r0, #4294967295
 800c682:	4770      	bx	lr
 800c684:	2402940c 	.word	0x2402940c

0800c688 <_fstat>:
 800c688:	4b02      	ldr	r3, [pc, #8]	@ (800c694 <_fstat+0xc>)
 800c68a:	2258      	movs	r2, #88	@ 0x58
 800c68c:	601a      	str	r2, [r3, #0]
 800c68e:	f04f 30ff 	mov.w	r0, #4294967295
 800c692:	4770      	bx	lr
 800c694:	2402940c 	.word	0x2402940c

0800c698 <_getpid>:
 800c698:	4b02      	ldr	r3, [pc, #8]	@ (800c6a4 <_getpid+0xc>)
 800c69a:	2258      	movs	r2, #88	@ 0x58
 800c69c:	601a      	str	r2, [r3, #0]
 800c69e:	f04f 30ff 	mov.w	r0, #4294967295
 800c6a2:	4770      	bx	lr
 800c6a4:	2402940c 	.word	0x2402940c

0800c6a8 <_isatty>:
 800c6a8:	4b02      	ldr	r3, [pc, #8]	@ (800c6b4 <_isatty+0xc>)
 800c6aa:	2258      	movs	r2, #88	@ 0x58
 800c6ac:	601a      	str	r2, [r3, #0]
 800c6ae:	2000      	movs	r0, #0
 800c6b0:	4770      	bx	lr
 800c6b2:	bf00      	nop
 800c6b4:	2402940c 	.word	0x2402940c

0800c6b8 <_kill>:
 800c6b8:	4b02      	ldr	r3, [pc, #8]	@ (800c6c4 <_kill+0xc>)
 800c6ba:	2258      	movs	r2, #88	@ 0x58
 800c6bc:	601a      	str	r2, [r3, #0]
 800c6be:	f04f 30ff 	mov.w	r0, #4294967295
 800c6c2:	4770      	bx	lr
 800c6c4:	2402940c 	.word	0x2402940c

0800c6c8 <_lseek>:
 800c6c8:	4b02      	ldr	r3, [pc, #8]	@ (800c6d4 <_lseek+0xc>)
 800c6ca:	2258      	movs	r2, #88	@ 0x58
 800c6cc:	601a      	str	r2, [r3, #0]
 800c6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c6d2:	4770      	bx	lr
 800c6d4:	2402940c 	.word	0x2402940c

0800c6d8 <_read>:
 800c6d8:	4b02      	ldr	r3, [pc, #8]	@ (800c6e4 <_read+0xc>)
 800c6da:	2258      	movs	r2, #88	@ 0x58
 800c6dc:	601a      	str	r2, [r3, #0]
 800c6de:	f04f 30ff 	mov.w	r0, #4294967295
 800c6e2:	4770      	bx	lr
 800c6e4:	2402940c 	.word	0x2402940c

0800c6e8 <_exit>:
 800c6e8:	e7fe      	b.n	800c6e8 <_exit>
	...

0800c6ec <_init>:
 800c6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6ee:	bf00      	nop
 800c6f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6f2:	bc08      	pop	{r3}
 800c6f4:	469e      	mov	lr, r3
 800c6f6:	4770      	bx	lr

0800c6f8 <_fini>:
 800c6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6fa:	bf00      	nop
 800c6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6fe:	bc08      	pop	{r3}
 800c700:	469e      	mov	lr, r3
 800c702:	4770      	bx	lr
