The concepts underlying a versatile tiered layout design scheme for MOS LSI logic devices is presented. A series of three computer-aided design programs is discussed which provide designers with information permitting rapid organization of minimum area layout designs.