{
  "module_name": "if_spi.h",
  "hash_id": "8fd26b75a53adc9e603282398c4a2efac0429470ab336dfd7ac8bd943a8ad823",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/marvell/libertas/if_spi.h",
  "human_readable_source": " \n \n\n#ifndef _LBS_IF_SPI_H_\n#define _LBS_IF_SPI_H_\n\n#define IPFIELD_ALIGN_OFFSET 2\n#define IF_SPI_CMD_BUF_SIZE 2400\n\n \n\n#define IF_SPI_FW_NAME_MAX 30\n\n#define MAX_MAIN_FW_LOAD_CRC_ERR 10\n\n \n#define HELPER_FW_LOAD_CHUNK_SZ 64\n\n \n#define FIRMWARE_DNLD_OK 0x0000\n\n \n#define SUCCESSFUL_FW_DOWNLOAD_MAGIC 0x88888888\n\n \n \n#define IF_SPI_READ_OPERATION_MASK 0x0\n#define IF_SPI_WRITE_OPERATION_MASK 0x8000\n\n \n#define IF_SPI_DEVICEID_CTRL_REG 0x00\t \n#define IF_SPI_IO_READBASE_REG 0x04 \t \n#define IF_SPI_IO_WRITEBASE_REG 0x08\t \n#define IF_SPI_IO_RDWRPORT_REG 0x0C\t \n\n#define IF_SPI_CMD_READBASE_REG 0x10\t \n#define IF_SPI_CMD_WRITEBASE_REG 0x14\t \n#define IF_SPI_CMD_RDWRPORT_REG 0x18\t \n\n#define IF_SPI_DATA_READBASE_REG 0x1C\t \n#define IF_SPI_DATA_WRITEBASE_REG 0x20\t \n#define IF_SPI_DATA_RDWRPORT_REG 0x24\t \n\n#define IF_SPI_SCRATCH_1_REG 0x28\t \n#define IF_SPI_SCRATCH_2_REG 0x2C\t \n#define IF_SPI_SCRATCH_3_REG 0x30\t \n#define IF_SPI_SCRATCH_4_REG 0x34\t \n\n#define IF_SPI_TX_FRAME_SEQ_NUM_REG 0x38  \n#define IF_SPI_TX_FRAME_STATUS_REG 0x3C\t \n\n#define IF_SPI_HOST_INT_CTRL_REG 0x40\t \n\n#define IF_SPI_CARD_INT_CAUSE_REG 0x44\t \n#define IF_SPI_CARD_INT_STATUS_REG 0x48  \n#define IF_SPI_CARD_INT_EVENT_MASK_REG 0x4C  \n#define IF_SPI_CARD_INT_STATUS_MASK_REG\t0x50  \n\n#define IF_SPI_CARD_INT_RESET_SELECT_REG 0x54  \n\n#define IF_SPI_HOST_INT_CAUSE_REG 0x58\t \n#define IF_SPI_HOST_INT_STATUS_REG 0x5C\t \n#define IF_SPI_HOST_INT_EVENT_MASK_REG 0x60  \n#define IF_SPI_HOST_INT_STATUS_MASK_REG\t0x64  \n#define IF_SPI_HOST_INT_RESET_SELECT_REG 0x68  \n\n#define IF_SPI_DELAY_READ_REG 0x6C\t \n#define IF_SPI_SPU_BUS_MODE_REG 0x70\t \n\n \n#define IF_SPI_DEVICEID_CTRL_REG_TO_CARD_ID(dc) ((dc & 0xffff0000)>>16)\n#define IF_SPI_DEVICEID_CTRL_REG_TO_CARD_REV(dc) (dc & 0x000000ff)\n\n \n \n#define IF_SPI_HICT_WAKE_UP\t\t\t\t(1<<0)\n \n#define IF_SPI_HICT_WLAN_READY\t\t\t\t(1<<1)\n \n \n \n \n#define IF_SPI_HICT_TX_DOWNLOAD_OVER_AUTO\t\t(1<<5)\n \n#define IF_SPI_HICT_RX_UPLOAD_OVER_AUTO\t\t\t(1<<6)\n \n#define IF_SPI_HICT_CMD_DOWNLOAD_OVER_AUTO\t\t(1<<7)\n \n#define IF_SPI_HICT_CMD_UPLOAD_OVER_AUTO\t\t(1<<8)\n\n \n \n#define IF_SPI_CIC_TX_DOWNLOAD_OVER\t\t\t(1<<0)\n \n#define IF_SPI_CIC_RX_UPLOAD_OVER\t\t\t(1<<1)\n \n#define IF_SPI_CIC_CMD_DOWNLOAD_OVER\t\t\t(1<<2)\n \n#define IF_SPI_CIC_HOST_EVENT\t\t\t\t(1<<3)\n \n#define IF_SPI_CIC_CMD_UPLOAD_OVER\t\t\t(1<<4)\n \n#define IF_SPI_CIC_POWER_DOWN\t\t\t\t(1<<5)\n\n \n#define IF_SPI_CIS_TX_DOWNLOAD_OVER\t\t\t(1<<0)\n#define IF_SPI_CIS_RX_UPLOAD_OVER\t\t\t(1<<1)\n#define IF_SPI_CIS_CMD_DOWNLOAD_OVER\t\t\t(1<<2)\n#define IF_SPI_CIS_HOST_EVENT\t\t\t\t(1<<3)\n#define IF_SPI_CIS_CMD_UPLOAD_OVER\t\t\t(1<<4)\n#define IF_SPI_CIS_POWER_DOWN\t\t\t\t(1<<5)\n\n \n#define IF_SPI_HICU_TX_DOWNLOAD_RDY\t\t\t(1<<0)\n#define IF_SPI_HICU_RX_UPLOAD_RDY\t\t\t(1<<1)\n#define IF_SPI_HICU_CMD_DOWNLOAD_RDY\t\t\t(1<<2)\n#define IF_SPI_HICU_CARD_EVENT\t\t\t\t(1<<3)\n#define IF_SPI_HICU_CMD_UPLOAD_RDY\t\t\t(1<<4)\n#define IF_SPI_HICU_IO_WR_FIFO_OVERFLOW\t\t\t(1<<5)\n#define IF_SPI_HICU_IO_RD_FIFO_UNDERFLOW\t\t(1<<6)\n#define IF_SPI_HICU_DATA_WR_FIFO_OVERFLOW\t\t(1<<7)\n#define IF_SPI_HICU_DATA_RD_FIFO_UNDERFLOW\t\t(1<<8)\n#define IF_SPI_HICU_CMD_WR_FIFO_OVERFLOW\t\t(1<<9)\n#define IF_SPI_HICU_CMD_RD_FIFO_UNDERFLOW\t\t(1<<10)\n\n \n \n#define IF_SPI_HIST_TX_DOWNLOAD_RDY\t\t\t(1<<0)\n \n#define IF_SPI_HIST_RX_UPLOAD_RDY\t\t\t(1<<1)\n \n#define IF_SPI_HIST_CMD_DOWNLOAD_RDY\t\t\t(1<<2)\n \n#define IF_SPI_HIST_CARD_EVENT\t\t\t\t(1<<3)\n \n#define IF_SPI_HIST_CMD_UPLOAD_RDY\t\t\t(1<<4)\n \n#define IF_SPI_HIST_IO_WR_FIFO_OVERFLOW\t\t\t(1<<5)\n \n#define IF_SPI_HIST_IO_RD_FIFO_UNDRFLOW\t\t\t(1<<6)\n \n#define IF_SPI_HIST_DATA_WR_FIFO_OVERFLOW\t\t(1<<7)\n \n#define IF_SPI_HIST_DATA_RD_FIFO_UNDERFLOW\t\t(1<<8)\n \n#define IF_SPI_HIST_CMD_WR_FIFO_OVERFLOW\t\t(1<<9)\n \n#define IF_SPI_HIST_CMD_RD_FIFO_UNDERFLOW\t\t(1<<10)\n\n \n \n#define IF_SPI_HISM_TX_DOWNLOAD_RDY\t\t\t(1<<0)\n \n#define IF_SPI_HISM_RX_UPLOAD_RDY\t\t\t(1<<1)\n \n#define IF_SPI_HISM_CMD_DOWNLOAD_RDY\t\t\t(1<<2)\n \n#define IF_SPI_HISM_CARDEVENT\t\t\t\t(1<<3)\n \n#define IF_SPI_HISM_CMD_UPLOAD_RDY\t\t\t(1<<4)\n \n#define IF_SPI_HISM_IO_WR_FIFO_OVERFLOW\t\t\t(1<<5)\n \n#define IF_SPI_HISM_IO_RD_FIFO_UNDERFLOW\t\t(1<<6)\n \n#define IF_SPI_HISM_DATA_WR_FIFO_OVERFLOW\t\t(1<<7)\n \n#define IF_SPI_HISM_DATA_RD_FIFO_UNDERFLOW\t\t(1<<8)\n \n#define IF_SPI_HISM_CMD_WR_FIFO_OVERFLOW\t\t(1<<9)\n \n#define IF_SPI_HISM_CMD_RD_FIFO_UNDERFLOW\t\t(1<<10)\n\n \n \n#define IF_SPI_BUS_MODE_SPI_CLOCK_PHASE_FALLING 0x8\n#define IF_SPI_BUS_MODE_SPI_CLOCK_PHASE_RISING 0x0\n\n \n#define IF_SPI_BUS_MODE_DELAY_METHOD_DUMMY_CLOCK 0x4\n#define IF_SPI_BUS_MODE_DELAY_METHOD_TIMED 0x0\n\n \n#define IF_SPI_BUS_MODE_8_BIT_ADDRESS_16_BIT_DATA 0x00\n#define IF_SPI_BUS_MODE_8_BIT_ADDRESS_32_BIT_DATA 0x01\n#define IF_SPI_BUS_MODE_16_BIT_ADDRESS_16_BIT_DATA 0x02\n#define IF_SPI_BUS_MODE_16_BIT_ADDRESS_32_BIT_DATA 0x03\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}