#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55cbf46d6140 .scope module, "single_cycle_processor" "single_cycle_processor" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0x7f11d03591c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cbf47341f0_0 .net *"_ivl_31", 0 0, L_0x7f11d03591c8;  1 drivers
v0x55cbf47342f0_0 .net "alu_ctl", 0 0, L_0x55cbf4746e30;  1 drivers
v0x55cbf47343b0_0 .net "alu_out", 63 0, v0x55cbf4714d60_0;  1 drivers
v0x55cbf4734480_0 .net "alu_src", 0 0, v0x55cbf46dfe40_0;  1 drivers
v0x55cbf4734550_0 .net "branch", 0 0, v0x55cbf4730550_0;  1 drivers
o0x7f11d03a29a8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbf47345f0_0 .net "branch_target", 63 0, o0x7f11d03a29a8;  0 drivers
o0x7f11d03a25e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbf47346c0_0 .net "clock", 0 0, o0x7f11d03a25e8;  0 drivers
v0x55cbf4734760_0 .net "funct3", 2 0, L_0x55cbf4735800;  1 drivers
v0x55cbf4734800_0 .net "funct7", 6 0, L_0x55cbf47358a0;  1 drivers
o0x7f11d03a2a08 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbf47348c0_0 .net "imm", 63 0, o0x7f11d03a2a08;  0 drivers
v0x55cbf47349b0_0 .net "instruction", 31 0, L_0x55cbf4713b20;  1 drivers
v0x55cbf4734a80_0 .net "mem_read", 0 0, v0x55cbf4730800_0;  1 drivers
v0x55cbf4734b20_0 .net "mem_to_reg", 0 0, v0x55cbf47308c0_0;  1 drivers
v0x55cbf4734bc0_0 .net "mem_write", 0 0, v0x55cbf4730980_0;  1 drivers
v0x55cbf4734cb0_0 .net "opcode", 6 0, L_0x55cbf47356e0;  1 drivers
v0x55cbf4734d50_0 .net "pc", 63 0, v0x55cbf4732760_0;  1 drivers
o0x7f11d03a2e88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbf4734e60_0 .net "rd_address", 4 0, o0x7f11d03a2e88;  0 drivers
v0x55cbf4734f20_0 .net "reg_write", 0 0, v0x55cbf4730b20_0;  1 drivers
o0x7f11d03a2ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbf4735010_0 .net "reset", 0 0, o0x7f11d03a2ac8;  0 drivers
v0x55cbf47350b0_0 .net "rs1_addr", 0 0, L_0x55cbf47469b0;  1 drivers
o0x7f11d03a2eb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbf4735150_0 .net "rs1_address", 4 0, o0x7f11d03a2eb8;  0 drivers
o0x7f11d03a2078 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbf47351f0_0 .net "rs1_data", 63 0, o0x7f11d03a2078;  0 drivers
v0x55cbf47352c0_0 .net "rs2_addr", 0 0, L_0x55cbf4746ad0;  1 drivers
o0x7f11d03a2f18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55cbf4735360_0 .net "rs2_address", 4 0, o0x7f11d03a2f18;  0 drivers
o0x7f11d03a20a8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbf4735450_0 .net "rs2_data", 63 0, o0x7f11d03a20a8;  0 drivers
v0x55cbf4735520_0 .net "write_data", 63 0, L_0x55cbf4747080;  1 drivers
v0x55cbf47355f0_0 .net "zero", 0 0, v0x55cbf46e4b30_0;  1 drivers
L_0x55cbf47356e0 .part L_0x55cbf4713b20, 0, 7;
L_0x55cbf4735800 .part L_0x55cbf4713b20, 12, 3;
L_0x55cbf47358a0 .part L_0x55cbf4713b20, 25, 7;
L_0x55cbf47469b0 .part L_0x55cbf47463e0, 0, 1;
L_0x55cbf4746ad0 .part L_0x55cbf47467e0, 0, 1;
L_0x55cbf4746bc0 .part L_0x55cbf4713b20, 0, 7;
L_0x55cbf4746ca0 .part L_0x55cbf4713b20, 12, 3;
L_0x55cbf4746d40 .part L_0x55cbf4713b20, 25, 7;
L_0x55cbf4746e30 .part v0x55cbf46e3790_0, 0, 1;
L_0x55cbf4746f00 .concat [ 64 1 0 0], L_0x55cbf4747080, L_0x7f11d03591c8;
L_0x55cbf4747080 .part v0x55cbf4731230_0, 0, 64;
S_0x55cbf4713d00 .scope module, "ALU" "alu" 2 67, 3 1 0, S_0x55cbf46d6140;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "rs1_data";
    .port_info 1 /INPUT 64 "rs2_data";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 64 "alu_out";
    .port_info 4 /OUTPUT 1 "zero";
v0x55cbf4714d60_0 .var "alu_out", 63 0;
L_0x7f11d0359378 .functor BUFT 1, C4<0zzz>, C4<0>, C4<0>, C4<0>;
v0x55cbf4713b90_0 .net "op", 3 0, L_0x7f11d0359378;  1 drivers
v0x55cbf470b2c0_0 .net "rs1_data", 63 0, o0x7f11d03a2078;  alias, 0 drivers
v0x55cbf46e5bb0_0 .net "rs2_data", 63 0, o0x7f11d03a20a8;  alias, 0 drivers
v0x55cbf46e4b30_0 .var "zero", 0 0;
E_0x55cbf4705400 .event anyedge, v0x55cbf4713b90_0, v0x55cbf470b2c0_0, v0x55cbf46e5bb0_0, v0x55cbf4714d60_0;
S_0x55cbf4714f70 .scope module, "CU" "control_unit" 2 54, 4 1 0, S_0x55cbf46d6140;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 4 "alu_ctl";
P_0x55cbf472fcc0 .param/l "ALUAdd" 1 4 25, C4<0010>;
P_0x55cbf472fd00 .param/l "ALUAnd" 1 4 23, C4<0000>;
P_0x55cbf472fd40 .param/l "ALUOr" 1 4 24, C4<0001>;
P_0x55cbf472fd80 .param/l "ALUSlt" 1 4 27, C4<0111>;
P_0x55cbf472fdc0 .param/l "ALUSub" 1 4 26, C4<0110>;
P_0x55cbf472fe00 .param/l "OpBranch" 1 4 19, C4<1100011>;
P_0x55cbf472fe40 .param/l "OpItype" 1 4 20, C4<0010011>;
P_0x55cbf472fe80 .param/l "OpLoad" 1 4 17, C4<0000011>;
P_0x55cbf472fec0 .param/l "OpRtype" 1 4 16, C4<0110011>;
P_0x55cbf472ff00 .param/l "OpStore" 1 4 18, C4<0100011>;
v0x55cbf46e3790_0 .var "alu_ctl", 3 0;
v0x55cbf46dfe40_0 .var "alu_src", 0 0;
v0x55cbf4730550_0 .var "branch", 0 0;
v0x55cbf47305f0_0 .net "funct3", 2 0, L_0x55cbf4746ca0;  1 drivers
v0x55cbf47306d0_0 .net "funct7", 6 0, L_0x55cbf4746d40;  1 drivers
v0x55cbf4730800_0 .var "mem_read", 0 0;
v0x55cbf47308c0_0 .var "mem_to_reg", 0 0;
v0x55cbf4730980_0 .var "mem_write", 0 0;
v0x55cbf4730a40_0 .net "opcode", 6 0, L_0x55cbf4746bc0;  1 drivers
v0x55cbf4730b20_0 .var "reg_write", 0 0;
E_0x55cbf4706000 .event anyedge, v0x55cbf4730a40_0, v0x55cbf47305f0_0, v0x55cbf47306d0_0;
S_0x55cbf47155a0 .scope module, "DM" "data_memory" 2 75, 5 1 0, S_0x55cbf46d6140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 65 "address";
    .port_info 4 /INPUT 65 "write_data";
    .port_info 5 /OUTPUT 65 "read_data";
L_0x7f11d03593c0 .functor BUFT 1, C4<0zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x55cbf4730e40_0 .net "address", 64 0, L_0x7f11d03593c0;  1 drivers
v0x55cbf4730f40_0 .net "clock", 0 0, o0x7f11d03a25e8;  alias, 0 drivers
v0x55cbf4731000_0 .net "mem_read", 0 0, v0x55cbf4730800_0;  alias, 1 drivers
v0x55cbf47310a0_0 .net "mem_write", 0 0, v0x55cbf4730980_0;  alias, 1 drivers
v0x55cbf4731140 .array "memory", 254 0, 31 0;
v0x55cbf4731230_0 .var "read_data", 64 0;
v0x55cbf47312d0_0 .net "write_data", 64 0, L_0x55cbf4746f00;  1 drivers
E_0x55cbf4713ec0 .event posedge, v0x55cbf4730f40_0;
S_0x55cbf4731470 .scope module, "IM" "instruction_memory" 2 33, 6 1 0, S_0x55cbf46d6140;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x55cbf4713b20 .functor BUFZ 32, L_0x55cbf4745ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cbf4731670_0 .net *"_ivl_0", 31 0, L_0x55cbf4745ea0;  1 drivers
v0x55cbf4731770_0 .net *"_ivl_3", 7 0, L_0x55cbf4745f40;  1 drivers
v0x55cbf4731850_0 .net *"_ivl_4", 9 0, L_0x55cbf4745fe0;  1 drivers
L_0x7f11d0359060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cbf4731910_0 .net *"_ivl_7", 1 0, L_0x7f11d0359060;  1 drivers
v0x55cbf47319f0_0 .net "address", 63 0, v0x55cbf4732760_0;  alias, 1 drivers
v0x55cbf4731b20_0 .net "instruction", 31 0, L_0x55cbf4713b20;  alias, 1 drivers
v0x55cbf4731c00 .array "memory", 254 0, 31 0;
L_0x55cbf4745ea0 .array/port v0x55cbf4731c00, L_0x55cbf4745fe0;
L_0x55cbf4745f40 .part v0x55cbf4732760_0, 2, 8;
L_0x55cbf4745fe0 .concat [ 8 2 0 0], L_0x55cbf4745f40, L_0x7f11d0359060;
S_0x55cbf4731d20 .scope module, "PC" "program_counter" 2 25, 7 1 0, S_0x55cbf46d6140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 64 "imm";
    .port_info 5 /OUTPUT 64 "pc_current";
L_0x7f11d0359210 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
L_0x55cbf4714cf0 .functor AND 64, o0x7f11d03a29a8, L_0x7f11d0359210, C4<1111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111>;
L_0x7f11d0359018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55cbf4732090_0 .net/2u *"_ivl_0", 63 0, L_0x7f11d0359018;  1 drivers
v0x55cbf4732190_0 .net *"_ivl_10", 63 0, L_0x55cbf4714cf0;  1 drivers
v0x55cbf4732270_0 .net *"_ivl_6", 63 0, L_0x7f11d0359210;  1 drivers
v0x55cbf4732330_0 .net "branch", 63 0, o0x7f11d03a29a8;  alias, 0 drivers
v0x55cbf4732410_0 .net "branch_taken", 0 0, L_0x55cbf4745bc0;  1 drivers
v0x55cbf4732520_0 .net "clock", 0 0, o0x7f11d03a25e8;  alias, 0 drivers
v0x55cbf47325c0_0 .net "imm", 63 0, o0x7f11d03a2a08;  alias, 0 drivers
v0x55cbf4732680_0 .net "pc_branch", 63 0, L_0x55cbf4745ad0;  1 drivers
v0x55cbf4732760_0 .var "pc_current", 63 0;
v0x55cbf4732820_0 .net "pc_next", 63 0, L_0x55cbf4745ce0;  1 drivers
v0x55cbf47328e0_0 .net "pc_plus4", 63 0, L_0x55cbf47459b0;  1 drivers
v0x55cbf47329c0_0 .net "reset", 0 0, o0x7f11d03a2ac8;  alias, 0 drivers
o0x7f11d03a2af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbf4732a80_0 .net "zero", 0 0, o0x7f11d03a2af8;  0 drivers
E_0x55cbf4732030 .event posedge, v0x55cbf47329c0_0, v0x55cbf4730f40_0;
L_0x55cbf47459b0 .arith/sum 64, v0x55cbf4732760_0, L_0x7f11d0359018;
L_0x55cbf4745ad0 .arith/sum 64, v0x55cbf4732760_0, o0x7f11d03a2a08;
L_0x55cbf4745bc0 .part L_0x55cbf4714cf0, 0, 1;
L_0x55cbf4745ce0 .functor MUXZ 64, L_0x55cbf47459b0, L_0x55cbf4745ad0, L_0x55cbf4745bc0, C4<>;
S_0x55cbf4732c40 .scope module, "RF" "register_file" 2 38, 8 1 0, S_0x55cbf46d6140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rs1_address";
    .port_info 3 /INPUT 5 "rs2_address";
    .port_info 4 /INPUT 5 "rd_address";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "rs1_data";
    .port_info 7 /OUTPUT 64 "rs2_data";
L_0x7f11d0359258 .functor BUFT 1, C4<000000000000000000000000000zzzzz>, C4<0>, C4<0>, C4<0>;
v0x55cbf4732ef0_0 .net *"_ivl_0", 31 0, L_0x7f11d0359258;  1 drivers
v0x55cbf4732ff0_0 .net *"_ivl_10", 63 0, L_0x55cbf47462e0;  1 drivers
L_0x7f11d03592a0 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x55cbf47330d0_0 .net *"_ivl_12", 6 0, L_0x7f11d03592a0;  1 drivers
L_0x7f11d03592e8 .functor BUFT 1, C4<000000000000000000000000000zzzzz>, C4<0>, C4<0>, C4<0>;
v0x55cbf4733190_0 .net *"_ivl_18", 31 0, L_0x7f11d03592e8;  1 drivers
L_0x7f11d0359138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbf4733270_0 .net/2u *"_ivl_22", 31 0, L_0x7f11d0359138;  1 drivers
v0x55cbf47333a0_0 .net *"_ivl_24", 0 0, L_0x55cbf47465f0;  1 drivers
L_0x7f11d0359180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbf4733460_0 .net/2u *"_ivl_26", 63 0, L_0x7f11d0359180;  1 drivers
v0x55cbf4733540_0 .net *"_ivl_28", 63 0, L_0x55cbf4746710;  1 drivers
L_0x7f11d0359330 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x55cbf4733620_0 .net *"_ivl_30", 6 0, L_0x7f11d0359330;  1 drivers
L_0x7f11d03590a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbf4733700_0 .net/2u *"_ivl_4", 31 0, L_0x7f11d03590a8;  1 drivers
v0x55cbf47337e0_0 .net *"_ivl_6", 0 0, L_0x55cbf47461c0;  1 drivers
L_0x7f11d03590f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cbf47338a0_0 .net/2u *"_ivl_8", 63 0, L_0x7f11d03590f0;  1 drivers
v0x55cbf4733980_0 .net "clock", 0 0, o0x7f11d03a25e8;  alias, 0 drivers
v0x55cbf4733a20_0 .net "rd_address", 4 0, o0x7f11d03a2e88;  alias, 0 drivers
v0x55cbf4733b00_0 .net "reg_write", 0 0, v0x55cbf4730b20_0;  alias, 1 drivers
v0x55cbf4733ba0 .array "registers", 0 31, 63 0;
v0x55cbf4733c40_0 .net "rs1_address", 4 0, o0x7f11d03a2eb8;  alias, 0 drivers
v0x55cbf4733d20_0 .net "rs1_data", 63 0, L_0x55cbf47463e0;  1 drivers
v0x55cbf4733e00_0 .net "rs2_address", 4 0, o0x7f11d03a2f18;  alias, 0 drivers
v0x55cbf4733ee0_0 .net "rs2_data", 63 0, L_0x55cbf47467e0;  1 drivers
v0x55cbf4733fc0_0 .net "write_data", 63 0, L_0x55cbf4747080;  alias, 1 drivers
L_0x55cbf47461c0 .cmp/eq 32, L_0x7f11d0359258, L_0x7f11d03590a8;
L_0x55cbf47462e0 .array/port v0x55cbf4733ba0, L_0x7f11d03592a0;
L_0x55cbf47463e0 .functor MUXZ 64, L_0x55cbf47462e0, L_0x7f11d03590f0, L_0x55cbf47461c0, C4<>;
L_0x55cbf47465f0 .cmp/eq 32, L_0x7f11d03592e8, L_0x7f11d0359138;
L_0x55cbf4746710 .array/port v0x55cbf4733ba0, L_0x7f11d0359330;
L_0x55cbf47467e0 .functor MUXZ 64, L_0x55cbf4746710, L_0x7f11d0359180, L_0x55cbf47465f0, C4<>;
    .scope S_0x55cbf4731d20;
T_0 ;
    %wait E_0x55cbf4732030;
    %load/vec4 v0x55cbf47329c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55cbf4732760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cbf4732820_0;
    %assign/vec4 v0x55cbf4732760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cbf4731470;
T_1 ;
    %vpi_call 6 9 "$readmemb", "instructions.mem", v0x55cbf4731c00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55cbf4732c40;
T_2 ;
    %wait E_0x55cbf4713ec0;
    %load/vec4 v0x55cbf4733b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x55cbf4733a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55cbf4733fc0_0;
    %load/vec4 v0x55cbf4733a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cbf4733ba0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55cbf4714f70;
T_3 ;
    %wait E_0x55cbf4706000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbf4730b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbf4730800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbf4730980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbf47308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbf4730550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbf46dfe40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %load/vec4 v0x55cbf4730a40_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf4730b20_0, 0, 1;
    %load/vec4 v0x55cbf47305f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x55cbf47306d0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf4730b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf4730800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf47308c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf46dfe40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf4730980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf46dfe40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf4730550_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf4730b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf46dfe40_0, 0, 1;
    %load/vec4 v0x55cbf47305f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55cbf46e3790_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55cbf4713d00;
T_4 ;
    %wait E_0x55cbf4705400;
    %load/vec4 v0x55cbf4713b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.0 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %add;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.1 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %sub;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.2 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %and;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.3 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %or;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.4 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %xor;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.5 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %or;
    %inv;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.6 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.7 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.8 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.9 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v0x55cbf46e5bb0_0;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %inv;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x55cbf46e5bb0_0;
    %inv;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %mul;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x55cbf470b2c0_0;
    %load/vec4 v0x55cbf46e5bb0_0;
    %div;
    %store/vec4 v0x55cbf4714d60_0, 0, 64;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %load/vec4 v0x55cbf4714d60_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cbf46e4b30_0, 0, 1;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cbf46e4b30_0, 0, 1;
T_4.21 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55cbf47155a0;
T_5 ;
    %wait E_0x55cbf4713ec0;
    %load/vec4 v0x55cbf47310a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55cbf47312d0_0;
    %pad/u 32;
    %load/vec4 v0x55cbf4730e40_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cbf4731140, 0, 4;
T_5.0 ;
    %load/vec4 v0x55cbf4731000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55cbf4730e40_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55cbf4731140, 4;
    %pad/u 65;
    %assign/vec4 v0x55cbf4731230_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "single_cycle_processor/single_cycle_processor.v";
    "alu/alu.v";
    "control_unit/control_unit.v";
    "data_memory/data_memory.v";
    "instruction_memory/instruction_memory.v";
    "program_counter/program_counter.v";
    "register_file/register_file.v";
