
---------- Begin Simulation Statistics ----------
final_tick                                  797578000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39515                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159720                       # Number of bytes of host memory used
host_op_rate                                    39602                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.29                       # Real time elapsed on the host
host_tick_rate                              185830301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      169588                       # Number of instructions simulated
sim_ops                                        169970                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000798                       # Number of seconds simulated
sim_ticks                                   797578000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22355                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.004017                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.995983                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1588749.000008                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15943                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              6406.999992                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98837                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98837                       # number of integer instructions
system.cpu00.num_int_register_reads            120854                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64474                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20282                       # Number of load instructions
system.cpu00.num_mem_refs                       36539                       # number of memory refs
system.cpu00.num_store_insts                    16257                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62932     62.70%     63.56% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.59% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::MemRead                  20567     20.49%     84.09% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15960     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        3203500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      3203500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      3203500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     794374500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      3203500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             949                       # Number of branches fetched
system.cpu01.committedInsts                      5063                       # Number of instructions committed
system.cpu01.committedOps                        5069                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.982560                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.017440                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             27820.001965                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          496                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       453                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1567335.998035                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4981                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4981                       # number of integer instructions
system.cpu01.num_int_register_reads              5738                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3697                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1238                       # Number of load instructions
system.cpu01.num_mem_refs                        1833                       # number of memory refs
system.cpu01.num_store_insts                      595                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3225     63.60%     63.79% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu01.op_class::MemRead                   1242     24.49%     88.35% # Class of executed instruction
system.cpu01.op_class::MemWrite                   579     11.42%     99.76% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     5071                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      163750500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    163750500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    163750500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     633827500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    163750500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             946                       # Number of branches fetched
system.cpu02.committedInsts                      5043                       # Number of instructions committed
system.cpu02.committedOps                        5049                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.984366                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.015634                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             24938.001969                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          494                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       452                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1570217.998031                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4961                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4961                       # number of integer instructions
system.cpu02.num_int_register_reads              5716                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3681                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1233                       # Number of load instructions
system.cpu02.num_mem_refs                        1826                       # number of memory refs
system.cpu02.num_store_insts                      593                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3212     63.59%     63.79% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu02.op_class::MemRead                   1237     24.49%     88.34% # Class of executed instruction
system.cpu02.op_class::MemWrite                   577     11.42%     99.76% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     5051                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      153443500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    153443500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    153443500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     644134500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    153443500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             938                       # Number of branches fetched
system.cpu03.committedInsts                      4965                       # Number of instructions committed
system.cpu03.committedOps                        4971                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.984610                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.015390                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             24548.986580                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          477                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       461                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1570606.013420                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4869                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4869                       # number of integer instructions
system.cpu03.num_int_register_reads              5615                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3616                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1216                       # Number of load instructions
system.cpu03.num_mem_refs                        1798                       # number of memory refs
system.cpu03.num_store_insts                      582                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu03.op_class::IntAlu                    3162     63.58%     63.78% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::MemRead                   1220     24.53%     88.38% # Class of executed instruction
system.cpu03.op_class::MemWrite                   566     11.38%     99.76% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4973                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      142365000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    142365000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    142365000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     655213000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    142365000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             941                       # Number of branches fetched
system.cpu04.committedInsts                      4976                       # Number of instructions committed
system.cpu04.committedOps                        4982                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.984496                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.015504                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             24730.986465                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          477                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       464                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1570424.013535                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4878                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4878                       # number of integer instructions
system.cpu04.num_int_register_reads              5626                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3623                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1218                       # Number of load instructions
system.cpu04.num_mem_refs                        1801                       # number of memory refs
system.cpu04.num_store_insts                      583                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu04.op_class::IntAlu                    3170     63.60%     63.80% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::MemRead                   1222     24.52%     88.38% # Class of executed instruction
system.cpu04.op_class::MemWrite                   567     11.38%     99.76% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4984                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      128830000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    128830000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    128830000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     668748000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    128830000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             942                       # Number of branches fetched
system.cpu05.committedInsts                      4985                       # Number of instructions committed
system.cpu05.committedOps                        4991                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.984581                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.015419                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             24595.001969                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          479                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       463                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1570560.998031                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4889                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4889                       # number of integer instructions
system.cpu05.num_int_register_reads              5636                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3631                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1219                       # Number of load instructions
system.cpu05.num_mem_refs                        1803                       # number of memory refs
system.cpu05.num_store_insts                      584                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu05.op_class::IntAlu                    3177     63.63%     63.83% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.85% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.89% # Class of executed instruction
system.cpu05.op_class::MemRead                   1223     24.49%     88.38% # Class of executed instruction
system.cpu05.op_class::MemWrite                   568     11.38%     99.76% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4993                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      117324000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    117324000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    117324000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     680254000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    117324000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             922                       # Number of branches fetched
system.cpu06.committedInsts                      4874                       # Number of instructions committed
system.cpu06.committedOps                        4880                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.985052                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.014948                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             23844.987022                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          467                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       455                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1571310.012978                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4778                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4778                       # number of integer instructions
system.cpu06.num_int_register_reads              5511                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3548                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1191                       # Number of load instructions
system.cpu06.num_mem_refs                        1763                       # number of memory refs
system.cpu06.num_store_insts                      572                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu06.op_class::IntAlu                    3106     63.62%     63.83% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.85% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::MemRead                   1195     24.48%     88.37% # Class of executed instruction
system.cpu06.op_class::MemWrite                   556     11.39%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4882                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      106336500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    106336500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    106336500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     691241500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    106336500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             925                       # Number of branches fetched
system.cpu07.committedInsts                      4893                       # Number of instructions committed
system.cpu07.committedOps                        4899                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.984939                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.015061                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             24024.986909                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          469                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       456                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1571130.013091                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4797                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4797                       # number of integer instructions
system.cpu07.num_int_register_reads              5533                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3562                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1196                       # Number of load instructions
system.cpu07.num_mem_refs                        1771                       # number of memory refs
system.cpu07.num_store_insts                      575                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu07.op_class::IntAlu                    3117     63.60%     63.80% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu07.op_class::MemRead                   1200     24.48%     88.35% # Class of executed instruction
system.cpu07.op_class::MemWrite                   559     11.41%     99.76% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4901                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       95050000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     95050000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     95050000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     702528000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     95050000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             890                       # Number of branches fetched
system.cpu08.committedInsts                      4708                       # Number of instructions committed
system.cpu08.committedOps                        4714                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.984919                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.015081                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             24056.001970                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          453                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       437                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1571099.998030                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4618                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4618                       # number of integer instructions
system.cpu08.num_int_register_reads              5325                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3427                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1151                       # Number of load instructions
system.cpu08.num_mem_refs                        1706                       # number of memory refs
system.cpu08.num_store_insts                      555                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2997     63.55%     63.76% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu08.op_class::MemRead                   1155     24.49%     88.32% # Class of executed instruction
system.cpu08.op_class::MemWrite                   539     11.43%     99.75% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4716                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       81676500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     81676500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     81676500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     715901500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     81676500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             893                       # Number of branches fetched
system.cpu09.committedInsts                      4709                       # Number of instructions committed
system.cpu09.committedOps                        4715                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.985060                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.014940                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             23831.001970                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          450                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       443                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1571324.998030                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4613                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4613                       # number of integer instructions
system.cpu09.num_int_register_reads              5322                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3423                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1150                       # Number of load instructions
system.cpu09.num_mem_refs                        1705                       # number of memory refs
system.cpu09.num_store_insts                      555                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2999     63.58%     63.79% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::MemRead                   1154     24.46%     88.32% # Class of executed instruction
system.cpu09.op_class::MemWrite                   539     11.43%     99.75% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4717                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       69436000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     69436000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     69436000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     728142000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     69436000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             873                       # Number of branches fetched
system.cpu10.committedInsts                      4606                       # Number of instructions committed
system.cpu10.committedOps                        4612                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.986055                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.013945                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             22244.001972                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          440                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       433                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1572911.998028                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4513                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4513                       # number of integer instructions
system.cpu10.num_int_register_reads              5205                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3349                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1124                       # Number of load instructions
system.cpu10.num_mem_refs                        1667                       # number of memory refs
system.cpu10.num_store_insts                      543                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2934     63.59%     63.81% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.83% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.04%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.87% # Class of executed instruction
system.cpu10.op_class::MemRead                   1128     24.45%     88.32% # Class of executed instruction
system.cpu10.op_class::MemWrite                   527     11.42%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4614                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       59220500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     59220500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     59220500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     738357500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     59220500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             826                       # Number of branches fetched
system.cpu11.committedInsts                      4353                       # Number of instructions committed
system.cpu11.committedOps                        4359                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.986280                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.013720                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             21884.988253                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          417                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       409                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1573270.011747                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4265                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4265                       # number of integer instructions
system.cpu11.num_int_register_reads              4922                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3160                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1061                       # Number of load instructions
system.cpu11.num_mem_refs                        1579                       # number of memory refs
system.cpu11.num_store_insts                      518                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2769     63.49%     63.72% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu11.op_class::MemRead                   1065     24.42%     88.21% # Class of executed instruction
system.cpu11.op_class::MemWrite                   502     11.51%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4361                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       48346500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     48346500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     48346500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     749231500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     48346500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             816                       # Number of branches fetched
system.cpu12.committedInsts                      4313                       # Number of instructions committed
system.cpu12.committedOps                        4319                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.986509                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.013491                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             21519.988482                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          414                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       402                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1573635.011518                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4229                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4229                       # number of integer instructions
system.cpu12.num_int_register_reads              4880                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3133                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1052                       # Number of load instructions
system.cpu12.num_mem_refs                        1567                       # number of memory refs
system.cpu12.num_store_insts                      515                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2741     63.43%     63.67% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::MemRead                   1056     24.44%     88.17% # Class of executed instruction
system.cpu12.op_class::MemWrite                   499     11.55%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4321                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       37019500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     37019500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     37019500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     760558500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     37019500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             789                       # Number of branches fetched
system.cpu13.committedInsts                      4159                       # Number of instructions committed
system.cpu13.committedOps                        4165                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.987032                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.012968                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             20685.989006                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          399                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       390                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1574469.010994                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4076                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4076                       # number of integer instructions
system.cpu13.num_int_register_reads              4707                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             3017                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1014                       # Number of load instructions
system.cpu13.num_mem_refs                        1512                       # number of memory refs
system.cpu13.num_store_insts                      498                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2642     63.40%     63.64% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::MemRead                   1018     24.43%     88.14% # Class of executed instruction
system.cpu13.op_class::MemWrite                   482     11.57%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4167                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       24223000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     24223000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     24223000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     773355000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     24223000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             777                       # Number of branches fetched
system.cpu14.committedInsts                      4101                       # Number of instructions committed
system.cpu14.committedOps                        4107                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.986929                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.013071                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1595155                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             20849.988903                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          395                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       382                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1574305.011097                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                4022                       # Number of integer alu accesses
system.cpu14.num_int_insts                       4022                       # number of integer instructions
system.cpu14.num_int_register_reads              4642                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2976                       # number of times the integer registers were written
system.cpu14.num_load_insts                       998                       # Number of load instructions
system.cpu14.num_mem_refs                        1490                       # number of memory refs
system.cpu14.num_store_insts                      492                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2606     63.42%     63.67% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu14.op_class::MemRead                   1002     24.39%     88.12% # Class of executed instruction
system.cpu14.op_class::MemWrite                   476     11.58%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4109                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       13195500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     13195500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     13195500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     784382500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13195500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             790                       # Number of branches fetched
system.cpu15.committedInsts                      3839                       # Number of instructions committed
system.cpu15.committedOps                        3844                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.984044                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.015956                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1595156                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             25452.001968                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          453                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       337                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1569703.998032                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3779                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3779                       # number of integer instructions
system.cpu15.num_int_register_reads              4358                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2773                       # number of times the integer registers were written
system.cpu15.num_load_insts                       861                       # Number of load instructions
system.cpu15.num_mem_refs                        1292                       # number of memory refs
system.cpu15.num_store_insts                      431                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.60%      0.60% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2543     65.86%     66.46% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.49% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.54% # Class of executed instruction
system.cpu15.op_class::MemRead                    864     22.38%     88.91% # Class of executed instruction
system.cpu15.op_class::MemWrite                   416     10.77%     99.69% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3861                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     797578000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1470173.18                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               63378.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    44628.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       43.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    43.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.34                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     43090456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             43090456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     43090456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            43090456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          296                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   116.108108                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    97.686767                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    82.549144                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          168     56.76%     56.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           72     24.32%     81.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           27      9.12%     90.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           15      5.07%     95.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            7      2.36%     97.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            3      1.01%     98.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            2      0.68%     99.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          296                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 34368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  34368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        34368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             34368                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          537                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     63378.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        34368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 43090456.356619670987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     34034250                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1247                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          537                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                537                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   44.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              61                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    535                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  537                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        537                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                44.88                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     241                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2685000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    789483000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               34034250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    23965500                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            11815530                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      169555050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           462.306357                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      8470500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    182054750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    207343750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7579000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    371850000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             3944160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       79619040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1492260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        53121780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             368725380                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           758024500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            15608310                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1356600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      220459470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           507.832500                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3940000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     47608000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    225803500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     12074500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    483452000                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2460960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  721050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       86713440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        16961100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             405036030                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           755361750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1488129.00                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               62332.39                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    43582.39                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       42.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    42.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.33                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     42608999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             42608999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     42608999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            42608999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          290                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   116.965517                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    98.578692                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    81.909767                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          163     56.21%     56.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           66     22.76%     78.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           35     12.07%     91.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           11      3.79%     94.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           11      3.79%     98.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            1      0.34%     98.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            1      0.34%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          290                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33984                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33984                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33984                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          531                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     62332.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 42608998.743696540594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     33098500                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1236                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                531                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   45.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               49                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    529                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  531                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        531                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                45.20                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     240                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2655000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    790196500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               33098500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    23142250                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            11607480                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      158495340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           459.743743                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      5215500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    178569000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    238805250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7139000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    347569250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2749440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       91704480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1385160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        51693240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             366681495                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           757957750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            15786150                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1356600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      222366120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           509.709903                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      4321000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     24960000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     40241750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    228197750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     12209500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    487648000                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2633280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  717255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       87633120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2406180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        14629260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             406533405                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           749178000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1510956.11                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               62756.21                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    44006.21                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       41.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    41.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.09                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.33                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     41967055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             41967055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     42047298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            42047298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2        80243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total               80243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          290                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.420690                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    97.839996                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    79.309099                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          163     56.21%     56.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           69     23.79%     80.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           34     11.72%     91.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           12      4.14%     95.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            6      2.07%     97.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            2      0.69%     98.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            3      1.03%     99.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          290                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     62756.21                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 41967055.259799040854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     32821500                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1220                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   44.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    523                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                44.55                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     233                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    791741000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               32821500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    23015250                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11270610                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  735420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      159071610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           453.920814                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      5337000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     19500000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    207367500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    209449750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7081250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    348842500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2548800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       80427360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1392300                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        59845320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             362037255                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           764665750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            15932640                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1335180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      218864040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           512.630207                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      3306000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     28805250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    247959750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     12057250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    479969750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             2180640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  709665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       95210880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        11942160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             408862575                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           753778250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1527282.82                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               58878.38                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    40128.38                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       41.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    41.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.32                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     41565841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             41565841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     41565841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            41565841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          290                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   114.317241                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    96.185435                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    82.027821                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          172     59.31%     59.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           57     19.66%     78.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           35     12.07%     91.03% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           18      6.21%     97.24% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            2      0.69%     97.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            1      0.34%     98.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            3      1.03%     99.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          290                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 33152                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  33152                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        33152                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             33152                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          518                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     58878.38                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        33152                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 41565840.582363106310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     30499000                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1212                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          518                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                518                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   44.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               54                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               67                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               46                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              44                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    515                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  518                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        518                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                44.02                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     228                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2590000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    791132500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               30499000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    20786500                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            11727180                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  735420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      165994260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           460.074181                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4668500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    181908750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    219299500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7398750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    364022500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2547840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       84209280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1456560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        51941700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             366945045                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           761308750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            15728580                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1335180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      228165300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           512.103801                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2758000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     28971250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    228330000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11663000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    500375750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2078880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  709665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       87681600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        10266840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             408442725                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           754058500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           14                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Data::total            1                      
system.ruby.Directory_Controller.Fetch   |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Fetch::total         2109                      
system.ruby.Directory_Controller.I.Fetch |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2109                      
system.ruby.Directory_Controller.IM.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2109                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           14                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            1                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2109                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       195414                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      195414    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       195414                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       200546                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.949603                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.121827                      
system.ruby.IFETCH.latency_hist_seqr::stdev    29.294642                      
system.ruby.IFETCH.latency_hist_seqr     |      200256     99.86%     99.86% |         223      0.11%     99.97% |           9      0.00%     99.97% |           3      0.00%     99.97% |          11      0.01%     99.98% |          44      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       200546                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5132                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   116.263250                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    89.325316                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   143.504807                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4842     94.35%     94.35% |         223      4.35%     98.69% |           9      0.18%     98.87% |           3      0.06%     98.93% |          11      0.21%     99.14% |          44      0.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5132                      
system.ruby.L1Cache_Controller.Ack       |           7      9.72%      9.72% |           2      2.78%     12.50% |           5      6.94%     19.44% |           4      5.56%     25.00% |           4      5.56%     30.56% |           4      5.56%     36.11% |           6      8.33%     44.44% |           3      4.17%     48.61% |           5      6.94%     55.56% |           4      5.56%     61.11% |           3      4.17%     65.28% |           4      5.56%     70.83% |           3      4.17%     75.00% |           4      5.56%     80.56% |           3      4.17%     84.72% |          11     15.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total           72                      
system.ruby.L1Cache_Controller.Ack_all   |           7     10.29%     10.29% |           2      2.94%     13.24% |           5      7.35%     20.59% |           4      5.88%     26.47% |           4      5.88%     32.35% |           4      5.88%     38.24% |           5      7.35%     45.59% |           3      4.41%     50.00% |           5      7.35%     57.35% |           4      5.88%     63.24% |           3      4.41%     67.65% |           4      5.88%     73.53% |           3      4.41%     77.94% |           4      5.88%     83.82% |           3      4.41%     88.24% |           8     11.76%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           68                      
system.ruby.L1Cache_Controller.Data      |           1     10.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00%
system.ruby.L1Cache_Controller.Data::total           10                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           5      6.02%      6.02% |           4      4.82%     10.84% |           9     10.84%     21.69% |           5      6.02%     27.71% |           3      3.61%     31.33% |           6      7.23%     38.55% |           6      7.23%     45.78% |           5      6.02%     51.81% |           6      7.23%     59.04% |           4      4.82%     63.86% |           5      6.02%     69.88% |           5      6.02%     75.90% |           4      4.82%     80.72% |           5      6.02%     86.75% |           4      4.82%     91.57% |           7      8.43%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           83                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3899     95.94%     95.94% |          16      0.39%     96.33% |           9      0.22%     96.56% |          10      0.25%     96.80% |          11      0.27%     97.07% |          11      0.27%     97.34% |          11      0.27%     97.61% |          10      0.25%     97.86% |          10      0.25%     98.11% |          13      0.32%     98.43% |          12      0.30%     98.72% |          11      0.27%     98.99% |           9      0.22%     99.21% |          10      0.25%     99.46% |          12      0.30%     99.75% |          10      0.25%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4064                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6222     85.76%     85.76% |          64      0.88%     86.64% |          64      0.88%     87.53% |          70      0.96%     88.49% |          70      0.96%     89.46% |          69      0.95%     90.41% |          69      0.95%     91.36% |          70      0.96%     92.32% |          69      0.95%     93.27% |          71      0.98%     94.25% |          69      0.95%     95.20% |          69      0.95%     96.15% |          69      0.95%     97.11% |          67      0.92%     98.03% |          69      0.95%     98.98% |          74      1.02%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7255                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           4     80.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            5                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.35%     97.35% |           5      0.15%     97.50% |           4      0.12%     97.62% |           6      0.18%     97.80% |           5      0.15%     97.95% |           6      0.18%     98.13% |           6      0.18%     98.31% |           5      0.15%     98.46% |           7      0.21%     98.67% |           7      0.21%     98.88% |           6      0.18%     99.06% |           7      0.21%     99.28% |           6      0.18%     99.46% |           6      0.18%     99.64% |           6      0.18%     99.82% |           6      0.18%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3315                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7308     97.05%     97.05% |          22      0.29%     97.34% |           9      0.12%     97.46% |          14      0.19%     97.65% |          17      0.23%     97.88% |          15      0.20%     98.07% |          14      0.19%     98.26% |           9      0.12%     98.38% |          16      0.21%     98.59% |          16      0.21%     98.80% |          14      0.19%     98.99% |          14      0.19%     99.18% |          12      0.16%     99.34% |          14      0.19%     99.52% |          18      0.24%     99.76% |          18      0.24%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7530                      
system.ruby.L1Cache_Controller.E.Store   |         579     92.64%     92.64% |           4      0.64%     93.28% |           2      0.32%     93.60% |           3      0.48%     94.08% |           3      0.48%     94.56% |           3      0.48%     95.04% |           3      0.48%     95.52% |           3      0.48%     96.00% |           2      0.32%     96.32% |           4      0.64%     96.96% |           4      0.64%     97.60% |           3      0.48%     98.08% |           2      0.32%     98.40% |           3      0.48%     98.88% |           4      0.64%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          625                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          30     32.26%     32.26% |           8      8.60%     40.86% |           3      3.23%     44.09% |           5      5.38%     49.46% |           3      3.23%     52.69% |           4      4.30%     56.99% |           3      3.23%     60.22% |           3      3.23%     63.44% |           2      2.15%     65.59% |           3      3.23%     68.82% |           5      5.38%     74.19% |           2      2.15%     76.34% |           4      4.30%     80.65% |           2      2.15%     82.80% |           5      5.38%     88.17% |          11     11.83%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           93                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      3.85%      3.85% |           4      5.13%      8.97% |           6      7.69%     16.67% |           4      5.13%     21.79% |           6      7.69%     29.49% |           3      3.85%     33.33% |           6      7.69%     41.03% |           6      7.69%     48.72% |           6      7.69%     56.41% |           6      7.69%     64.10% |           4      5.13%     69.23% |           5      6.41%     75.64% |           4      5.13%     80.77% |           5      6.41%     87.18% |           3      3.85%     91.03% |           7      8.97%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           78                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     42.86%     42.86% |           2      4.76%     47.62% |           1      2.38%     50.00% |           2      4.76%     54.76% |           2      4.76%     59.52% |           1      2.38%     61.90% |           3      7.14%     69.05% |           2      4.76%     73.81% |           1      2.38%     76.19% |           3      7.14%     83.33% |           2      4.76%     88.10% |           0      0.00%     88.10% |           2      4.76%     92.86% |           2      4.76%     97.62% |           1      2.38%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           42                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            5                      
system.ruby.L1Cache_Controller.I.Load    |           3     15.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            1                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            7                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     85.48%     85.48% |           0      0.00%     85.48% |           0      0.00%     85.48% |           1      1.61%     87.10% |           0      0.00%     87.10% |           1      1.61%     88.71% |           0      0.00%     88.71% |           1      1.61%     90.32% |           0      0.00%     90.32% |           1      1.61%     91.94% |           1      1.61%     93.55% |           0      0.00%     93.55% |           1      1.61%     95.16% |           0      0.00%     95.16% |           1      1.61%     96.77% |           2      3.23%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           62                      
system.ruby.L1Cache_Controller.IM.Data   |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            3                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1679     84.97%     84.97% |          20      1.01%     85.98% |          19      0.96%     86.94% |          19      0.96%     87.90% |          20      1.01%     88.92% |          20      1.01%     89.93% |          20      1.01%     90.94% |          20      1.01%     91.95% |          20      1.01%     92.97% |          20      1.01%     93.98% |          20      1.01%     94.99% |          20      1.01%     96.00% |          19      0.96%     96.96% |          19      0.96%     97.93% |          19      0.96%     98.89% |          22      1.11%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1976                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           5      6.02%      6.02% |           4      4.82%     10.84% |           9     10.84%     21.69% |           5      6.02%     27.71% |           3      3.61%     31.33% |           6      7.23%     38.55% |           6      7.23%     45.78% |           5      6.02%     51.81% |           6      7.23%     59.04% |           4      4.82%     63.86% |           5      6.02%     69.88% |           5      6.02%     75.90% |           4      4.82%     80.72% |           5      6.02%     86.75% |           4      4.82%     91.57% |           7      8.43%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           83                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3899     95.94%     95.94% |          16      0.39%     96.33% |           9      0.22%     96.56% |          10      0.25%     96.80% |          11      0.27%     97.07% |          11      0.27%     97.34% |          11      0.27%     97.61% |          10      0.25%     97.86% |          10      0.25%     98.11% |          13      0.32%     98.43% |          12      0.30%     98.72% |          11      0.27%     98.99% |           9      0.22%     99.21% |          10      0.25%     99.46% |          12      0.30%     99.75% |          10      0.25%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4064                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4490     86.10%     86.10% |          44      0.84%     86.94% |          45      0.86%     87.80% |          49      0.94%     88.74% |          49      0.94%     89.68% |          48      0.92%     90.60% |          49      0.94%     91.54% |          49      0.94%     92.48% |          49      0.94%     93.42% |          50      0.96%     94.38% |          48      0.92%     95.30% |          49      0.94%     96.24% |          49      0.94%     97.18% |          48      0.92%     98.10% |          49      0.94%     99.04% |          50      0.96%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5215                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            2                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      120320     60.00%     60.00% |        5819      2.90%     62.90% |        5797      2.89%     65.79% |        5711      2.85%     68.64% |        5724      2.85%     71.49% |        5732      2.86%     74.35% |        5606      2.80%     77.14% |        5628      2.81%     79.95% |        5416      2.70%     82.65% |        5416      2.70%     85.35% |        5298      2.64%     87.99% |        5010      2.50%     90.49% |        4964      2.48%     92.97% |        4789      2.39%     95.35% |        4721      2.35%     97.71% |        4595      2.29%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       200546                      
system.ruby.L1Cache_Controller.Inv       |          30     32.26%     32.26% |           5      5.38%     37.63% |           3      3.23%     40.86% |           5      5.38%     46.24% |           4      4.30%     50.54% |           4      4.30%     54.84% |           4      4.30%     59.14% |           4      4.30%     63.44% |           3      3.23%     66.67% |           4      4.30%     70.97% |           5      5.38%     76.34% |           3      3.23%     79.57% |           4      4.30%     83.87% |           3      3.23%     87.10% |           5      5.38%     92.47% |           7      7.53%    100.00%
system.ruby.L1Cache_Controller.Inv::total           93                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           4     40.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total           10                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           3     27.27%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           1      3.45%      3.45% |           1      3.45%      6.90% |           1      3.45%     10.34% |           1      3.45%     13.79% |           1      3.45%     17.24% |           1      3.45%     20.69% |           1      3.45%     24.14% |           1      3.45%     27.59% |           1      3.45%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           1      3.45%     48.28% |          15     51.72%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           29                      
system.ruby.L1Cache_Controller.L.Load    |         318     86.89%     86.89% |           2      0.55%     87.43% |           2      0.55%     87.98% |           2      0.55%     88.52% |           2      0.55%     89.07% |           2      0.55%     89.62% |           2      0.55%     90.16% |           2      0.55%     90.71% |           2      0.55%     91.26% |           2      0.55%     91.80% |           2      0.55%     92.35% |           2      0.55%     92.90% |           2      0.55%     93.44% |           2      0.55%     93.99% |           2      0.55%     94.54% |          20      5.46%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          366                      
system.ruby.L1Cache_Controller.L.Store   |         337     82.60%     82.60% |           3      0.74%     83.33% |           3      0.74%     84.07% |           3      0.74%     84.80% |           3      0.74%     85.54% |           4      0.98%     86.52% |           4      0.98%     87.50% |           4      0.98%     88.48% |           4      0.98%     89.46% |           4      0.98%     90.44% |           4      0.98%     91.42% |           4      0.98%     92.40% |           4      0.98%     93.38% |           4      0.98%     94.36% |           4      0.98%     95.34% |          19      4.66%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          408                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          326                      
system.ruby.L1Cache_Controller.L1_Replacement |       10091     93.06%     93.06% |          50      0.46%     93.53% |          48      0.44%     93.97% |          50      0.46%     94.43% |          50      0.46%     94.89% |          51      0.47%     95.36% |          52      0.48%     95.84% |          50      0.46%     96.30% |          51      0.47%     96.77% |          53      0.49%     97.26% |          51      0.47%     97.73% |          51      0.47%     98.20% |          47      0.43%     98.64% |          48      0.44%     99.08% |          50      0.46%     99.54% |          50      0.46%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10843                      
system.ruby.L1Cache_Controller.LL        |         255     71.83%     71.83% |           5      1.41%     73.24% |           5      1.41%     74.65% |           5      1.41%     76.06% |           5      1.41%     77.46% |           5      1.41%     78.87% |           5      1.41%     80.28% |           5      1.41%     81.69% |           5      1.41%     83.10% |           5      1.41%     84.51% |           5      1.41%     85.92% |           5      1.41%     87.32% |           5      1.41%     88.73% |           5      1.41%     90.14% |           5      1.41%     91.55% |          30      8.45%    100.00%
system.ruby.L1Cache_Controller.LL::total          355                      
system.ruby.L1Cache_Controller.Load      |       20031     54.35%     54.35% |        1233      3.35%     57.70% |        1228      3.33%     61.03% |        1211      3.29%     64.32% |        1213      3.29%     67.61% |        1214      3.29%     70.90% |        1186      3.22%     74.12% |        1191      3.23%     77.35% |        1146      3.11%     80.46% |        1145      3.11%     83.57% |        1119      3.04%     86.60% |        1056      2.87%     89.47% |        1047      2.84%     92.31% |        1010      2.74%     95.05% |         993      2.69%     97.75% |         831      2.25%    100.00%
system.ruby.L1Cache_Controller.Load::total        36854                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          28     36.84%     36.84% |           3      3.95%     40.79% |           2      2.63%     43.42% |           4      5.26%     48.68% |           3      3.95%     52.63% |           3      3.95%     56.58% |           3      3.95%     60.53% |           3      3.95%     64.47% |           2      2.63%     67.11% |           3      3.95%     71.05% |           4      5.26%     76.32% |           2      2.63%     78.95% |           3      3.95%     82.89% |           2      2.63%     85.53% |           4      5.26%     90.79% |           7      9.21%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           76                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           3      5.66%      5.66% |           3      5.66%     11.32% |           4      7.55%     18.87% |           3      5.66%     24.53% |           4      7.55%     32.08% |           2      3.77%     35.85% |           4      7.55%     43.40% |           4      7.55%     50.94% |           4      7.55%     58.49% |           4      7.55%     66.04% |           3      5.66%     71.70% |           3      5.66%     77.36% |           3      5.66%     83.02% |           3      5.66%     88.68% |           2      3.77%     92.45% |           4      7.55%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           53                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2368     92.00%     92.00% |          13      0.51%     92.50% |          13      0.51%     93.01% |          12      0.47%     93.47% |          15      0.58%     94.06% |          15      0.58%     94.64% |          14      0.54%     95.18% |          13      0.51%     95.69% |          15      0.58%     96.27% |          15      0.58%     96.85% |          14      0.54%     97.40% |          15      0.58%     97.98% |          11      0.43%     98.41% |          12      0.47%     98.87% |          15      0.58%     99.46% |          14      0.54%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2574                      
system.ruby.L1Cache_Controller.M.LL      |         109     74.15%     74.15% |           2      1.36%     75.51% |           2      1.36%     76.87% |           2      1.36%     78.23% |           2      1.36%     79.59% |           2      1.36%     80.95% |           2      1.36%     82.31% |           2      1.36%     83.67% |           2      1.36%     85.03% |           2      1.36%     86.39% |           2      1.36%     87.76% |           2      1.36%     89.12% |           2      1.36%     90.48% |           2      1.36%     91.84% |           2      1.36%     93.20% |          10      6.80%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          147                      
system.ruby.L1Cache_Controller.M.Load    |        8459     35.31%     35.31% |        1147      4.79%     40.10% |        1142      4.77%     44.87% |        1122      4.68%     49.55% |        1121      4.68%     54.23% |        1121      4.68%     58.91% |        1095      4.57%     63.48% |        1100      4.59%     68.07% |        1057      4.41%     72.48% |        1053      4.40%     76.88% |        1029      4.30%     81.17% |         971      4.05%     85.23% |         969      4.04%     89.27% |         928      3.87%     93.15% |         910      3.80%     96.94% |         732      3.06%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        23956                      
system.ruby.L1Cache_Controller.M.Store   |       13657     63.83%     63.83% |         567      2.65%     66.48% |         566      2.65%     69.12% |         554      2.59%     71.71% |         555      2.59%     74.30% |         554      2.59%     76.89% |         543      2.54%     79.43% |         546      2.55%     81.98% |         526      2.46%     84.44% |         524      2.45%     86.89% |         513      2.40%     89.29% |         489      2.29%     91.57% |         488      2.28%     93.85% |         470      2.20%     96.05% |         463      2.16%     98.21% |         382      1.79%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        21397                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M_I.Load  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            4                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5593     95.01%     95.01% |          18      0.31%     95.31% |          17      0.29%     95.60% |          18      0.31%     95.91% |          20      0.34%     96.25% |          21      0.36%     96.60% |          20      0.34%     96.94% |          18      0.31%     97.25% |          22      0.37%     97.62% |          22      0.37%     98.00% |          20      0.34%     98.34% |          22      0.37%     98.71% |          17      0.29%     99.00% |          18      0.31%     99.30% |          21      0.36%     99.66% |          20      0.34%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5887                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4485     87.39%     87.39% |          43      0.84%     88.23% |          43      0.84%     89.07% |          43      0.84%     89.91% |          43      0.84%     90.74% |          43      0.84%     91.58% |          43      0.84%     92.42% |          43      0.84%     93.26% |          43      0.84%     94.10% |          43      0.84%     94.93% |          43      0.84%     95.77% |          43      0.84%     96.61% |          43      0.84%     97.45% |          43      0.84%     98.29% |          43      0.84%     99.12% |          45      0.88%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5132                      
system.ruby.L1Cache_Controller.NP.Inv    |          11     91.67%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           12                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     92.74%     92.74% |          20      0.47%     93.21% |          19      0.45%     93.66% |          21      0.50%     94.16% |          20      0.47%     94.63% |          21      0.50%     95.13% |          22      0.52%     95.66% |          20      0.47%     96.13% |          21      0.50%     96.63% |          23      0.55%     97.17% |          21      0.50%     97.67% |          21      0.50%     98.17% |          18      0.43%     98.60% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4212                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115835     59.28%     59.28% |        5776      2.96%     62.23% |        5754      2.94%     65.18% |        5668      2.90%     68.08% |        5681      2.91%     70.98% |        5689      2.91%     73.90% |        5563      2.85%     76.74% |        5585      2.86%     79.60% |        5373      2.75%     82.35% |        5373      2.75%     85.10% |        5255      2.69%     87.79% |        4967      2.54%     90.33% |        4921      2.52%     92.85% |        4746      2.43%     95.28% |        4678      2.39%     97.67% |        4550      2.33%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       195414                      
system.ruby.L1Cache_Controller.S.Inv     |          19     28.79%     28.79% |           3      4.55%     33.33% |           3      4.55%     37.88% |           4      6.06%     43.94% |           3      4.55%     48.48% |           3      4.55%     53.03% |           3      4.55%     57.58% |           3      4.55%     62.12% |           2      3.03%     65.15% |           4      6.06%     71.21% |           4      6.06%     77.27% |           2      3.03%     80.30% |           3      4.55%     84.85% |           2      3.03%     87.88% |           4      6.06%     93.94% |           4      6.06%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           66                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4478     91.16%     91.16% |          30      0.61%     91.78% |          30      0.61%     92.39% |          30      0.61%     93.00% |          28      0.57%     93.57% |          29      0.59%     94.16% |          29      0.59%     94.75% |          30      0.61%     95.36% |          28      0.57%     95.93% |          28      0.57%     96.50% |          29      0.59%     97.09% |          29      0.59%     97.68% |          28      0.57%     98.25% |          28      0.57%     98.82% |          28      0.57%     99.39% |          30      0.61%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4912                      
system.ruby.L1Cache_Controller.S.LL      |           3     10.00%     10.00% |           1      3.33%     13.33% |           1      3.33%     16.67% |           1      3.33%     20.00% |           1      3.33%     23.33% |           2      6.67%     30.00% |           2      6.67%     36.67% |           2      6.67%     43.33% |           2      6.67%     50.00% |           1      3.33%     53.33% |           2      6.67%     60.00% |           2      6.67%     66.67% |           2      6.67%     73.33% |           2      6.67%     80.00% |           2      6.67%     86.67% |           4     13.33%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           30                      
system.ruby.L1Cache_Controller.S.Load    |          33      4.31%      4.31% |          41      5.35%      9.66% |          55      7.18%     16.84% |          51      6.66%     23.50% |          52      6.79%     30.29% |          54      7.05%     37.34% |          52      6.79%     44.13% |          59      7.70%     51.83% |          49      6.40%     58.22% |          50      6.53%     64.75% |          52      6.79%     71.54% |          47      6.14%     77.68% |          45      5.87%     83.55% |          46      6.01%     89.56% |          41      5.35%     94.91% |          39      5.09%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          766                      
system.ruby.L1Cache_Controller.S.Store   |           3      7.32%      7.32% |           1      2.44%      9.76% |           3      7.32%     17.07% |           3      7.32%     24.39% |           2      4.88%     29.27% |           3      7.32%     36.59% |           3      7.32%     43.90% |           2      4.88%     48.78% |           3      7.32%     56.10% |           3      7.32%     63.41% |           2      4.88%     68.29% |           2      4.88%     73.17% |           2      4.88%     78.05% |           2      4.88%     82.93% |           2      4.88%     87.80% |           5     12.20%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           41                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.SL.Ack    |           3     10.34%     10.34% |           1      3.45%     13.79% |           2      6.90%     20.69% |           1      3.45%     24.14% |           2      6.90%     31.03% |           1      3.45%     34.48% |           3     10.34%     44.83% |           1      3.45%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |           1      3.45%     58.62% |           2      6.90%     65.52% |           1      3.45%     68.97% |           2      6.90%     75.86% |           1      3.45%     79.31% |           6     20.69%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           3     11.54%     11.54% |           1      3.85%     15.38% |           2      7.69%     23.08% |           1      3.85%     26.92% |           2      7.69%     34.62% |           1      3.85%     38.46% |           2      7.69%     46.15% |           1      3.85%     50.00% |           2      7.69%     57.69% |           1      3.85%     61.54% |           1      3.85%     65.38% |           2      7.69%     73.08% |           1      3.85%     76.92% |           2      7.69%     84.62% |           1      3.85%     88.46% |           3     11.54%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           26                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total           11                      
system.ruby.L1Cache_Controller.SM.Ack    |           4      9.52%      9.52% |           1      2.38%     11.90% |           3      7.14%     19.05% |           3      7.14%     26.19% |           2      4.76%     30.95% |           3      7.14%     38.10% |           3      7.14%     45.24% |           2      4.76%     50.00% |           3      7.14%     57.14% |           3      7.14%     64.29% |           2      4.76%     69.05% |           2      4.76%     73.81% |           2      4.76%     78.57% |           2      4.76%     83.33% |           2      4.76%     88.10% |           5     11.90%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           42                      
system.ruby.L1Cache_Controller.SM.Ack_all |           4      9.52%      9.52% |           1      2.38%     11.90% |           3      7.14%     19.05% |           3      7.14%     26.19% |           2      4.76%     30.95% |           3      7.14%     38.10% |           3      7.14%     45.24% |           2      4.76%     50.00% |           3      7.14%     57.14% |           3      7.14%     64.29% |           2      4.76%     69.05% |           2      4.76%     73.81% |           2      4.76%     78.57% |           2      4.76%     83.33% |           2      4.76%     88.10% |           5     11.90%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           42                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            2                      
system.ruby.L1Cache_Controller.Store     |       16256     66.49%     66.49% |         595      2.43%     68.93% |         593      2.43%     71.35% |         582      2.38%     73.73% |         583      2.38%     76.12% |         584      2.39%     78.51% |         573      2.34%     80.85% |         575      2.35%     83.20% |         555      2.27%     85.47% |         555      2.27%     87.74% |         543      2.22%     89.96% |         518      2.12%     92.08% |         515      2.11%     94.19% |         498      2.04%     96.22% |         492      2.01%     98.24% |         431      1.76%    100.00%
system.ruby.L1Cache_Controller.Store::total        24448                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          326                      
system.ruby.L1Cache_Controller.WB_Ack    |        5595     95.01%     95.01% |          18      0.31%     95.31% |          17      0.29%     95.60% |          18      0.31%     95.91% |          20      0.34%     96.25% |          21      0.36%     96.60% |          20      0.34%     96.94% |          18      0.31%     97.25% |          22      0.37%     97.62% |          22      0.37%     98.00% |          20      0.34%     98.34% |          22      0.37%     98.71% |          17      0.29%     99.00% |          18      0.31%     99.30% |          21      0.36%     99.66% |          20      0.34%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5889                      
system.ruby.L2Cache_Controller.Ack_all   |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           11                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         371      6.01%      6.01% |         570      9.24%     15.25% |         291      4.72%     19.97% |         395      6.40%     26.37% |         614      9.95%     36.32% |         482      7.81%     44.13% |         243      3.94%     48.07% |         296      4.80%     52.87% |         221      3.58%     56.45% |         227      3.68%     60.13% |         292      4.73%     64.86% |         321      5.20%     70.06% |         645     10.45%     80.52% |         534      8.65%     89.17% |         371      6.01%     95.19% |         297      4.81%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6170                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      7.69%      7.69% |           6     46.15%     53.85% |           0      0.00%     53.85% |           1      7.69%     61.54% |           0      0.00%     61.54% |           0      0.00%     61.54% |           0      0.00%     61.54% |           2     15.38%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           3     23.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           13                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.98%      5.98% |          55      5.48%     11.45% |          57      5.68%     17.13% |          51      5.08%     22.21% |          67      6.67%     28.88% |          67      6.67%     35.56% |          67      6.67%     42.23% |          68      6.77%     49.00% |          79      7.87%     56.87% |          62      6.18%     63.05% |          62      6.18%     69.22% |          66      6.57%     75.80% |          61      6.08%     81.87% |          58      5.78%     87.65% |          59      5.88%     93.53% |          65      6.47%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1004                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.22%      7.22% |          22      7.56%     14.78% |          15      5.15%     19.93% |          19      6.53%     26.46% |          21      7.22%     33.68% |          16      5.50%     39.18% |          12      4.12%     43.30% |          14      4.81%     48.11% |          19      6.53%     54.64% |          17      5.84%     60.48% |          19      6.53%     67.01% |          20      6.87%     73.88% |          22      7.56%     81.44% |          18      6.19%     87.63% |          20      6.87%     94.50% |          16      5.50%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          291                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           11                      
system.ruby.L2Cache_Controller.L1_GETS   |         241      5.63%      5.63% |         416      9.71%     15.34% |         176      4.11%     19.45% |         313      7.31%     26.76% |         523     12.21%     38.97% |         387      9.04%     48.00% |         152      3.55%     51.55% |         183      4.27%     55.83% |         126      2.94%     58.77% |         166      3.88%     62.64% |         209      4.88%     67.52% |         223      5.21%     72.73% |         417      9.74%     82.47% |         390      9.11%     91.57% |         162      3.78%     95.35% |         199      4.65%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4283                      
system.ruby.L2Cache_Controller.L1_GETX   |         137      6.50%      6.50% |         170      8.06%     14.56% |         115      5.46%     20.02% |          84      3.98%     24.00% |          91      4.32%     28.32% |         113      5.36%     33.68% |          93      4.41%     38.09% |         113      5.36%     43.45% |          97      4.60%     48.06% |          61      2.89%     50.95% |         101      4.79%     55.74% |         118      5.60%     61.34% |         228     10.82%     72.15% |         147      6.97%     79.13% |         225     10.67%     89.80% |         215     10.20%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2108                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         231      4.50%      4.50% |         180      3.51%      8.01% |         448      8.73%     16.74% |         260      5.07%     21.80% |         309      6.02%     27.83% |         280      5.46%     33.28% |         291      5.67%     38.95% |         279      5.44%     44.39% |         274      5.34%     49.73% |         187      3.64%     53.37% |         471      9.18%     62.55% |         564     10.99%     73.54% |         308      6.00%     79.54% |         299      5.83%     85.37% |         275      5.36%     90.72% |         476      9.28%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5132                      
system.ruby.L2Cache_Controller.L1_PUTX   |         327      5.55%      5.55% |         550      9.34%     14.89% |         263      4.47%     19.35% |         388      6.59%     25.94% |         602     10.22%     36.16% |         474      8.05%     44.21% |         232      3.94%     48.15% |         284      4.82%     52.97% |         215      3.65%     56.62% |         222      3.77%     60.39% |         288      4.89%     65.28% |         300      5.09%     70.37% |         618     10.49%     80.87% |         520      8.83%     89.69% |         360      6.11%     95.81% |         247      4.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5890                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          17     22.37%     22.37% |           1      1.32%     23.68% |          15     19.74%     43.42% |           0      0.00%     43.42% |           0      0.00%     43.42% |           0      0.00%     43.42% |           2      2.63%     46.05% |           0      0.00%     46.05% |           0      0.00%     46.05% |           2      2.63%     48.68% |           0      0.00%     48.68% |           1      1.32%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      1.32%     51.32% |          37     48.68%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           76                      
system.ruby.L2Cache_Controller.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           2     14.29%     35.71% |           1      7.14%     42.86% |           2     14.29%     57.14% |           2     14.29%     71.43% |           2     14.29%     85.71% |           2     14.29%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           14                      
system.ruby.L2Cache_Controller.M.L1_GETS |         196      5.19%      5.19% |         377      9.99%     15.19% |         146      3.87%     19.06% |         292      7.74%     26.80% |         502     13.31%     40.10% |         353      9.36%     49.46% |         136      3.60%     53.06% |         169      4.48%     57.54% |         105      2.78%     60.32% |         147      3.90%     64.22% |         172      4.56%     68.78% |         182      4.82%     73.60% |         395     10.47%     84.07% |         369      9.78%     93.85% |         125      3.31%     97.16% |         107      2.84%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3773                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.53%      5.53% |          84      7.26%     12.79% |          54      4.67%     17.46% |          53      4.58%     22.04% |          55      4.75%     26.79% |          82      7.09%     33.88% |          61      5.27%     39.15% |          75      6.48%     45.64% |          68      5.88%     51.51% |          32      2.77%     54.28% |          25      2.16%     56.44% |          58      5.01%     61.45% |         165     14.26%     75.71% |          85      7.35%     83.06% |         135     11.67%     94.73% |          61      5.27%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1157                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          20     24.10%     24.10% |           2      2.41%     26.51% |          15     18.07%     44.58% |           1      1.20%     45.78% |           0      0.00%     45.78% |           1      1.20%     46.99% |           3      3.61%     50.60% |           0      0.00%     50.60% |           1      1.20%     51.81% |           2      2.41%     54.22% |           1      1.20%     55.42% |           3      3.61%     59.04% |           0      0.00%     59.04% |           2      2.41%     61.45% |           3      3.61%     65.06% |          29     34.94%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           83                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.39%     22.39% |          14     20.90%     43.28% |           0      0.00%     43.28% |           3      4.48%     47.76% |           7     10.45%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           7     10.45%     79.10% |           1      1.49%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           1      1.49%     82.09% |          12     17.91%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           67                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         326      5.54%      5.54% |         550      9.34%     14.88% |         263      4.47%     19.35% |         388      6.59%     25.94% |         602     10.23%     36.16% |         474      8.05%     44.22% |         232      3.94%     48.16% |         284      4.82%     52.98% |         215      3.65%     56.63% |         222      3.77%     60.40% |         288      4.89%     65.30% |         300      5.10%     70.39% |         618     10.50%     80.89% |         520      8.83%     89.72% |         358      6.08%     95.80% |         247      4.20%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5887                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           2      7.14%      7.14% |           1      3.57%     10.71% |           2      7.14%     17.86% |           0      0.00%     17.86% |           0      0.00%     17.86% |           0      0.00%     17.86% |           1      3.57%     21.43% |           0      0.00%     21.43% |           1      3.57%     25.00% |           1      3.57%     28.57% |           0      0.00%     28.57% |           2      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      3.57%     39.29% |          17     60.71%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           28                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      6.25%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           0      0.00%     18.75% |           0      0.00%     18.75% |           0      0.00%     18.75% |          13     81.25%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           16                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          22    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           22                      
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            3                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2      6.67%      6.67% |           1      3.33%     10.00% |           2      6.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      3.33%     20.00% |           0      0.00%     20.00% |           1      3.33%     23.33% |           1      3.33%     26.67% |           0      0.00%     26.67% |           3     10.00%     36.67% |           0      0.00%     36.67% |           0      0.00%     36.67% |           2      6.67%     43.33% |          17     56.67%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           30                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          18     36.00%     36.00% |           0      0.00%     36.00% |          13     26.00%     62.00% |           1      2.00%     64.00% |           0      0.00%     64.00% |           1      2.00%     66.00% |           2      4.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1      2.00%     72.00% |           0      0.00%     72.00% |           0      0.00%     72.00% |           0      0.00%     72.00% |           1      2.00%     74.00% |           1      2.00%     76.00% |          12     24.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           50                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         353      5.78%      5.78% |         569      9.32%     15.11% |         276      4.52%     19.63% |         395      6.47%     26.11% |         614     10.06%     36.17% |         482      7.90%     44.07% |         241      3.95%     48.02% |         296      4.85%     52.87% |         221      3.62%     56.49% |         225      3.69%     60.18% |         292      4.79%     64.96% |         320      5.24%     70.21% |         645     10.57%     80.78% |         534      8.75%     89.53% |         370      6.06%     95.59% |         269      4.41%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6102                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           2     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           2     10.00%     20.00% |           1      5.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          15     75.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           20                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          21    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           21                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          18     33.96%     33.96% |           1      1.89%     35.85% |          13     24.53%     60.38% |           1      1.89%     62.26% |           0      0.00%     62.26% |           1      1.89%     64.15% |           2      3.77%     67.92% |           0      0.00%     67.92% |           0      0.00%     67.92% |           1      1.89%     69.81% |           1      1.89%     71.70% |           0      0.00%     71.70% |           0      0.00%     71.70% |           2      3.77%     75.47% |           1      1.89%     77.36% |          12     22.64%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           53                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.54%      6.54% |         149      7.06%     13.61% |         133      6.31%     19.91% |          98      4.65%     24.56% |         117      5.55%     30.11% |         111      5.26%     35.37% |         107      5.07%     40.45% |         113      5.36%     45.80% |         126      5.97%     51.78% |         108      5.12%     56.90% |         157      7.44%     64.34% |         146      6.92%     71.27% |         146      6.92%     78.19% |         138      6.54%     84.73% |         168      7.97%     92.70% |         154      7.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2109                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.19%      7.19% |          22      7.53%     14.73% |          15      5.14%     19.86% |          19      6.51%     26.37% |          21      7.19%     33.56% |          17      5.82%     39.38% |          12      4.11%     43.49% |          14      4.79%     48.29% |          19      6.51%     54.79% |          17      5.82%     60.62% |          19      6.51%     67.12% |          20      6.85%     73.97% |          22      7.53%     81.51% |          18      6.16%     87.67% |          20      6.85%     94.52% |          16      5.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          292                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      5.98%      5.98% |          55      5.48%     11.47% |          57      5.68%     17.15% |          51      5.08%     22.23% |          67      6.68%     28.91% |          66      6.58%     35.49% |          67      6.68%     42.17% |          68      6.78%     48.95% |          79      7.88%     56.83% |          62      6.18%     63.01% |          62      6.18%     69.19% |          66      6.58%     75.77% |          61      6.08%     81.85% |          58      5.78%     87.64% |          59      5.88%     93.52% |          65      6.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1003                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           2      2.41%      2.41% |          14     16.87%     19.28% |           0      0.00%     19.28% |           1      1.20%     20.48% |           0      0.00%     20.48% |          15     18.07%     38.55% |           1      1.20%     39.76% |           0      0.00%     39.76% |           1      1.20%     40.96% |           0      0.00%     40.96% |          14     16.87%     57.83% |          16     19.28%     77.11% |           0      0.00%     77.11% |           1      1.20%     78.31% |          14     16.87%     95.18% |           4      4.82%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           83                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           9     90.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         171      4.15%      4.15% |         124      3.01%      7.17% |         385      9.35%     16.52% |         209      5.08%     21.60% |         241      5.86%     27.45% |         214      5.20%     32.65% |         224      5.44%     38.10% |         211      5.13%     43.22% |         193      4.69%     47.91% |         125      3.04%     50.95% |         409      9.94%     60.88% |         498     12.10%     72.98% |         244      5.93%     78.91% |         241      5.86%     84.77% |         216      5.25%     90.01% |         411      9.99%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4116                      
system.ruby.L2Cache_Controller.SS.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          17     29.31%     29.31% |           1      1.72%     31.03% |          15     25.86%     56.90% |           0      0.00%     56.90% |           0      0.00%     56.90% |           0      0.00%     56.90% |           2      3.45%     60.34% |           0      0.00%     60.34% |           0      0.00%     60.34% |           2      3.45%     63.79% |           0      0.00%     63.79% |           1      1.72%     65.52% |           0      0.00%     65.52% |           0      0.00%     65.52% |           1      1.72%     67.24% |          19     32.76%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           58                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           11                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     26.47%     26.47% |           1      1.47%     27.94% |          15     22.06%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2      2.94%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           2      2.94%     55.88% |           0      0.00%     55.88% |           1      1.47%     57.35% |           0      0.00%     57.35% |           0      0.00%     57.35% |           1      1.47%     58.82% |          28     41.18%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           68                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          17    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           17                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           13                      
system.ruby.L2Cache_Controller.Unblock   |          20     24.10%     24.10% |           2      2.41%     26.51% |          15     18.07%     44.58% |           1      1.20%     45.78% |           0      0.00%     45.78% |           1      1.20%     46.99% |           3      3.61%     50.60% |           0      0.00%     50.60% |           1      1.20%     51.81% |           2      2.41%     54.22% |           1      1.20%     55.42% |           3      3.61%     59.04% |           0      0.00%     59.04% |           2      2.41%     61.45% |           3      3.61%     65.06% |          29     34.94%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           83                      
system.ruby.L2Cache_Controller.WB_Data   |          20     25.64%     25.64% |           1      1.28%     26.92% |          15     19.23%     46.15% |           1      1.28%     47.44% |           0      0.00%     47.44% |           1      1.28%     48.72% |           3      3.85%     52.56% |           0      0.00%     52.56% |           1      1.28%     53.85% |           2      2.56%     56.41% |           0      0.00%     56.41% |           2      2.56%     58.97% |           0      0.00%     58.97% |           1      1.28%     60.26% |           2      2.56%     62.82% |          29     37.18%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           78                      
system.ruby.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            5                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32618                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       32618    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32618                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        36850                      
system.ruby.LD.latency_hist_seqr::mean      13.005265                      
system.ruby.LD.latency_hist_seqr::gmean      1.679536                      
system.ruby.LD.latency_hist_seqr::stdev     46.237011                      
system.ruby.LD.latency_hist_seqr         |       36620     99.38%     99.38% |         203      0.55%     99.93% |           9      0.02%     99.95% |           4      0.01%     99.96% |           3      0.01%     99.97% |          11      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         36850                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4232                      
system.ruby.LD.miss_latency_hist_seqr::mean   105.535444                      
system.ruby.LD.miss_latency_hist_seqr::gmean    91.375473                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.574206                      
system.ruby.LD.miss_latency_hist_seqr    |        4002     94.57%     94.57% |         203      4.80%     99.36% |           9      0.21%     99.57% |           4      0.09%     99.67% |           3      0.07%     99.74% |          11      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4232                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          267                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         267    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          267                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          355                      
system.ruby.Load_Linked.latency_hist_seqr::mean    51.408451                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.415137                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   148.143233                      
system.ruby.Load_Linked.latency_hist_seqr |         334     94.08%     94.08% |           5      1.41%     95.49% |           4      1.13%     96.62% |           2      0.56%     97.18% |           2      0.56%     97.75% |           3      0.85%     98.59% |           1      0.28%     98.87% |           2      0.56%     99.44% |           2      0.56%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          355                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           88                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   204.352273                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   141.845883                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   240.500008                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          67     76.14%     76.14% |           5      5.68%     81.82% |           4      4.55%     86.36% |           2      2.27%     88.64% |           2      2.27%     90.91% |           3      3.41%     94.32% |           1      1.14%     95.45% |           2      2.27%     97.73% |           2      2.27%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           88                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        22100                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       22100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        22100                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        24113                      
system.ruby.ST.latency_hist_seqr::mean      16.165139                      
system.ruby.ST.latency_hist_seqr::gmean      1.510136                      
system.ruby.ST.latency_hist_seqr::stdev     72.572580                      
system.ruby.ST.latency_hist_seqr         |       23556     97.69%     97.69% |         506      2.10%     99.79% |          16      0.07%     99.85% |           3      0.01%     99.87% |           1      0.00%     99.87% |          31      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         24113                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2013                      
system.ruby.ST.miss_latency_hist_seqr::mean   182.657725                      
system.ruby.ST.miss_latency_hist_seqr::gmean   139.433626                      
system.ruby.ST.miss_latency_hist_seqr::stdev   181.267455                      
system.ruby.ST.miss_latency_hist_seqr    |        1456     72.33%     72.33% |         506     25.14%     97.47% |          16      0.79%     98.26% |           3      0.15%     98.41% |           1      0.05%     98.46% |          31      1.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2013                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          335                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     6.638806                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.091700                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    48.880194                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     98.51%     98.51% |           0      0.00%     98.51% |           0      0.00%     98.51% |           0      0.00%     98.51% |           3      0.90%     99.40% |           0      0.00%     99.40% |           1      0.30%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          335                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            5                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean   378.800000                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   357.208584                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev   154.114243                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     60.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            5                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  43514                       # delay histogram for all message
system.ruby.delayHist::mean                 33.698442                       # delay histogram for all message
system.ruby.delayHist::gmean                30.158850                       # delay histogram for all message
system.ruby.delayHist::stdev                15.900465                       # delay histogram for all message
system.ruby.delayHist                    |       20762     47.71%     47.71% |       19842     45.60%     93.31% |        2893      6.65%     99.96% |          15      0.03%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    43514                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23612                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        35.307894                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       30.533009                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       19.060616                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       11216     47.50%     47.50% |        9510     40.28%     87.78% |        2869     12.15%     99.93% |          15      0.06%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23612                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19659                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.879445                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.826350                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.703204                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1561      7.94%      7.94% |        7812     39.74%     47.68% |        9452     48.08%     95.76% |         811      4.13%     99.88% |          17      0.09%     99.97% |           6      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19659                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           243                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        24.469136                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       22.315439                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       10.004238                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          48     19.75%     19.75% |          78     32.10%     51.85% |          47     19.34%     71.19% |          54     22.22%     93.42% |          14      5.76%     99.18% |           1      0.41%     99.59% |           0      0.00%     99.59% |           1      0.41%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             243                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000337                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 12071.578896                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.377177                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000428                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.377490                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   738.455065                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000333                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17169.500033                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000335                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.694701                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000422                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.695014                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  1180.014381                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16462.042895                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.945773                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000416                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.946087                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1716.164775                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11377.241470                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   509.044256                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.868665                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   746.485306                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       250729                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      250729    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       250729                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36538                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30890                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5648                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120320                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115835                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4485                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.098336                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.115036                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.104736                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7122.269225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3026.415937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000455                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  1199.456354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009865                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17921.634300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.020462                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62620.423333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003538                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.753316                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1833                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1790                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5819                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5776                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.004797                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   111.374687                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000557                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   374.018592                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1660.758576                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   303.330219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2224.456434                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13973.544970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   111.330491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1667                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1621                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5298                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5255                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.004366                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    44.097255                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000567                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   230.474011                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1307.529179                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    78.376035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1601.788491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5446.770170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    44.049297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1579                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1533                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5010                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         4967                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.004131                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    37.167839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000621                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   205.159274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1229.819866                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    63.213881                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1575.736184                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4542.311924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    37.112358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1567                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1525                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4964                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4921                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.004094                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.952557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000472                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   155.968787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   651.670136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    46.769095                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1273.243203                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3626.820274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.904599                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1513                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1470                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4789                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4746                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.003951                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    21.669041                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   149.041223                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   535.871120                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    32.695863                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   827.793676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2578.366080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    21.617322                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1490                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1445                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4721                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4678                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.003894                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    14.807330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   157.242957                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   312.197703                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    20.900151                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   587.488014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1676.756458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    14.751849                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1292                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1238                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4595                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4550                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.003691                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.977590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   162.701671                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000517                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   264.214626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            7                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    31.091631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   317.028895                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001204                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   787.183276                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.914587                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1826                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1782                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5797                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5754                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.004779                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   104.009890                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000545                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   324.063603                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2152.221800                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   281.853950                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2768.839544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13078.435026                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   103.961933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1798                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1752                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5711                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5668                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.004707                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    96.942870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000549                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   253.174926                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2334.946562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   182.837918                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3170.048277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12187.497714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    96.887390                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1801                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1756                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         5724                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5681                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.004717                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    88.514854                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   335.858688                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1438.506343                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   166.530422                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  2906.094475                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11109.473999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    88.474419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1803                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1756                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5732                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5689                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.004724                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    81.259138                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000596                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   338.950549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1714.883070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   151.834681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2176.101280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10175.365988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    81.214941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1764                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1716                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5606                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5563                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.004620                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    74.136010                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000568                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   258.220827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1957.559649                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   139.060381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2422.236767                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9280.376408                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    74.088052                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1771                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1726                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5628                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5585                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.004638                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.116947                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   243.127632                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2025.738251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   122.050760                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2499.692833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8375.677433                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.061467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1706                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1659                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5416                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5373                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.004465                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    58.742845                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000603                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   290.318315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1173.082770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   105.052422                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2191.112664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7306.039104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    58.702410                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1705                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1656                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5416                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5373                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.004464                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    50.998774                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   130.158744                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1261.349373                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    92.483119                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1630.720139                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6315.319703                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    50.954578                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.098814                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   102.536994                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000669                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 11985.584474                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          624                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          451                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          173                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000846                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   778.029234                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14982.810150                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5422.577478                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.758938                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   105.014181                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000853                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 18069.648666                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          766                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          600                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          166                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001278                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   820.303468                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14654.251388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000359                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8185.312286                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.316681                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    54.604691                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000769                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 23500.845698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          778                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          620                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          158                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001061                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   786.573853                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17198.904372                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16559.874380                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.652699                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   109.934389                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000792                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 28020.304886                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          904                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          755                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001227                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   801.608119                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16739.734541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19699.877615                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.372573                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    25.490611                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000985                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 21952.079599                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          953                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          804                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001562                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   793.748073                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 21054.891807                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 14012.039892                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.690410                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   102.691838                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000850                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 22643.972757                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          836                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          696                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          140                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001308                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   779.938451                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22686.581440                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16667.508378                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.527417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   102.642313                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000657                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 28132.090523                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses          663                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          491                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.000961                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   748.382916                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 15102.384669                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19501.694494                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.857890                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   105.373080                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.009687                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 28628.954779                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          121                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          806                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          611                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          195                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           23                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001123                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   789.639070                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 15549.963792                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21716.779426                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.983701                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   111.345537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 16745.185111                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          754                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          600                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          154                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001094                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   778.774929                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23303.356538                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11223.618262                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.821334                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   102.476812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000655                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 21182.830080                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          555                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          102                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001014                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   778.302875                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23786.788570                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000248                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13919.851107                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.901870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    79.826989                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000956                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 14833.074327                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          923                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          798                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          125                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001482                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   810.090048                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17278.158995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000385                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8027.930184                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.474033                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    73.027654                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000786                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 16977.833228                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          664                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001233                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   816.430494                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 16972.307102                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11062.369452                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.163091                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   102.362403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000483                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 20844.347529                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          538                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          424                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000752                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   769.797437                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20518.239601                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13917.559157                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   998.193907                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    65.636214                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000539                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 23696.678241                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          575                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          455                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          120                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000831                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   755.289138                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19835.712626                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16352.134205                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.573376                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    57.582770                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 17845.202315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          497                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          367                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          130                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000696                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   740.735703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19966.196091                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10822.392927                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.952120                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time     0.313450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000400                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 21523.799847                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          416                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          306                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          110                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000591                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   676.954479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19827.164556                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13694.309511                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         262199                      
system.ruby.latency_hist_seqr::mean          6.413392                      
system.ruby.latency_hist_seqr::gmean         1.221993                      
system.ruby.latency_hist_seqr::stdev        38.679283                      
system.ruby.latency_hist_seqr            |      261101     99.58%     99.58% |         942      0.36%     99.94% |          40      0.02%     99.96% |          13      0.00%     99.96% |          17      0.01%     99.97% |          86      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           262199                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11470                      
system.ruby.miss_latency_hist_seqr::mean   124.747690                      
system.ruby.miss_latency_hist_seqr::gmean    97.803576                      
system.ruby.miss_latency_hist_seqr::stdev   139.849374                      
system.ruby.miss_latency_hist_seqr       |       10372     90.43%     90.43% |         942      8.21%     98.64% |          40      0.35%     98.99% |          13      0.11%     99.10% |          17      0.15%     99.25% |          86      0.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11470                      
system.ruby.network.average_flit_latency    31.657683                      
system.ruby.network.average_flit_network_latency    28.527475                      
system.ruby.network.average_flit_queueing_latency     3.130208                      
system.ruby.network.average_flit_vnet_latency |   32.325662                       |   27.442101                       |   23.504464                      
system.ruby.network.average_flit_vqueue_latency |    6.900753                       |    1.799970                       |    1.026786                      
system.ruby.network.average_hops             2.919804                      
system.ruby.network.average_packet_latency    33.949099                      
system.ruby.network.average_packet_network_latency    29.059074                      
system.ruby.network.average_packet_queueing_latency     4.890026                      
system.ruby.network.average_packet_vnet_latency |   29.207828                       |   30.745908                       |   23.504464                      
system.ruby.network.average_packet_vqueue_latency |    9.492603                       |    1.611213                       |    1.026786                      
system.ruby.network.avg_link_utilization     0.340355                      
system.ruby.network.avg_vc_load          |    0.091650     26.93%     26.93% |    0.229368     67.39%     94.32% |    0.019337      5.68%    100.00%
system.ruby.network.avg_vc_load::total       0.340355                      
system.ruby.network.ext_in_link_utilization       110354                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       110354                      
system.ruby.network.flit_network_latency |      962141                       |     2033295                       |      152685                      
system.ruby.network.flit_queueing_latency |      205394                       |      133367                       |        6670                      
system.ruby.network.flits_injected       |       29764     26.97%     26.97% |       74094     67.14%     94.11% |        6496      5.89%    100.00%
system.ruby.network.flits_injected::total       110354                      
system.ruby.network.flits_received       |       29764     26.97%     26.97% |       74094     67.14%     94.11% |        6496      5.89%    100.00%
system.ruby.network.flits_received::total       110354                      
system.ruby.network.int_link_utilization       322212                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      568618                       |      604895                       |      152685                      
system.ruby.network.packet_queueing_latency |      184802                       |       31699                       |        6670                      
system.ruby.network.packets_injected     |       19468     42.66%     42.66% |       19674     43.11%     85.77% |        6496     14.23%    100.00%
system.ruby.network.packets_injected::total        45638                      
system.ruby.network.packets_received     |       19468     42.66%     42.66% |       19674     43.11%     85.77% |        6496     14.23%    100.00%
system.ruby.network.packets_received::total        45638                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        92996                      
system.ruby.network.routers00.buffer_writes        92996                      
system.ruby.network.routers00.crossbar_activity        92996                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        93010                      
system.ruby.network.routers00.sw_output_arbiter_activity        92996                      
system.ruby.network.routers01.buffer_reads        39393                      
system.ruby.network.routers01.buffer_writes        39393                      
system.ruby.network.routers01.crossbar_activity        39393                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        39401                      
system.ruby.network.routers01.sw_output_arbiter_activity        39393                      
system.ruby.network.routers02.buffer_reads        26684                      
system.ruby.network.routers02.buffer_writes        26684                      
system.ruby.network.routers02.crossbar_activity        26684                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26703                      
system.ruby.network.routers02.sw_output_arbiter_activity        26684                      
system.ruby.network.routers03.buffer_reads        15992                      
system.ruby.network.routers03.buffer_writes        15992                      
system.ruby.network.routers03.crossbar_activity        15992                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15998                      
system.ruby.network.routers03.sw_output_arbiter_activity        15992                      
system.ruby.network.routers04.buffer_reads        54084                      
system.ruby.network.routers04.buffer_writes        54084                      
system.ruby.network.routers04.crossbar_activity        54084                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        54091                      
system.ruby.network.routers04.sw_output_arbiter_activity        54084                      
system.ruby.network.routers05.buffer_reads        20072                      
system.ruby.network.routers05.buffer_writes        20072                      
system.ruby.network.routers05.crossbar_activity        20072                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20075                      
system.ruby.network.routers05.sw_output_arbiter_activity        20072                      
system.ruby.network.routers06.buffer_reads        14918                      
system.ruby.network.routers06.buffer_writes        14918                      
system.ruby.network.routers06.crossbar_activity        14918                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14921                      
system.ruby.network.routers06.sw_output_arbiter_activity        14918                      
system.ruby.network.routers07.buffer_reads        12184                      
system.ruby.network.routers07.buffer_writes        12184                      
system.ruby.network.routers07.crossbar_activity        12184                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        12190                      
system.ruby.network.routers07.sw_output_arbiter_activity        12184                      
system.ruby.network.routers08.buffer_reads        36685                      
system.ruby.network.routers08.buffer_writes        36685                      
system.ruby.network.routers08.crossbar_activity        36685                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        36690                      
system.ruby.network.routers08.sw_output_arbiter_activity        36685                      
system.ruby.network.routers09.buffer_reads        18083                      
system.ruby.network.routers09.buffer_writes        18083                      
system.ruby.network.routers09.crossbar_activity        18083                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        18091                      
system.ruby.network.routers09.sw_output_arbiter_activity        18083                      
system.ruby.network.routers10.buffer_reads        17235                      
system.ruby.network.routers10.buffer_writes        17235                      
system.ruby.network.routers10.crossbar_activity        17235                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        17240                      
system.ruby.network.routers10.sw_output_arbiter_activity        17235                      
system.ruby.network.routers11.buffer_reads        13144                      
system.ruby.network.routers11.buffer_writes        13144                      
system.ruby.network.routers11.crossbar_activity        13144                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        13152                      
system.ruby.network.routers11.sw_output_arbiter_activity        13144                      
system.ruby.network.routers12.buffer_reads        24515                      
system.ruby.network.routers12.buffer_writes        24515                      
system.ruby.network.routers12.crossbar_activity        24515                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24518                      
system.ruby.network.routers12.sw_output_arbiter_activity        24515                      
system.ruby.network.routers13.buffer_reads        19410                      
system.ruby.network.routers13.buffer_writes        19410                      
system.ruby.network.routers13.crossbar_activity        19410                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        19417                      
system.ruby.network.routers13.sw_output_arbiter_activity        19410                      
system.ruby.network.routers14.buffer_reads        15516                      
system.ruby.network.routers14.buffer_writes        15516                      
system.ruby.network.routers14.crossbar_activity        15516                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        15523                      
system.ruby.network.routers14.sw_output_arbiter_activity        15516                      
system.ruby.network.routers15.buffer_reads        11655                      
system.ruby.network.routers15.buffer_writes        11655                      
system.ruby.network.routers15.crossbar_activity        11655                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        11670                      
system.ruby.network.routers15.sw_output_arbiter_activity        11655                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       262207                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      262207    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       262207                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    797578000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
