// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/15/2022 02:56:08"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MinAbsAddSub (
	InA,
	R1,
	C,
	InB,
	R2,
	R3,
	InI0,
	InI1,
	O);
output 	[15:0] InA;
input 	[15:0] R1;
input 	[1:0] C;
output 	[15:0] InB;
input 	[15:0] R2;
input 	[15:0] R3;
output 	[15:0] InI0;
output 	[15:0] InI1;
output 	[15:0] O;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ;
wire \inst23~0_combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ;
wire \inst4|instMux8Bit0|instMux401|instOR0~0_combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ;
wire \inst4|instMux8Bit0|instMux401|instOR00~0_combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout ;
wire \inst4|instMux8Bit0|instMux400|instOR0~0_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ;
wire \inst4|instMux8Bit0|instMux400|instOR00~0_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout ;
wire \inst4|instMux8Bit00|instMux401|instOR2~0_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout ;
wire \inst4|instMux8Bit00|instMux401|instOR1~0_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ;
wire \inst4|instMux8Bit00|instMux401|instOR0~0_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ;
wire \inst4|instMux8Bit00|instMux401|instOR00~0_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ;
wire \inst4|instMux8Bit00|instMux400|instOR2~0_combout ;
wire \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ;
wire \inst4|instMux8Bit00|instMux400|instOR1~0_combout ;
wire \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ;
wire \inst4|instMux8Bit00|instMux400|instOR0~0_combout ;
wire \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ;
wire \inst23~1_combout ;
wire \inst2|instMux8Bit00|instMux400|instOR00~3_combout ;
wire \inst2|instMux8Bit00|instMux400|instOR00~4_combout ;
wire \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8_combout ;
wire \inst2|instMux8Bit00|instMux400|instOR0~0_combout ;
wire \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0_combout ;
wire \inst2|instMux8Bit00|instMux400|instOR1~0_combout ;
wire \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ;
wire \inst2|instMux8Bit00|instMux400|instOR2~2_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2_combout ;
wire \inst2|instMux8Bit00|instMux401|instOR00~0_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0_combout ;
wire \inst2|instMux8Bit00|instMux401|instOR0~0_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8_combout ;
wire \inst2|instMux8Bit00|instMux401|instOR1~0_combout ;
wire \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ;
wire \inst2|instMux8Bit00|instMux401|instOR2~2_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0_combout ;
wire \inst2|instMux8Bit0|instMux400|instOR00~0_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ;
wire \inst2|instMux8Bit0|instMux400|instOR0~2_combout ;
wire \inst4|instMux8Bit0|instMux400|instOR2~0_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0_combout ;
wire \inst2|instMux8Bit0|instMux400|instOR1~0_combout ;
wire \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~combout ;
wire \inst2|instMux8Bit0|instMux400|instOR2~2_combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ;
wire \inst2|instMux8Bit0|instMux401|instOR00~0_combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ;
wire \inst2|instMux8Bit0|instMux401|instOR0~2_combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ;
wire \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ;
wire \inst2|instMux8Bit0|instMux401|instOR1~2_combout ;
wire \inst2|instMux8Bit0|instMux401|instOR2~0_combout ;
wire \inst4|instMux8Bit00|instMux400|instOR00~0_combout ;
wire \inst4|instMux8Bit0|instMux400|instOR1~0_combout ;
wire \inst4|instMux8Bit0|instMux401|instOR1~0_combout ;
wire \inst4|instMux8Bit0|instMux401|instOR2~0_combout ;
wire \inst2|instMux8Bit00|instMux400|instOR00~2_combout ;
wire \inst31~0_combout ;
wire \inst28~combout ;
wire \inst3|instMux8Bit00|instMux400|instOR00~0_combout ;
wire \inst3|instMux8Bit00|instMux400|instOR0~0_combout ;
wire \inst3|instMux8Bit00|instMux400|instOR1~0_combout ;
wire \inst3|instMux8Bit00|instMux400|instOR2~0_combout ;
wire \inst3|instMux8Bit00|instMux401|instOR00~0_combout ;
wire \inst3|instMux8Bit00|instMux401|instOR0~0_combout ;
wire \inst3|instMux8Bit00|instMux401|instOR1~0_combout ;
wire \inst3|instMux8Bit00|instMux401|instOR2~0_combout ;
wire \inst3|instMux8Bit0|instMux400|instOR00~0_combout ;
wire \inst3|instMux8Bit0|instMux400|instOR0~0_combout ;
wire \inst3|instMux8Bit0|instMux400|instOR1~0_combout ;
wire \inst3|instMux8Bit0|instMux400|instOR2~0_combout ;
wire \inst3|instMux8Bit0|instMux401|instOR00~0_combout ;
wire \inst3|instMux8Bit0|instMux401|instOR0~0_combout ;
wire \inst3|instMux8Bit0|instMux401|instOR1~0_combout ;
wire \inst3|instMux8Bit0|instMux401|instOR2~0_combout ;
wire [15:0] \R2~combout ;
wire [1:0] \C~combout ;
wire [15:0] inst15;
wire [15:0] \R1~combout ;
wire [15:0] inst14;
wire [15:0] inst18;
wire [15:0] \R3~combout ;


cycloneii_lcell_comb \inst18[14] (
// Equation(s):
// inst18[14] = \C~combout [0] $ (\R1~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [14]),
	.cin(gnd),
	.combout(inst18[14]),
	.cout());
// synopsys translate_off
defparam \inst18[14] .lut_mask = 16'h0FF0;
defparam \inst18[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[13] (
// Equation(s):
// inst18[13] = \C~combout [0] $ (\R1~combout [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [13]),
	.cin(gnd),
	.combout(inst18[13]),
	.cout());
// synopsys translate_off
defparam \inst18[13] .lut_mask = 16'h0FF0;
defparam \inst18[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[11] (
// Equation(s):
// inst18[11] = \C~combout [0] $ (\R1~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [11]),
	.cin(gnd),
	.combout(inst18[11]),
	.cout());
// synopsys translate_off
defparam \inst18[11] .lut_mask = 16'h0FF0;
defparam \inst18[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[10] (
// Equation(s):
// inst18[10] = \C~combout [0] $ (\R1~combout [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [10]),
	.cin(gnd),
	.combout(inst18[10]),
	.cout());
// synopsys translate_off
defparam \inst18[10] .lut_mask = 16'h0FF0;
defparam \inst18[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[9] (
// Equation(s):
// inst18[9] = \C~combout [0] $ (\R1~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [9]),
	.cin(gnd),
	.combout(inst18[9]),
	.cout());
// synopsys translate_off
defparam \inst18[9] .lut_mask = 16'h0FF0;
defparam \inst18[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[7] (
// Equation(s):
// inst18[7] = \C~combout [0] $ (\R1~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [7]),
	.cin(gnd),
	.combout(inst18[7]),
	.cout());
// synopsys translate_off
defparam \inst18[7] .lut_mask = 16'h0FF0;
defparam \inst18[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[3] (
// Equation(s):
// inst18[3] = \C~combout [0] $ (\R1~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [3]),
	.cin(gnd),
	.combout(inst18[3]),
	.cout());
// synopsys translate_off
defparam \inst18[3] .lut_mask = 16'h0FF0;
defparam \inst18[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[15]));
// synopsys translate_off
defparam \R1[15]~I .input_async_reset = "none";
defparam \R1[15]~I .input_power_up = "low";
defparam \R1[15]~I .input_register_mode = "none";
defparam \R1[15]~I .input_sync_reset = "none";
defparam \R1[15]~I .oe_async_reset = "none";
defparam \R1[15]~I .oe_power_up = "low";
defparam \R1[15]~I .oe_register_mode = "none";
defparam \R1[15]~I .oe_sync_reset = "none";
defparam \R1[15]~I .operation_mode = "input";
defparam \R1[15]~I .output_async_reset = "none";
defparam \R1[15]~I .output_power_up = "low";
defparam \R1[15]~I .output_register_mode = "none";
defparam \R1[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\C~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[0]));
// synopsys translate_off
defparam \C[0]~I .input_async_reset = "none";
defparam \C[0]~I .input_power_up = "low";
defparam \C[0]~I .input_register_mode = "none";
defparam \C[0]~I .input_sync_reset = "none";
defparam \C[0]~I .oe_async_reset = "none";
defparam \C[0]~I .oe_power_up = "low";
defparam \C[0]~I .oe_register_mode = "none";
defparam \C[0]~I .oe_sync_reset = "none";
defparam \C[0]~I .operation_mode = "input";
defparam \C[0]~I .output_async_reset = "none";
defparam \C[0]~I .output_power_up = "low";
defparam \C[0]~I .output_register_mode = "none";
defparam \C[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \C[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\C~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C[1]));
// synopsys translate_off
defparam \C[1]~I .input_async_reset = "none";
defparam \C[1]~I .input_power_up = "low";
defparam \C[1]~I .input_register_mode = "none";
defparam \C[1]~I .input_sync_reset = "none";
defparam \C[1]~I .oe_async_reset = "none";
defparam \C[1]~I .oe_power_up = "low";
defparam \C[1]~I .oe_register_mode = "none";
defparam \C[1]~I .oe_sync_reset = "none";
defparam \C[1]~I .operation_mode = "input";
defparam \C[1]~I .output_async_reset = "none";
defparam \C[1]~I .output_power_up = "low";
defparam \C[1]~I .output_register_mode = "none";
defparam \C[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[15] (
// Equation(s):
// inst15[15] = (\R1~combout [15] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [15] & (!\C~combout [0]))

	.dataa(\R1~combout [15]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[15]),
	.cout());
// synopsys translate_off
defparam \inst15[15] .lut_mask = 16'h99BB;
defparam \inst15[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[14]));
// synopsys translate_off
defparam \R1[14]~I .input_async_reset = "none";
defparam \R1[14]~I .input_power_up = "low";
defparam \R1[14]~I .input_register_mode = "none";
defparam \R1[14]~I .input_sync_reset = "none";
defparam \R1[14]~I .oe_async_reset = "none";
defparam \R1[14]~I .oe_power_up = "low";
defparam \R1[14]~I .oe_register_mode = "none";
defparam \R1[14]~I .oe_sync_reset = "none";
defparam \R1[14]~I .operation_mode = "input";
defparam \R1[14]~I .output_async_reset = "none";
defparam \R1[14]~I .output_power_up = "low";
defparam \R1[14]~I .output_register_mode = "none";
defparam \R1[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[14] (
// Equation(s):
// inst15[14] = (\R1~combout [14] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [14] & (!\C~combout [0]))

	.dataa(\R1~combout [14]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[14]),
	.cout());
// synopsys translate_off
defparam \inst15[14] .lut_mask = 16'h99BB;
defparam \inst15[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[13]));
// synopsys translate_off
defparam \R1[13]~I .input_async_reset = "none";
defparam \R1[13]~I .input_power_up = "low";
defparam \R1[13]~I .input_register_mode = "none";
defparam \R1[13]~I .input_sync_reset = "none";
defparam \R1[13]~I .oe_async_reset = "none";
defparam \R1[13]~I .oe_power_up = "low";
defparam \R1[13]~I .oe_register_mode = "none";
defparam \R1[13]~I .oe_sync_reset = "none";
defparam \R1[13]~I .operation_mode = "input";
defparam \R1[13]~I .output_async_reset = "none";
defparam \R1[13]~I .output_power_up = "low";
defparam \R1[13]~I .output_register_mode = "none";
defparam \R1[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[13] (
// Equation(s):
// inst15[13] = (\R1~combout [13] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [13] & (!\C~combout [0]))

	.dataa(\R1~combout [13]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[13]),
	.cout());
// synopsys translate_off
defparam \inst15[13] .lut_mask = 16'h99BB;
defparam \inst15[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[12]));
// synopsys translate_off
defparam \R1[12]~I .input_async_reset = "none";
defparam \R1[12]~I .input_power_up = "low";
defparam \R1[12]~I .input_register_mode = "none";
defparam \R1[12]~I .input_sync_reset = "none";
defparam \R1[12]~I .oe_async_reset = "none";
defparam \R1[12]~I .oe_power_up = "low";
defparam \R1[12]~I .oe_register_mode = "none";
defparam \R1[12]~I .oe_sync_reset = "none";
defparam \R1[12]~I .operation_mode = "input";
defparam \R1[12]~I .output_async_reset = "none";
defparam \R1[12]~I .output_power_up = "low";
defparam \R1[12]~I .output_register_mode = "none";
defparam \R1[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[12] (
// Equation(s):
// inst15[12] = (\R1~combout [12] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [12] & (!\C~combout [0]))

	.dataa(\R1~combout [12]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[12]),
	.cout());
// synopsys translate_off
defparam \inst15[12] .lut_mask = 16'h99BB;
defparam \inst15[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[11]));
// synopsys translate_off
defparam \R1[11]~I .input_async_reset = "none";
defparam \R1[11]~I .input_power_up = "low";
defparam \R1[11]~I .input_register_mode = "none";
defparam \R1[11]~I .input_sync_reset = "none";
defparam \R1[11]~I .oe_async_reset = "none";
defparam \R1[11]~I .oe_power_up = "low";
defparam \R1[11]~I .oe_register_mode = "none";
defparam \R1[11]~I .oe_sync_reset = "none";
defparam \R1[11]~I .operation_mode = "input";
defparam \R1[11]~I .output_async_reset = "none";
defparam \R1[11]~I .output_power_up = "low";
defparam \R1[11]~I .output_register_mode = "none";
defparam \R1[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[11] (
// Equation(s):
// inst15[11] = (\R1~combout [11] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [11] & (!\C~combout [0]))

	.dataa(\R1~combout [11]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[11]),
	.cout());
// synopsys translate_off
defparam \inst15[11] .lut_mask = 16'h99BB;
defparam \inst15[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[10]));
// synopsys translate_off
defparam \R1[10]~I .input_async_reset = "none";
defparam \R1[10]~I .input_power_up = "low";
defparam \R1[10]~I .input_register_mode = "none";
defparam \R1[10]~I .input_sync_reset = "none";
defparam \R1[10]~I .oe_async_reset = "none";
defparam \R1[10]~I .oe_power_up = "low";
defparam \R1[10]~I .oe_register_mode = "none";
defparam \R1[10]~I .oe_sync_reset = "none";
defparam \R1[10]~I .operation_mode = "input";
defparam \R1[10]~I .output_async_reset = "none";
defparam \R1[10]~I .output_power_up = "low";
defparam \R1[10]~I .output_register_mode = "none";
defparam \R1[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[10] (
// Equation(s):
// inst15[10] = (\R1~combout [10] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [10] & (!\C~combout [0]))

	.dataa(\R1~combout [10]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[10]),
	.cout());
// synopsys translate_off
defparam \inst15[10] .lut_mask = 16'h99BB;
defparam \inst15[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[9]));
// synopsys translate_off
defparam \R1[9]~I .input_async_reset = "none";
defparam \R1[9]~I .input_power_up = "low";
defparam \R1[9]~I .input_register_mode = "none";
defparam \R1[9]~I .input_sync_reset = "none";
defparam \R1[9]~I .oe_async_reset = "none";
defparam \R1[9]~I .oe_power_up = "low";
defparam \R1[9]~I .oe_register_mode = "none";
defparam \R1[9]~I .oe_sync_reset = "none";
defparam \R1[9]~I .operation_mode = "input";
defparam \R1[9]~I .output_async_reset = "none";
defparam \R1[9]~I .output_power_up = "low";
defparam \R1[9]~I .output_register_mode = "none";
defparam \R1[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[9] (
// Equation(s):
// inst15[9] = (\R1~combout [9] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [9] & (!\C~combout [0]))

	.dataa(\R1~combout [9]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[9]),
	.cout());
// synopsys translate_off
defparam \inst15[9] .lut_mask = 16'h99BB;
defparam \inst15[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[8]));
// synopsys translate_off
defparam \R1[8]~I .input_async_reset = "none";
defparam \R1[8]~I .input_power_up = "low";
defparam \R1[8]~I .input_register_mode = "none";
defparam \R1[8]~I .input_sync_reset = "none";
defparam \R1[8]~I .oe_async_reset = "none";
defparam \R1[8]~I .oe_power_up = "low";
defparam \R1[8]~I .oe_register_mode = "none";
defparam \R1[8]~I .oe_sync_reset = "none";
defparam \R1[8]~I .operation_mode = "input";
defparam \R1[8]~I .output_async_reset = "none";
defparam \R1[8]~I .output_power_up = "low";
defparam \R1[8]~I .output_register_mode = "none";
defparam \R1[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[8] (
// Equation(s):
// inst15[8] = (\R1~combout [8] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [8] & (!\C~combout [0]))

	.dataa(\R1~combout [8]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[8]),
	.cout());
// synopsys translate_off
defparam \inst15[8] .lut_mask = 16'h99BB;
defparam \inst15[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[7]));
// synopsys translate_off
defparam \R1[7]~I .input_async_reset = "none";
defparam \R1[7]~I .input_power_up = "low";
defparam \R1[7]~I .input_register_mode = "none";
defparam \R1[7]~I .input_sync_reset = "none";
defparam \R1[7]~I .oe_async_reset = "none";
defparam \R1[7]~I .oe_power_up = "low";
defparam \R1[7]~I .oe_register_mode = "none";
defparam \R1[7]~I .oe_sync_reset = "none";
defparam \R1[7]~I .operation_mode = "input";
defparam \R1[7]~I .output_async_reset = "none";
defparam \R1[7]~I .output_power_up = "low";
defparam \R1[7]~I .output_register_mode = "none";
defparam \R1[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[7] (
// Equation(s):
// inst15[7] = (\R1~combout [7] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [7] & (!\C~combout [0]))

	.dataa(\R1~combout [7]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[7]),
	.cout());
// synopsys translate_off
defparam \inst15[7] .lut_mask = 16'h99BB;
defparam \inst15[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[6]));
// synopsys translate_off
defparam \R1[6]~I .input_async_reset = "none";
defparam \R1[6]~I .input_power_up = "low";
defparam \R1[6]~I .input_register_mode = "none";
defparam \R1[6]~I .input_sync_reset = "none";
defparam \R1[6]~I .oe_async_reset = "none";
defparam \R1[6]~I .oe_power_up = "low";
defparam \R1[6]~I .oe_register_mode = "none";
defparam \R1[6]~I .oe_sync_reset = "none";
defparam \R1[6]~I .operation_mode = "input";
defparam \R1[6]~I .output_async_reset = "none";
defparam \R1[6]~I .output_power_up = "low";
defparam \R1[6]~I .output_register_mode = "none";
defparam \R1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[6] (
// Equation(s):
// inst15[6] = (\R1~combout [6] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [6] & (!\C~combout [0]))

	.dataa(\R1~combout [6]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[6]),
	.cout());
// synopsys translate_off
defparam \inst15[6] .lut_mask = 16'h99BB;
defparam \inst15[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[5]));
// synopsys translate_off
defparam \R1[5]~I .input_async_reset = "none";
defparam \R1[5]~I .input_power_up = "low";
defparam \R1[5]~I .input_register_mode = "none";
defparam \R1[5]~I .input_sync_reset = "none";
defparam \R1[5]~I .oe_async_reset = "none";
defparam \R1[5]~I .oe_power_up = "low";
defparam \R1[5]~I .oe_register_mode = "none";
defparam \R1[5]~I .oe_sync_reset = "none";
defparam \R1[5]~I .operation_mode = "input";
defparam \R1[5]~I .output_async_reset = "none";
defparam \R1[5]~I .output_power_up = "low";
defparam \R1[5]~I .output_register_mode = "none";
defparam \R1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[5] (
// Equation(s):
// inst15[5] = (\R1~combout [5] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [5] & (!\C~combout [0]))

	.dataa(\R1~combout [5]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[5]),
	.cout());
// synopsys translate_off
defparam \inst15[5] .lut_mask = 16'h99BB;
defparam \inst15[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[4]));
// synopsys translate_off
defparam \R1[4]~I .input_async_reset = "none";
defparam \R1[4]~I .input_power_up = "low";
defparam \R1[4]~I .input_register_mode = "none";
defparam \R1[4]~I .input_sync_reset = "none";
defparam \R1[4]~I .oe_async_reset = "none";
defparam \R1[4]~I .oe_power_up = "low";
defparam \R1[4]~I .oe_register_mode = "none";
defparam \R1[4]~I .oe_sync_reset = "none";
defparam \R1[4]~I .operation_mode = "input";
defparam \R1[4]~I .output_async_reset = "none";
defparam \R1[4]~I .output_power_up = "low";
defparam \R1[4]~I .output_register_mode = "none";
defparam \R1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[4] (
// Equation(s):
// inst15[4] = (\R1~combout [4] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [4] & (!\C~combout [0]))

	.dataa(\R1~combout [4]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[4]),
	.cout());
// synopsys translate_off
defparam \inst15[4] .lut_mask = 16'h99BB;
defparam \inst15[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "input";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[3] (
// Equation(s):
// inst15[3] = (\R1~combout [3] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [3] & (!\C~combout [0]))

	.dataa(\R1~combout [3]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[3]),
	.cout());
// synopsys translate_off
defparam \inst15[3] .lut_mask = 16'h99BB;
defparam \inst15[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "input";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[2] (
// Equation(s):
// inst15[2] = (\R1~combout [2] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [2] & (!\C~combout [0]))

	.dataa(\R1~combout [2]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[2]),
	.cout());
// synopsys translate_off
defparam \inst15[2] .lut_mask = 16'h99BB;
defparam \inst15[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "input";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[1] (
// Equation(s):
// inst15[1] = (\R1~combout [1] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [1] & (!\C~combout [0]))

	.dataa(\R1~combout [1]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[1]),
	.cout());
// synopsys translate_off
defparam \inst15[1] .lut_mask = 16'h99BB;
defparam \inst15[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "input";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst15[0] (
// Equation(s):
// inst15[0] = (\R1~combout [0] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [0] & (!\C~combout [0]))

	.dataa(\R1~combout [0]),
	.datab(\C~combout [0]),
	.datac(vcc),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(inst15[0]),
	.cout());
// synopsys translate_off
defparam \inst15[0] .lut_mask = 16'h99BB;
defparam \inst15[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[15]));
// synopsys translate_off
defparam \R3[15]~I .input_async_reset = "none";
defparam \R3[15]~I .input_power_up = "low";
defparam \R3[15]~I .input_register_mode = "none";
defparam \R3[15]~I .input_sync_reset = "none";
defparam \R3[15]~I .oe_async_reset = "none";
defparam \R3[15]~I .oe_power_up = "low";
defparam \R3[15]~I .oe_register_mode = "none";
defparam \R3[15]~I .oe_sync_reset = "none";
defparam \R3[15]~I .operation_mode = "input";
defparam \R3[15]~I .output_async_reset = "none";
defparam \R3[15]~I .output_power_up = "low";
defparam \R3[15]~I .output_register_mode = "none";
defparam \R3[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[15]));
// synopsys translate_off
defparam \R2[15]~I .input_async_reset = "none";
defparam \R2[15]~I .input_power_up = "low";
defparam \R2[15]~I .input_register_mode = "none";
defparam \R2[15]~I .input_sync_reset = "none";
defparam \R2[15]~I .oe_async_reset = "none";
defparam \R2[15]~I .oe_power_up = "low";
defparam \R2[15]~I .oe_register_mode = "none";
defparam \R2[15]~I .oe_sync_reset = "none";
defparam \R2[15]~I .operation_mode = "input";
defparam \R2[15]~I .output_async_reset = "none";
defparam \R2[15]~I .output_power_up = "low";
defparam \R2[15]~I .output_register_mode = "none";
defparam \R2[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[15] (
// Equation(s):
// inst14[15] = (\C~combout [0] & (((!\R2~combout [15])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [15])) # (!\C~combout [1] & ((\R2~combout [15])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [15]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [15]),
	.cin(gnd),
	.combout(inst14[15]),
	.cout());
// synopsys translate_off
defparam \inst14[15] .lut_mask = 16'h07F2;
defparam \inst14[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[14]));
// synopsys translate_off
defparam \R3[14]~I .input_async_reset = "none";
defparam \R3[14]~I .input_power_up = "low";
defparam \R3[14]~I .input_register_mode = "none";
defparam \R3[14]~I .input_sync_reset = "none";
defparam \R3[14]~I .oe_async_reset = "none";
defparam \R3[14]~I .oe_power_up = "low";
defparam \R3[14]~I .oe_register_mode = "none";
defparam \R3[14]~I .oe_sync_reset = "none";
defparam \R3[14]~I .operation_mode = "input";
defparam \R3[14]~I .output_async_reset = "none";
defparam \R3[14]~I .output_power_up = "low";
defparam \R3[14]~I .output_register_mode = "none";
defparam \R3[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[14]));
// synopsys translate_off
defparam \R2[14]~I .input_async_reset = "none";
defparam \R2[14]~I .input_power_up = "low";
defparam \R2[14]~I .input_register_mode = "none";
defparam \R2[14]~I .input_sync_reset = "none";
defparam \R2[14]~I .oe_async_reset = "none";
defparam \R2[14]~I .oe_power_up = "low";
defparam \R2[14]~I .oe_register_mode = "none";
defparam \R2[14]~I .oe_sync_reset = "none";
defparam \R2[14]~I .operation_mode = "input";
defparam \R2[14]~I .output_async_reset = "none";
defparam \R2[14]~I .output_power_up = "low";
defparam \R2[14]~I .output_register_mode = "none";
defparam \R2[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[14] (
// Equation(s):
// inst14[14] = (\C~combout [0] & (((!\R2~combout [14])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [14])) # (!\C~combout [1] & ((\R2~combout [14])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [14]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [14]),
	.cin(gnd),
	.combout(inst14[14]),
	.cout());
// synopsys translate_off
defparam \inst14[14] .lut_mask = 16'h07F2;
defparam \inst14[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[13]));
// synopsys translate_off
defparam \R3[13]~I .input_async_reset = "none";
defparam \R3[13]~I .input_power_up = "low";
defparam \R3[13]~I .input_register_mode = "none";
defparam \R3[13]~I .input_sync_reset = "none";
defparam \R3[13]~I .oe_async_reset = "none";
defparam \R3[13]~I .oe_power_up = "low";
defparam \R3[13]~I .oe_register_mode = "none";
defparam \R3[13]~I .oe_sync_reset = "none";
defparam \R3[13]~I .operation_mode = "input";
defparam \R3[13]~I .output_async_reset = "none";
defparam \R3[13]~I .output_power_up = "low";
defparam \R3[13]~I .output_register_mode = "none";
defparam \R3[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[13]));
// synopsys translate_off
defparam \R2[13]~I .input_async_reset = "none";
defparam \R2[13]~I .input_power_up = "low";
defparam \R2[13]~I .input_register_mode = "none";
defparam \R2[13]~I .input_sync_reset = "none";
defparam \R2[13]~I .oe_async_reset = "none";
defparam \R2[13]~I .oe_power_up = "low";
defparam \R2[13]~I .oe_register_mode = "none";
defparam \R2[13]~I .oe_sync_reset = "none";
defparam \R2[13]~I .operation_mode = "input";
defparam \R2[13]~I .output_async_reset = "none";
defparam \R2[13]~I .output_power_up = "low";
defparam \R2[13]~I .output_register_mode = "none";
defparam \R2[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[13] (
// Equation(s):
// inst14[13] = (\C~combout [0] & (((!\R2~combout [13])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [13])) # (!\C~combout [1] & ((\R2~combout [13])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [13]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [13]),
	.cin(gnd),
	.combout(inst14[13]),
	.cout());
// synopsys translate_off
defparam \inst14[13] .lut_mask = 16'h07F2;
defparam \inst14[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[12]));
// synopsys translate_off
defparam \R3[12]~I .input_async_reset = "none";
defparam \R3[12]~I .input_power_up = "low";
defparam \R3[12]~I .input_register_mode = "none";
defparam \R3[12]~I .input_sync_reset = "none";
defparam \R3[12]~I .oe_async_reset = "none";
defparam \R3[12]~I .oe_power_up = "low";
defparam \R3[12]~I .oe_register_mode = "none";
defparam \R3[12]~I .oe_sync_reset = "none";
defparam \R3[12]~I .operation_mode = "input";
defparam \R3[12]~I .output_async_reset = "none";
defparam \R3[12]~I .output_power_up = "low";
defparam \R3[12]~I .output_register_mode = "none";
defparam \R3[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[12]));
// synopsys translate_off
defparam \R2[12]~I .input_async_reset = "none";
defparam \R2[12]~I .input_power_up = "low";
defparam \R2[12]~I .input_register_mode = "none";
defparam \R2[12]~I .input_sync_reset = "none";
defparam \R2[12]~I .oe_async_reset = "none";
defparam \R2[12]~I .oe_power_up = "low";
defparam \R2[12]~I .oe_register_mode = "none";
defparam \R2[12]~I .oe_sync_reset = "none";
defparam \R2[12]~I .operation_mode = "input";
defparam \R2[12]~I .output_async_reset = "none";
defparam \R2[12]~I .output_power_up = "low";
defparam \R2[12]~I .output_register_mode = "none";
defparam \R2[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[12] (
// Equation(s):
// inst14[12] = (\C~combout [0] & (((!\R2~combout [12])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [12])) # (!\C~combout [1] & ((\R2~combout [12])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [12]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [12]),
	.cin(gnd),
	.combout(inst14[12]),
	.cout());
// synopsys translate_off
defparam \inst14[12] .lut_mask = 16'h07F2;
defparam \inst14[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[11]));
// synopsys translate_off
defparam \R3[11]~I .input_async_reset = "none";
defparam \R3[11]~I .input_power_up = "low";
defparam \R3[11]~I .input_register_mode = "none";
defparam \R3[11]~I .input_sync_reset = "none";
defparam \R3[11]~I .oe_async_reset = "none";
defparam \R3[11]~I .oe_power_up = "low";
defparam \R3[11]~I .oe_register_mode = "none";
defparam \R3[11]~I .oe_sync_reset = "none";
defparam \R3[11]~I .operation_mode = "input";
defparam \R3[11]~I .output_async_reset = "none";
defparam \R3[11]~I .output_power_up = "low";
defparam \R3[11]~I .output_register_mode = "none";
defparam \R3[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[11]));
// synopsys translate_off
defparam \R2[11]~I .input_async_reset = "none";
defparam \R2[11]~I .input_power_up = "low";
defparam \R2[11]~I .input_register_mode = "none";
defparam \R2[11]~I .input_sync_reset = "none";
defparam \R2[11]~I .oe_async_reset = "none";
defparam \R2[11]~I .oe_power_up = "low";
defparam \R2[11]~I .oe_register_mode = "none";
defparam \R2[11]~I .oe_sync_reset = "none";
defparam \R2[11]~I .operation_mode = "input";
defparam \R2[11]~I .output_async_reset = "none";
defparam \R2[11]~I .output_power_up = "low";
defparam \R2[11]~I .output_register_mode = "none";
defparam \R2[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[11] (
// Equation(s):
// inst14[11] = (\C~combout [0] & (((!\R2~combout [11])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [11])) # (!\C~combout [1] & ((\R2~combout [11])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [11]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [11]),
	.cin(gnd),
	.combout(inst14[11]),
	.cout());
// synopsys translate_off
defparam \inst14[11] .lut_mask = 16'h07F2;
defparam \inst14[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[10]));
// synopsys translate_off
defparam \R3[10]~I .input_async_reset = "none";
defparam \R3[10]~I .input_power_up = "low";
defparam \R3[10]~I .input_register_mode = "none";
defparam \R3[10]~I .input_sync_reset = "none";
defparam \R3[10]~I .oe_async_reset = "none";
defparam \R3[10]~I .oe_power_up = "low";
defparam \R3[10]~I .oe_register_mode = "none";
defparam \R3[10]~I .oe_sync_reset = "none";
defparam \R3[10]~I .operation_mode = "input";
defparam \R3[10]~I .output_async_reset = "none";
defparam \R3[10]~I .output_power_up = "low";
defparam \R3[10]~I .output_register_mode = "none";
defparam \R3[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[10]));
// synopsys translate_off
defparam \R2[10]~I .input_async_reset = "none";
defparam \R2[10]~I .input_power_up = "low";
defparam \R2[10]~I .input_register_mode = "none";
defparam \R2[10]~I .input_sync_reset = "none";
defparam \R2[10]~I .oe_async_reset = "none";
defparam \R2[10]~I .oe_power_up = "low";
defparam \R2[10]~I .oe_register_mode = "none";
defparam \R2[10]~I .oe_sync_reset = "none";
defparam \R2[10]~I .operation_mode = "input";
defparam \R2[10]~I .output_async_reset = "none";
defparam \R2[10]~I .output_power_up = "low";
defparam \R2[10]~I .output_register_mode = "none";
defparam \R2[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[10] (
// Equation(s):
// inst14[10] = (\C~combout [0] & (((!\R2~combout [10])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [10])) # (!\C~combout [1] & ((\R2~combout [10])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [10]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [10]),
	.cin(gnd),
	.combout(inst14[10]),
	.cout());
// synopsys translate_off
defparam \inst14[10] .lut_mask = 16'h07F2;
defparam \inst14[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[9]));
// synopsys translate_off
defparam \R3[9]~I .input_async_reset = "none";
defparam \R3[9]~I .input_power_up = "low";
defparam \R3[9]~I .input_register_mode = "none";
defparam \R3[9]~I .input_sync_reset = "none";
defparam \R3[9]~I .oe_async_reset = "none";
defparam \R3[9]~I .oe_power_up = "low";
defparam \R3[9]~I .oe_register_mode = "none";
defparam \R3[9]~I .oe_sync_reset = "none";
defparam \R3[9]~I .operation_mode = "input";
defparam \R3[9]~I .output_async_reset = "none";
defparam \R3[9]~I .output_power_up = "low";
defparam \R3[9]~I .output_register_mode = "none";
defparam \R3[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[9]));
// synopsys translate_off
defparam \R2[9]~I .input_async_reset = "none";
defparam \R2[9]~I .input_power_up = "low";
defparam \R2[9]~I .input_register_mode = "none";
defparam \R2[9]~I .input_sync_reset = "none";
defparam \R2[9]~I .oe_async_reset = "none";
defparam \R2[9]~I .oe_power_up = "low";
defparam \R2[9]~I .oe_register_mode = "none";
defparam \R2[9]~I .oe_sync_reset = "none";
defparam \R2[9]~I .operation_mode = "input";
defparam \R2[9]~I .output_async_reset = "none";
defparam \R2[9]~I .output_power_up = "low";
defparam \R2[9]~I .output_register_mode = "none";
defparam \R2[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[9] (
// Equation(s):
// inst14[9] = (\C~combout [0] & (((!\R2~combout [9])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [9])) # (!\C~combout [1] & ((\R2~combout [9])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [9]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [9]),
	.cin(gnd),
	.combout(inst14[9]),
	.cout());
// synopsys translate_off
defparam \inst14[9] .lut_mask = 16'h07F2;
defparam \inst14[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[8]));
// synopsys translate_off
defparam \R3[8]~I .input_async_reset = "none";
defparam \R3[8]~I .input_power_up = "low";
defparam \R3[8]~I .input_register_mode = "none";
defparam \R3[8]~I .input_sync_reset = "none";
defparam \R3[8]~I .oe_async_reset = "none";
defparam \R3[8]~I .oe_power_up = "low";
defparam \R3[8]~I .oe_register_mode = "none";
defparam \R3[8]~I .oe_sync_reset = "none";
defparam \R3[8]~I .operation_mode = "input";
defparam \R3[8]~I .output_async_reset = "none";
defparam \R3[8]~I .output_power_up = "low";
defparam \R3[8]~I .output_register_mode = "none";
defparam \R3[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[8]));
// synopsys translate_off
defparam \R2[8]~I .input_async_reset = "none";
defparam \R2[8]~I .input_power_up = "low";
defparam \R2[8]~I .input_register_mode = "none";
defparam \R2[8]~I .input_sync_reset = "none";
defparam \R2[8]~I .oe_async_reset = "none";
defparam \R2[8]~I .oe_power_up = "low";
defparam \R2[8]~I .oe_register_mode = "none";
defparam \R2[8]~I .oe_sync_reset = "none";
defparam \R2[8]~I .operation_mode = "input";
defparam \R2[8]~I .output_async_reset = "none";
defparam \R2[8]~I .output_power_up = "low";
defparam \R2[8]~I .output_register_mode = "none";
defparam \R2[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[8] (
// Equation(s):
// inst14[8] = (\C~combout [0] & (((!\R2~combout [8])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [8])) # (!\C~combout [1] & ((\R2~combout [8])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [8]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [8]),
	.cin(gnd),
	.combout(inst14[8]),
	.cout());
// synopsys translate_off
defparam \inst14[8] .lut_mask = 16'h07F2;
defparam \inst14[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[7]));
// synopsys translate_off
defparam \R3[7]~I .input_async_reset = "none";
defparam \R3[7]~I .input_power_up = "low";
defparam \R3[7]~I .input_register_mode = "none";
defparam \R3[7]~I .input_sync_reset = "none";
defparam \R3[7]~I .oe_async_reset = "none";
defparam \R3[7]~I .oe_power_up = "low";
defparam \R3[7]~I .oe_register_mode = "none";
defparam \R3[7]~I .oe_sync_reset = "none";
defparam \R3[7]~I .operation_mode = "input";
defparam \R3[7]~I .output_async_reset = "none";
defparam \R3[7]~I .output_power_up = "low";
defparam \R3[7]~I .output_register_mode = "none";
defparam \R3[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[7]));
// synopsys translate_off
defparam \R2[7]~I .input_async_reset = "none";
defparam \R2[7]~I .input_power_up = "low";
defparam \R2[7]~I .input_register_mode = "none";
defparam \R2[7]~I .input_sync_reset = "none";
defparam \R2[7]~I .oe_async_reset = "none";
defparam \R2[7]~I .oe_power_up = "low";
defparam \R2[7]~I .oe_register_mode = "none";
defparam \R2[7]~I .oe_sync_reset = "none";
defparam \R2[7]~I .operation_mode = "input";
defparam \R2[7]~I .output_async_reset = "none";
defparam \R2[7]~I .output_power_up = "low";
defparam \R2[7]~I .output_register_mode = "none";
defparam \R2[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[7] (
// Equation(s):
// inst14[7] = (\C~combout [0] & (((!\R2~combout [7])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [7])) # (!\C~combout [1] & ((\R2~combout [7])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [7]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [7]),
	.cin(gnd),
	.combout(inst14[7]),
	.cout());
// synopsys translate_off
defparam \inst14[7] .lut_mask = 16'h07F2;
defparam \inst14[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[6]));
// synopsys translate_off
defparam \R3[6]~I .input_async_reset = "none";
defparam \R3[6]~I .input_power_up = "low";
defparam \R3[6]~I .input_register_mode = "none";
defparam \R3[6]~I .input_sync_reset = "none";
defparam \R3[6]~I .oe_async_reset = "none";
defparam \R3[6]~I .oe_power_up = "low";
defparam \R3[6]~I .oe_register_mode = "none";
defparam \R3[6]~I .oe_sync_reset = "none";
defparam \R3[6]~I .operation_mode = "input";
defparam \R3[6]~I .output_async_reset = "none";
defparam \R3[6]~I .output_power_up = "low";
defparam \R3[6]~I .output_register_mode = "none";
defparam \R3[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[6]));
// synopsys translate_off
defparam \R2[6]~I .input_async_reset = "none";
defparam \R2[6]~I .input_power_up = "low";
defparam \R2[6]~I .input_register_mode = "none";
defparam \R2[6]~I .input_sync_reset = "none";
defparam \R2[6]~I .oe_async_reset = "none";
defparam \R2[6]~I .oe_power_up = "low";
defparam \R2[6]~I .oe_register_mode = "none";
defparam \R2[6]~I .oe_sync_reset = "none";
defparam \R2[6]~I .operation_mode = "input";
defparam \R2[6]~I .output_async_reset = "none";
defparam \R2[6]~I .output_power_up = "low";
defparam \R2[6]~I .output_register_mode = "none";
defparam \R2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[6] (
// Equation(s):
// inst14[6] = (\C~combout [0] & (((!\R2~combout [6])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [6])) # (!\C~combout [1] & ((\R2~combout [6])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [6]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [6]),
	.cin(gnd),
	.combout(inst14[6]),
	.cout());
// synopsys translate_off
defparam \inst14[6] .lut_mask = 16'h07F2;
defparam \inst14[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[5]));
// synopsys translate_off
defparam \R3[5]~I .input_async_reset = "none";
defparam \R3[5]~I .input_power_up = "low";
defparam \R3[5]~I .input_register_mode = "none";
defparam \R3[5]~I .input_sync_reset = "none";
defparam \R3[5]~I .oe_async_reset = "none";
defparam \R3[5]~I .oe_power_up = "low";
defparam \R3[5]~I .oe_register_mode = "none";
defparam \R3[5]~I .oe_sync_reset = "none";
defparam \R3[5]~I .operation_mode = "input";
defparam \R3[5]~I .output_async_reset = "none";
defparam \R3[5]~I .output_power_up = "low";
defparam \R3[5]~I .output_register_mode = "none";
defparam \R3[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[5]));
// synopsys translate_off
defparam \R2[5]~I .input_async_reset = "none";
defparam \R2[5]~I .input_power_up = "low";
defparam \R2[5]~I .input_register_mode = "none";
defparam \R2[5]~I .input_sync_reset = "none";
defparam \R2[5]~I .oe_async_reset = "none";
defparam \R2[5]~I .oe_power_up = "low";
defparam \R2[5]~I .oe_register_mode = "none";
defparam \R2[5]~I .oe_sync_reset = "none";
defparam \R2[5]~I .operation_mode = "input";
defparam \R2[5]~I .output_async_reset = "none";
defparam \R2[5]~I .output_power_up = "low";
defparam \R2[5]~I .output_register_mode = "none";
defparam \R2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[5] (
// Equation(s):
// inst14[5] = (\C~combout [0] & (((!\R2~combout [5])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [5])) # (!\C~combout [1] & ((\R2~combout [5])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [5]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [5]),
	.cin(gnd),
	.combout(inst14[5]),
	.cout());
// synopsys translate_off
defparam \inst14[5] .lut_mask = 16'h07F2;
defparam \inst14[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[4]));
// synopsys translate_off
defparam \R3[4]~I .input_async_reset = "none";
defparam \R3[4]~I .input_power_up = "low";
defparam \R3[4]~I .input_register_mode = "none";
defparam \R3[4]~I .input_sync_reset = "none";
defparam \R3[4]~I .oe_async_reset = "none";
defparam \R3[4]~I .oe_power_up = "low";
defparam \R3[4]~I .oe_register_mode = "none";
defparam \R3[4]~I .oe_sync_reset = "none";
defparam \R3[4]~I .operation_mode = "input";
defparam \R3[4]~I .output_async_reset = "none";
defparam \R3[4]~I .output_power_up = "low";
defparam \R3[4]~I .output_register_mode = "none";
defparam \R3[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[4]));
// synopsys translate_off
defparam \R2[4]~I .input_async_reset = "none";
defparam \R2[4]~I .input_power_up = "low";
defparam \R2[4]~I .input_register_mode = "none";
defparam \R2[4]~I .input_sync_reset = "none";
defparam \R2[4]~I .oe_async_reset = "none";
defparam \R2[4]~I .oe_power_up = "low";
defparam \R2[4]~I .oe_register_mode = "none";
defparam \R2[4]~I .oe_sync_reset = "none";
defparam \R2[4]~I .operation_mode = "input";
defparam \R2[4]~I .output_async_reset = "none";
defparam \R2[4]~I .output_power_up = "low";
defparam \R2[4]~I .output_register_mode = "none";
defparam \R2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[4] (
// Equation(s):
// inst14[4] = (\C~combout [0] & (((!\R2~combout [4])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [4])) # (!\C~combout [1] & ((\R2~combout [4])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [4]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [4]),
	.cin(gnd),
	.combout(inst14[4]),
	.cout());
// synopsys translate_off
defparam \inst14[4] .lut_mask = 16'h07F2;
defparam \inst14[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[3]));
// synopsys translate_off
defparam \R3[3]~I .input_async_reset = "none";
defparam \R3[3]~I .input_power_up = "low";
defparam \R3[3]~I .input_register_mode = "none";
defparam \R3[3]~I .input_sync_reset = "none";
defparam \R3[3]~I .oe_async_reset = "none";
defparam \R3[3]~I .oe_power_up = "low";
defparam \R3[3]~I .oe_register_mode = "none";
defparam \R3[3]~I .oe_sync_reset = "none";
defparam \R3[3]~I .operation_mode = "input";
defparam \R3[3]~I .output_async_reset = "none";
defparam \R3[3]~I .output_power_up = "low";
defparam \R3[3]~I .output_register_mode = "none";
defparam \R3[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "input";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[3] (
// Equation(s):
// inst14[3] = (\C~combout [0] & (((!\R2~combout [3])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [3])) # (!\C~combout [1] & ((\R2~combout [3])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [3]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [3]),
	.cin(gnd),
	.combout(inst14[3]),
	.cout());
// synopsys translate_off
defparam \inst14[3] .lut_mask = 16'h07F2;
defparam \inst14[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[2]));
// synopsys translate_off
defparam \R3[2]~I .input_async_reset = "none";
defparam \R3[2]~I .input_power_up = "low";
defparam \R3[2]~I .input_register_mode = "none";
defparam \R3[2]~I .input_sync_reset = "none";
defparam \R3[2]~I .oe_async_reset = "none";
defparam \R3[2]~I .oe_power_up = "low";
defparam \R3[2]~I .oe_register_mode = "none";
defparam \R3[2]~I .oe_sync_reset = "none";
defparam \R3[2]~I .operation_mode = "input";
defparam \R3[2]~I .output_async_reset = "none";
defparam \R3[2]~I .output_power_up = "low";
defparam \R3[2]~I .output_register_mode = "none";
defparam \R3[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "input";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[2] (
// Equation(s):
// inst14[2] = (\C~combout [0] & (((!\R2~combout [2])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [2])) # (!\C~combout [1] & ((\R2~combout [2])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [2]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [2]),
	.cin(gnd),
	.combout(inst14[2]),
	.cout());
// synopsys translate_off
defparam \inst14[2] .lut_mask = 16'h07F2;
defparam \inst14[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[1]));
// synopsys translate_off
defparam \R3[1]~I .input_async_reset = "none";
defparam \R3[1]~I .input_power_up = "low";
defparam \R3[1]~I .input_register_mode = "none";
defparam \R3[1]~I .input_sync_reset = "none";
defparam \R3[1]~I .oe_async_reset = "none";
defparam \R3[1]~I .oe_power_up = "low";
defparam \R3[1]~I .oe_register_mode = "none";
defparam \R3[1]~I .oe_sync_reset = "none";
defparam \R3[1]~I .operation_mode = "input";
defparam \R3[1]~I .output_async_reset = "none";
defparam \R3[1]~I .output_power_up = "low";
defparam \R3[1]~I .output_register_mode = "none";
defparam \R3[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "input";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[1] (
// Equation(s):
// inst14[1] = (\C~combout [0] & (((!\R2~combout [1])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [1])) # (!\C~combout [1] & ((\R2~combout [1])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [1]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [1]),
	.cin(gnd),
	.combout(inst14[1]),
	.cout());
// synopsys translate_off
defparam \inst14[1] .lut_mask = 16'h07F2;
defparam \inst14[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \R3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R3~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[0]));
// synopsys translate_off
defparam \R3[0]~I .input_async_reset = "none";
defparam \R3[0]~I .input_power_up = "low";
defparam \R3[0]~I .input_register_mode = "none";
defparam \R3[0]~I .input_sync_reset = "none";
defparam \R3[0]~I .oe_async_reset = "none";
defparam \R3[0]~I .oe_power_up = "low";
defparam \R3[0]~I .oe_register_mode = "none";
defparam \R3[0]~I .oe_sync_reset = "none";
defparam \R3[0]~I .operation_mode = "input";
defparam \R3[0]~I .output_async_reset = "none";
defparam \R3[0]~I .output_power_up = "low";
defparam \R3[0]~I .output_register_mode = "none";
defparam \R3[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "input";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst14[0] (
// Equation(s):
// inst14[0] = (\C~combout [0] & (((!\R2~combout [0])))) # (!\C~combout [0] & ((\C~combout [1] & (!\R3~combout [0])) # (!\C~combout [1] & ((\R2~combout [0])))))

	.dataa(\C~combout [1]),
	.datab(\R3~combout [0]),
	.datac(\C~combout [0]),
	.datad(\R2~combout [0]),
	.cin(gnd),
	.combout(inst14[0]),
	.cout());
// synopsys translate_off
defparam \inst14[0] .lut_mask = 16'h07F2;
defparam \inst14[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout  = \C~combout [0] $ (\R1~combout [5])

	.dataa(\C~combout [0]),
	.datab(\R1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0 .lut_mask = 16'h6666;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst23~0 (
// Equation(s):
// \inst23~0_combout  = (\C~combout [0]) # (\C~combout [1])

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23~0 .lut_mask = 16'hEEEE;
defparam \inst23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[4] (
// Equation(s):
// inst18[4] = \C~combout [0] $ (\R1~combout [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [4]),
	.cin(gnd),
	.combout(inst18[4]),
	.cout());
// synopsys translate_off
defparam \inst18[4] .lut_mask = 16'h0FF0;
defparam \inst18[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout  = (inst14[0]) # ((\R1~combout [0] & ((\C~combout [0]) # (!\C~combout [1]))) # (!\R1~combout [0] & (!\C~combout [0])))

	.dataa(\R1~combout [0]),
	.datab(\C~combout [0]),
	.datac(\C~combout [1]),
	.datad(inst14[0]),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3 .lut_mask = 16'hFF9B;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout  = (inst15[1] & (!inst14[1] & ((\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ) # (!\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout )))) # (!inst15[1] & 
// ((\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ) # ((!inst14[1]) # (!\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout ))))

	.dataa(\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ),
	.datab(\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout ),
	.datac(inst15[1]),
	.datad(inst14[1]),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0 .lut_mask = 16'h0BBF;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux401|instOR0~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux401|instOR0~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [2])) # (!\C~combout [0] & ((\R3~combout [2]))))) # (!\C~combout [1] & (\R2~combout [2]))

	.dataa(\R2~combout [2]),
	.datab(\R3~combout [2]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux401|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux401|instOR0~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux401|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout  = (inst18[2] & ((\inst4|instMux8Bit0|instMux401|instOR0~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit0|instMux401|instOR0~0_combout  & 
// (\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout )))) # (!inst18[2] & (\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit0|instMux401|instOR0~0_combout ))))

	.dataa(inst18[2]),
	.datab(\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit0|instMux401|instOR0~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux401|instOR00~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux401|instOR00~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [3])) # (!\C~combout [0] & ((\R3~combout [3]))))) # (!\C~combout [1] & (\R2~combout [3]))

	.dataa(\R2~combout [3]),
	.datab(\R3~combout [3]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux401|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux401|instOR00~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux401|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout  = (inst18[3] & ((\inst4|instMux8Bit0|instMux401|instOR00~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit0|instMux401|instOR00~0_combout  & 
// (\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout )))) # (!inst18[3] & (\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit0|instMux401|instOR00~0_combout ))))

	.dataa(inst18[3]),
	.datab(\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit0|instMux401|instOR00~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1_combout  = (\inst4|instMux8Bit0|instMux400|instOR2~0_combout  & (\inst23~0_combout  & ((inst18[4]) # (\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout )))) # 
// (!\inst4|instMux8Bit0|instMux400|instOR2~0_combout  & (\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout  & ((inst18[4]) # (!\inst23~0_combout ))))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR2~0_combout ),
	.datab(inst18[4]),
	.datac(\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datad(\inst23~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1 .lut_mask = 16'hE850;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout  = (\inst4|instMux8Bit0|instMux400|instOR1~0_combout  & (\inst23~0_combout  & ((\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ) # 
// (\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1_combout )))) # (!\inst4|instMux8Bit0|instMux400|instOR1~0_combout  & (\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1_combout  & ((\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ) # 
// (!\inst23~0_combout ))))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR1~0_combout ),
	.datab(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2 .lut_mask = 16'hE580;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux400|instOR0~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux400|instOR0~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [6])) # (!\C~combout [0] & ((\R3~combout [6]))))) # (!\C~combout [1] & (\R2~combout [6]))

	.dataa(\R2~combout [6]),
	.datab(\R3~combout [6]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux400|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux400|instOR0~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux400|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout  = (inst18[6] & ((\inst4|instMux8Bit0|instMux400|instOR0~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit0|instMux400|instOR0~0_combout  & 
// (\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout )))) # (!inst18[6] & (\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit0|instMux400|instOR0~0_combout ))))

	.dataa(inst18[6]),
	.datab(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit0|instMux400|instOR0~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux400|instOR00~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux400|instOR00~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [7])) # (!\C~combout [0] & ((\R3~combout [7]))))) # (!\C~combout [1] & (\R2~combout [7]))

	.dataa(\R2~combout [7]),
	.datab(\R3~combout [7]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux400|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux400|instOR00~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux400|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout  = (inst18[7] & ((\inst4|instMux8Bit0|instMux400|instOR00~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit0|instMux400|instOR00~0_combout  & 
// (\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout )))) # (!inst18[7] & (\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit0|instMux400|instOR00~0_combout ))))

	.dataa(inst18[7]),
	.datab(\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit0|instMux400|instOR00~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux401|instOR2~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux401|instOR2~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [8])) # (!\C~combout [0] & ((\R3~combout [8]))))) # (!\C~combout [1] & (\R2~combout [8]))

	.dataa(\R2~combout [8]),
	.datab(\R3~combout [8]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux401|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux401|instOR2~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux401|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout  = (inst18[8] & ((\inst4|instMux8Bit00|instMux401|instOR2~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit00|instMux401|instOR2~0_combout  & 
// (\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout )))) # (!inst18[8] & (\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit00|instMux401|instOR2~0_combout ))))

	.dataa(inst18[8]),
	.datab(\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit00|instMux401|instOR2~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux401|instOR1~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux401|instOR1~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [9])) # (!\C~combout [0] & ((\R3~combout [9]))))) # (!\C~combout [1] & (\R2~combout [9]))

	.dataa(\R2~combout [9]),
	.datab(\R3~combout [9]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux401|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux401|instOR1~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux401|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout  = (inst18[9] & ((\inst4|instMux8Bit00|instMux401|instOR1~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit00|instMux401|instOR1~0_combout  & 
// (\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout )))) # (!inst18[9] & (\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit00|instMux401|instOR1~0_combout ))))

	.dataa(inst18[9]),
	.datab(\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit00|instMux401|instOR1~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux401|instOR0~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux401|instOR0~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [10])) # (!\C~combout [0] & ((\R3~combout [10]))))) # (!\C~combout [1] & (\R2~combout [10]))

	.dataa(\R2~combout [10]),
	.datab(\R3~combout [10]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux401|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux401|instOR0~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux401|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout  = (inst18[10] & ((\inst4|instMux8Bit00|instMux401|instOR0~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit00|instMux401|instOR0~0_combout  & 
// (\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout )))) # (!inst18[10] & (\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit00|instMux401|instOR0~0_combout ))))

	.dataa(inst18[10]),
	.datab(\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit00|instMux401|instOR0~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux401|instOR00~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux401|instOR00~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [11])) # (!\C~combout [0] & ((\R3~combout [11]))))) # (!\C~combout [1] & (\R2~combout [11]))

	.dataa(\R2~combout [11]),
	.datab(\R3~combout [11]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux401|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux401|instOR00~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux401|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout  = (inst18[11] & ((\inst4|instMux8Bit00|instMux401|instOR00~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit00|instMux401|instOR00~0_combout  & 
// (\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout )))) # (!inst18[11] & (\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit00|instMux401|instOR00~0_combout ))))

	.dataa(inst18[11]),
	.datab(\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit00|instMux401|instOR00~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux400|instOR2~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux400|instOR2~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [12])) # (!\C~combout [0] & ((\R3~combout [12]))))) # (!\C~combout [1] & (\R2~combout [12]))

	.dataa(\R2~combout [12]),
	.datab(\R3~combout [12]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux400|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux400|instOR2~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux400|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout  = (inst18[12] & ((\inst4|instMux8Bit00|instMux400|instOR2~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit00|instMux400|instOR2~0_combout  & 
// (\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout )))) # (!inst18[12] & (\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit00|instMux400|instOR2~0_combout ))))

	.dataa(inst18[12]),
	.datab(\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit00|instMux400|instOR2~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux400|instOR1~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux400|instOR1~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [13])) # (!\C~combout [0] & ((\R3~combout [13]))))) # (!\C~combout [1] & (\R2~combout [13]))

	.dataa(\R2~combout [13]),
	.datab(\R3~combout [13]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux400|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux400|instOR1~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux400|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout  = (inst18[13] & ((\inst4|instMux8Bit00|instMux400|instOR1~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit00|instMux400|instOR1~0_combout  & 
// (\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout )))) # (!inst18[13] & (\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit00|instMux400|instOR1~0_combout ))))

	.dataa(inst18[13]),
	.datab(\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit00|instMux400|instOR1~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux400|instOR0~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux400|instOR0~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [14])) # (!\C~combout [0] & ((\R3~combout [14]))))) # (!\C~combout [1] & (\R2~combout [14]))

	.dataa(\R2~combout [14]),
	.datab(\R3~combout [14]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux400|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux400|instOR0~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux400|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout  = (inst18[14] & ((\inst4|instMux8Bit00|instMux400|instOR0~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit00|instMux400|instOR0~0_combout  & 
// (\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout )))) # (!inst18[14] & (\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit00|instMux400|instOR0~0_combout ))))

	.dataa(inst18[14]),
	.datab(\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit00|instMux400|instOR0~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst23~1 (
// Equation(s):
// \inst23~1_combout  = (\C~combout [0] & \C~combout [1])

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23~1 .lut_mask = 16'h8888;
defparam \inst23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux400|instOR00~3 (
// Equation(s):
// \inst2|instMux8Bit00|instMux400|instOR00~3_combout  = (!\inst23~1_combout  & (inst15[15] $ (inst14[15] $ (\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ))))

	.dataa(inst15[15]),
	.datab(inst14[15]),
	.datac(\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ),
	.datad(\inst23~1_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux400|instOR00~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux400|instOR00~3 .lut_mask = 16'h0096;
defparam \inst2|instMux8Bit00|instMux400|instOR00~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux400|instOR00~4 (
// Equation(s):
// \inst2|instMux8Bit00|instMux400|instOR00~4_combout  = (\inst2|instMux8Bit00|instMux400|instOR00~3_combout ) # ((\R1~combout [15] & (\C~combout [0] & \C~combout [1])))

	.dataa(\R1~combout [15]),
	.datab(\C~combout [0]),
	.datac(\C~combout [1]),
	.datad(\inst2|instMux8Bit00|instMux400|instOR00~3_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux400|instOR00~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux400|instOR00~4 .lut_mask = 16'hFF80;
defparam \inst2|instMux8Bit00|instMux400|instOR00~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8 (
// Equation(s):
// \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8_combout  = \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout  $ (((\C~combout [0] & (\R1~combout [14])) # (!\C~combout [0] & ((!\C~combout [1]) # (!\R1~combout [14])))))

	.dataa(\C~combout [0]),
	.datab(\R1~combout [14]),
	.datac(\C~combout [1]),
	.datad(\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8 .lut_mask = 16'h629D;
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux400|instOR0~0 (
// Equation(s):
// \inst2|instMux8Bit00|instMux400|instOR0~0_combout  = (\inst23~1_combout  & (\R1~combout [14])) # (!\inst23~1_combout  & ((inst14[14] $ (\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8_combout ))))

	.dataa(\R1~combout [14]),
	.datab(\inst23~1_combout ),
	.datac(inst14[14]),
	.datad(\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~8_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux400|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux400|instOR0~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit00|instMux400|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0_combout  = \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout  $ (((\C~combout [0] & ((\R1~combout [13]))) # (!\C~combout [0] & ((!\R1~combout [13]) # (!\C~combout [1])))))

	.dataa(\C~combout [1]),
	.datab(\C~combout [0]),
	.datac(\R1~combout [13]),
	.datad(\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0 .lut_mask = 16'h2CD3;
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux400|instOR1~0 (
// Equation(s):
// \inst2|instMux8Bit00|instMux400|instOR1~0_combout  = (\inst23~1_combout  & (\R1~combout [13])) # (!\inst23~1_combout  & ((inst14[13] $ (\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0_combout ))))

	.dataa(\R1~combout [13]),
	.datab(\inst23~1_combout ),
	.datac(inst14[13]),
	.datad(\inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~0_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux400|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux400|instOR1~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit00|instMux400|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[12] (
// Equation(s):
// inst18[12] = \C~combout [0] $ (\R1~combout [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [12]),
	.cin(gnd),
	.combout(inst18[12]),
	.cout());
// synopsys translate_off
defparam \inst18[12] .lut_mask = 16'h0FF0;
defparam \inst18[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1 (
// Equation(s):
// \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout  = \inst4|instMux8Bit00|instMux400|instOR2~0_combout  $ (\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout  $ (((inst18[12]) # (!\inst23~0_combout ))))

	.dataa(\inst4|instMux8Bit00|instMux400|instOR2~0_combout ),
	.datab(\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datac(inst18[12]),
	.datad(\inst23~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1 .lut_mask = 16'h9699;
defparam \inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux400|instOR2~2 (
// Equation(s):
// \inst2|instMux8Bit00|instMux400|instOR2~2_combout  = (\C~combout [0] & ((\C~combout [1] & (\R1~combout [12])) # (!\C~combout [1] & ((\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ))))) # (!\C~combout [0] & 
// (((\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ))))

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(\R1~combout [12]),
	.datad(\inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux400|instOR2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux400|instOR2~2 .lut_mask = 16'hF780;
defparam \inst2|instMux8Bit00|instMux400|instOR2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2_combout  = \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout  $ (((\C~combout [0] & (\R1~combout [11])) # (!\C~combout [0] & ((!\C~combout [1]) # (!\R1~combout [11])))))

	.dataa(\C~combout [0]),
	.datab(\R1~combout [11]),
	.datac(\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2 .lut_mask = 16'h692D;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux401|instOR00~0 (
// Equation(s):
// \inst2|instMux8Bit00|instMux401|instOR00~0_combout  = (\inst23~1_combout  & (\R1~combout [11])) # (!\inst23~1_combout  & ((inst14[11] $ (\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2_combout ))))

	.dataa(\R1~combout [11]),
	.datab(\inst23~1_combout ),
	.datac(inst14[11]),
	.datad(\inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~2_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux401|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux401|instOR00~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit00|instMux401|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0_combout  = \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout  $ (((\C~combout [0] & ((\R1~combout [10]))) # (!\C~combout [0] & ((!\R1~combout [10]) # (!\C~combout [1])))))

	.dataa(\C~combout [1]),
	.datab(\C~combout [0]),
	.datac(\R1~combout [10]),
	.datad(\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0 .lut_mask = 16'h2CD3;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux401|instOR0~0 (
// Equation(s):
// \inst2|instMux8Bit00|instMux401|instOR0~0_combout  = (\inst23~1_combout  & (\R1~combout [10])) # (!\inst23~1_combout  & ((inst14[10] $ (\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0_combout ))))

	.dataa(\R1~combout [10]),
	.datab(\inst23~1_combout ),
	.datac(inst14[10]),
	.datad(\inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~0_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux401|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux401|instOR0~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit00|instMux401|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8_combout  = \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout  $ (((\C~combout [0] & (\R1~combout [9])) # (!\C~combout [0] & ((!\C~combout [1]) # (!\R1~combout [9])))))

	.dataa(\C~combout [0]),
	.datab(\R1~combout [9]),
	.datac(\C~combout [1]),
	.datad(\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8 .lut_mask = 16'h629D;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux401|instOR1~0 (
// Equation(s):
// \inst2|instMux8Bit00|instMux401|instOR1~0_combout  = (\inst23~1_combout  & (\R1~combout [9])) # (!\inst23~1_combout  & ((inst14[9] $ (\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8_combout ))))

	.dataa(\R1~combout [9]),
	.datab(\inst23~1_combout ),
	.datac(inst14[9]),
	.datad(\inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~8_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux401|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux401|instOR1~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit00|instMux401|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[8] (
// Equation(s):
// inst18[8] = \C~combout [0] $ (\R1~combout [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [8]),
	.cin(gnd),
	.combout(inst18[8]),
	.cout());
// synopsys translate_off
defparam \inst18[8] .lut_mask = 16'h0FF0;
defparam \inst18[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1 (
// Equation(s):
// \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout  = \inst4|instMux8Bit00|instMux401|instOR2~0_combout  $ (\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout  $ (((inst18[8]) # (!\inst23~0_combout ))))

	.dataa(\inst4|instMux8Bit00|instMux401|instOR2~0_combout ),
	.datab(\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout ),
	.datac(inst18[8]),
	.datad(\inst23~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1 .lut_mask = 16'h9699;
defparam \inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux401|instOR2~2 (
// Equation(s):
// \inst2|instMux8Bit00|instMux401|instOR2~2_combout  = (\C~combout [0] & ((\C~combout [1] & (\R1~combout [8])) # (!\C~combout [1] & ((\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ))))) # (!\C~combout [0] & 
// (((\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ))))

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(\R1~combout [8]),
	.datad(\inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux401|instOR2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux401|instOR2~2 .lut_mask = 16'hF780;
defparam \inst2|instMux8Bit00|instMux401|instOR2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0_combout  = \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout  $ (((\C~combout [0] & ((\R1~combout [7]))) # (!\C~combout [0] & ((!\R1~combout [7]) # (!\C~combout [1])))))

	.dataa(\C~combout [1]),
	.datab(\C~combout [0]),
	.datac(\R1~combout [7]),
	.datad(\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0 .lut_mask = 16'h2CD3;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux400|instOR00~0 (
// Equation(s):
// \inst2|instMux8Bit0|instMux400|instOR00~0_combout  = (\inst23~1_combout  & (\R1~combout [7])) # (!\inst23~1_combout  & ((inst14[7] $ (\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0_combout ))))

	.dataa(\R1~combout [7]),
	.datab(\inst23~1_combout ),
	.datac(inst14[7]),
	.datad(\inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~0_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux400|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux400|instOR00~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit0|instMux400|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[6] (
// Equation(s):
// inst18[6] = \C~combout [0] $ (\R1~combout [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [6]),
	.cin(gnd),
	.combout(inst18[6]),
	.cout());
// synopsys translate_off
defparam \inst18[6] .lut_mask = 16'h0FF0;
defparam \inst18[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout  = \inst4|instMux8Bit0|instMux400|instOR0~0_combout  $ (\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout  $ (((inst18[6]) # (!\inst23~0_combout ))))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR0~0_combout ),
	.datab(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~2_combout ),
	.datac(inst18[6]),
	.datad(\inst23~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1 .lut_mask = 16'h9699;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux400|instOR0~2 (
// Equation(s):
// \inst2|instMux8Bit0|instMux400|instOR0~2_combout  = (\C~combout [0] & ((\C~combout [1] & (\R1~combout [6])) # (!\C~combout [1] & ((\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ))))) # (!\C~combout [0] & 
// (((\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ))))

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(\R1~combout [6]),
	.datad(\inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux400|instOR0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux400|instOR0~2 .lut_mask = 16'hF780;
defparam \inst2|instMux8Bit0|instMux400|instOR0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux400|instOR2~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux400|instOR2~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [4])) # (!\C~combout [0] & ((\R3~combout [4]))))) # (!\C~combout [1] & (\R2~combout [4]))

	.dataa(\R2~combout [4]),
	.datab(\R3~combout [4]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux400|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux400|instOR2~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux400|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout  = (inst18[4] & ((\inst4|instMux8Bit0|instMux400|instOR2~0_combout  & ((\inst23~0_combout ))) # (!\inst4|instMux8Bit0|instMux400|instOR2~0_combout  & 
// (\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout )))) # (!inst18[4] & (\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout  & (\inst23~0_combout  $ (!\inst4|instMux8Bit0|instMux400|instOR2~0_combout ))))

	.dataa(inst18[4]),
	.datab(\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datac(\inst23~0_combout ),
	.datad(\inst4|instMux8Bit0|instMux400|instOR2~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0 .lut_mask = 16'hE08C;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0_combout  = \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout  $ (((\C~combout [0] & ((\R1~combout [5]))) # (!\C~combout [0] & ((!\R1~combout [5]) # (!\C~combout [1])))))

	.dataa(\C~combout [1]),
	.datab(\C~combout [0]),
	.datac(\R1~combout [5]),
	.datad(\inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0 .lut_mask = 16'h2CD3;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux400|instOR1~0 (
// Equation(s):
// \inst2|instMux8Bit0|instMux400|instOR1~0_combout  = (\inst23~1_combout  & (\R1~combout [5])) # (!\inst23~1_combout  & ((inst14[5] $ (\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0_combout ))))

	.dataa(\R1~combout [5]),
	.datab(\inst23~1_combout ),
	.datac(inst14[5]),
	.datad(\inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~0_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux400|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux400|instOR1~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit0|instMux400|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1 (
// Equation(s):
// \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~combout  = \inst4|instMux8Bit0|instMux400|instOR2~0_combout  $ (\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout  $ (((inst18[4]) # (!\inst23~0_combout ))))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR2~0_combout ),
	.datab(\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datac(inst18[4]),
	.datad(\inst23~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1 .lut_mask = 16'h9699;
defparam \inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux400|instOR2~2 (
// Equation(s):
// \inst2|instMux8Bit0|instMux400|instOR2~2_combout  = (\C~combout [0] & ((\C~combout [1] & (\R1~combout [4])) # (!\C~combout [1] & ((\inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~combout ))))) # (!\C~combout [0] & 
// (((\inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~combout ))))

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(\R1~combout [4]),
	.datad(\inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux400|instOR2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux400|instOR2~2 .lut_mask = 16'hF780;
defparam \inst2|instMux8Bit0|instMux400|instOR2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout  = \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout  $ (((\C~combout [0] & (\R1~combout [3])) # (!\C~combout [0] & ((!\C~combout [1]) # (!\R1~combout [3])))))

	.dataa(\C~combout [0]),
	.datab(\R1~combout [3]),
	.datac(\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2 .lut_mask = 16'h692D;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux401|instOR00~0 (
// Equation(s):
// \inst2|instMux8Bit0|instMux401|instOR00~0_combout  = (\inst23~1_combout  & (\R1~combout [3])) # (!\inst23~1_combout  & ((inst14[3] $ (\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ))))

	.dataa(\R1~combout [3]),
	.datab(\inst23~1_combout ),
	.datac(inst14[3]),
	.datad(\inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux401|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux401|instOR00~0 .lut_mask = 16'h8BB8;
defparam \inst2|instMux8Bit0|instMux401|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18[2] (
// Equation(s):
// inst18[2] = \C~combout [0] $ (\R1~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\R1~combout [2]),
	.cin(gnd),
	.combout(inst18[2]),
	.cout());
// synopsys translate_off
defparam \inst18[2] .lut_mask = 16'h0FF0;
defparam \inst18[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout  = \inst4|instMux8Bit0|instMux401|instOR0~0_combout  $ (\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout  $ (((inst18[2]) # (!\inst23~0_combout ))))

	.dataa(\inst4|instMux8Bit0|instMux401|instOR0~0_combout ),
	.datab(\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ),
	.datac(inst18[2]),
	.datad(\inst23~0_combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1 .lut_mask = 16'h9699;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux401|instOR0~2 (
// Equation(s):
// \inst2|instMux8Bit0|instMux401|instOR0~2_combout  = (\C~combout [0] & ((\C~combout [1] & (\R1~combout [2])) # (!\C~combout [1] & ((\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ))))) # (!\C~combout [0] & 
// (((\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ))))

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(\R1~combout [2]),
	.datad(\inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux401|instOR0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux401|instOR0~2 .lut_mask = 16'hF780;
defparam \inst2|instMux8Bit0|instMux401|instOR0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout  = (\C~combout [0] & ((\R1~combout [0] $ (!\R2~combout [0])))) # (!\C~combout [0] & (!\C~combout [1] & ((!\R2~combout [0]))))

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(\R1~combout [0]),
	.datad(\R2~combout [0]),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2 .lut_mask = 16'hA01B;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1 (
// Equation(s):
// \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout  = inst15[1] $ (inst14[1] $ (((\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ) # (!\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout ))))

	.dataa(inst15[1]),
	.datab(inst14[1]),
	.datac(\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ),
	.datad(\inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~combout ),
	.cin(gnd),
	.combout(\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1 .lut_mask = 16'h9699;
defparam \inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux401|instOR1~2 (
// Equation(s):
// \inst2|instMux8Bit0|instMux401|instOR1~2_combout  = (\C~combout [0] & ((\C~combout [1] & (\R1~combout [1])) # (!\C~combout [1] & ((\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ))))) # (!\C~combout [0] & 
// (((\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ))))

	.dataa(\C~combout [0]),
	.datab(\C~combout [1]),
	.datac(\R1~combout [1]),
	.datad(\inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux401|instOR1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux401|instOR1~2 .lut_mask = 16'hF780;
defparam \inst2|instMux8Bit0|instMux401|instOR1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit0|instMux401|instOR2~0 (
// Equation(s):
// \inst2|instMux8Bit0|instMux401|instOR2~0_combout  = (\C~combout [0] & (\R1~combout [0] $ (((!inst14[0] & !\C~combout [1]))))) # (!\C~combout [0] & (inst14[0] $ (((!\R1~combout [0] & \C~combout [1])))))

	.dataa(\R1~combout [0]),
	.datab(inst14[0]),
	.datac(\C~combout [0]),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(\inst2|instMux8Bit0|instMux401|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit0|instMux401|instOR2~0 .lut_mask = 16'hA99C;
defparam \inst2|instMux8Bit0|instMux401|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit00|instMux400|instOR00~0 (
// Equation(s):
// \inst4|instMux8Bit00|instMux400|instOR00~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [15])) # (!\C~combout [0] & ((\R3~combout [15]))))) # (!\C~combout [1] & (\R2~combout [15]))

	.dataa(\R2~combout [15]),
	.datab(\R3~combout [15]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit00|instMux400|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit00|instMux400|instOR00~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit00|instMux400|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux400|instOR1~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux400|instOR1~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [5])) # (!\C~combout [0] & ((\R3~combout [5]))))) # (!\C~combout [1] & (\R2~combout [5]))

	.dataa(\R2~combout [5]),
	.datab(\R3~combout [5]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux400|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux400|instOR1~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux400|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux401|instOR1~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux401|instOR1~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [1])) # (!\C~combout [0] & ((\R3~combout [1]))))) # (!\C~combout [1] & (\R2~combout [1]))

	.dataa(\R2~combout [1]),
	.datab(\R3~combout [1]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux401|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux401|instOR1~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux401|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst4|instMux8Bit0|instMux401|instOR2~0 (
// Equation(s):
// \inst4|instMux8Bit0|instMux401|instOR2~0_combout  = (\C~combout [1] & ((\C~combout [0] & (\R2~combout [0])) # (!\C~combout [0] & ((\R3~combout [0]))))) # (!\C~combout [1] & (\R2~combout [0]))

	.dataa(\R2~combout [0]),
	.datab(\R3~combout [0]),
	.datac(\C~combout [1]),
	.datad(\C~combout [0]),
	.cin(gnd),
	.combout(\inst4|instMux8Bit0|instMux401|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|instMux8Bit0|instMux401|instOR2~0 .lut_mask = 16'hAACA;
defparam \inst4|instMux8Bit0|instMux401|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|instMux8Bit00|instMux400|instOR00~2 (
// Equation(s):
// \inst2|instMux8Bit00|instMux400|instOR00~2_combout  = (\R1~combout [15] & (\C~combout [0] & \C~combout [1]))

	.dataa(\R1~combout [15]),
	.datab(\C~combout [0]),
	.datac(\C~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|instMux8Bit00|instMux400|instOR00~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|instMux8Bit00|instMux400|instOR00~2 .lut_mask = 16'h8080;
defparam \inst2|instMux8Bit00|instMux400|instOR00~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst31~0 (
// Equation(s):
// \inst31~0_combout  = \C~combout [0] $ (\C~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\C~combout [0]),
	.datad(\C~combout [1]),
	.cin(gnd),
	.combout(\inst31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31~0 .lut_mask = 16'h0FF0;
defparam \inst31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb inst28(
// Equation(s):
// \inst28~combout  = (!\inst31~0_combout  & (inst15[15] $ (inst14[15] $ (\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ))))

	.dataa(inst15[15]),
	.datab(inst14[15]),
	.datac(\inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ),
	.datad(\inst31~0_combout ),
	.cin(gnd),
	.combout(\inst28~combout ),
	.cout());
// synopsys translate_off
defparam inst28.lut_mask = 16'h0096;
defparam inst28.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux400|instOR00~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux400|instOR00~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux400|instOR00~0_combout )) # (!\inst28~combout  & (((\inst2|instMux8Bit00|instMux400|instOR00~2_combout ) # 
// (\inst2|instMux8Bit00|instMux400|instOR00~3_combout ))))

	.dataa(\inst4|instMux8Bit00|instMux400|instOR00~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux400|instOR00~2_combout ),
	.datac(\inst2|instMux8Bit00|instMux400|instOR00~3_combout ),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux400|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux400|instOR00~0 .lut_mask = 16'hAAFC;
defparam \inst3|instMux8Bit00|instMux400|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux400|instOR0~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux400|instOR0~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux400|instOR0~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit00|instMux400|instOR0~0_combout )))

	.dataa(\inst4|instMux8Bit00|instMux400|instOR0~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux400|instOR0~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux400|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux400|instOR0~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit00|instMux400|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux400|instOR1~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux400|instOR1~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux400|instOR1~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit00|instMux400|instOR1~0_combout )))

	.dataa(\inst4|instMux8Bit00|instMux400|instOR1~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux400|instOR1~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux400|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux400|instOR1~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit00|instMux400|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux400|instOR2~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux400|instOR2~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux400|instOR2~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit00|instMux400|instOR2~2_combout )))

	.dataa(\inst4|instMux8Bit00|instMux400|instOR2~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux400|instOR2~2_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux400|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux400|instOR2~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit00|instMux400|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux401|instOR00~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux401|instOR00~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux401|instOR00~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit00|instMux401|instOR00~0_combout )))

	.dataa(\inst4|instMux8Bit00|instMux401|instOR00~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux401|instOR00~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux401|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux401|instOR00~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit00|instMux401|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux401|instOR0~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux401|instOR0~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux401|instOR0~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit00|instMux401|instOR0~0_combout )))

	.dataa(\inst4|instMux8Bit00|instMux401|instOR0~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux401|instOR0~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux401|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux401|instOR0~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit00|instMux401|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux401|instOR1~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux401|instOR1~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux401|instOR1~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit00|instMux401|instOR1~0_combout )))

	.dataa(\inst4|instMux8Bit00|instMux401|instOR1~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux401|instOR1~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux401|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux401|instOR1~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit00|instMux401|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit00|instMux401|instOR2~0 (
// Equation(s):
// \inst3|instMux8Bit00|instMux401|instOR2~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit00|instMux401|instOR2~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit00|instMux401|instOR2~2_combout )))

	.dataa(\inst4|instMux8Bit00|instMux401|instOR2~0_combout ),
	.datab(\inst2|instMux8Bit00|instMux401|instOR2~2_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit00|instMux401|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit00|instMux401|instOR2~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit00|instMux401|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux400|instOR00~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux400|instOR00~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux400|instOR00~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux400|instOR00~0_combout )))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR00~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux400|instOR00~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux400|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux400|instOR00~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux400|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux400|instOR0~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux400|instOR0~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux400|instOR0~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux400|instOR0~2_combout )))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR0~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux400|instOR0~2_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux400|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux400|instOR0~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux400|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux400|instOR1~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux400|instOR1~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux400|instOR1~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux400|instOR1~0_combout )))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR1~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux400|instOR1~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux400|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux400|instOR1~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux400|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux400|instOR2~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux400|instOR2~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux400|instOR2~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux400|instOR2~2_combout )))

	.dataa(\inst4|instMux8Bit0|instMux400|instOR2~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux400|instOR2~2_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux400|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux400|instOR2~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux400|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux401|instOR00~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux401|instOR00~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux401|instOR00~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux401|instOR00~0_combout )))

	.dataa(\inst4|instMux8Bit0|instMux401|instOR00~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux401|instOR00~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux401|instOR00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux401|instOR00~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux401|instOR00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux401|instOR0~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux401|instOR0~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux401|instOR0~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux401|instOR0~2_combout )))

	.dataa(\inst4|instMux8Bit0|instMux401|instOR0~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux401|instOR0~2_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux401|instOR0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux401|instOR0~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux401|instOR0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux401|instOR1~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux401|instOR1~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux401|instOR1~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux401|instOR1~2_combout )))

	.dataa(\inst4|instMux8Bit0|instMux401|instOR1~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux401|instOR1~2_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux401|instOR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux401|instOR1~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux401|instOR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|instMux8Bit0|instMux401|instOR2~0 (
// Equation(s):
// \inst3|instMux8Bit0|instMux401|instOR2~0_combout  = (\inst28~combout  & (\inst4|instMux8Bit0|instMux401|instOR2~0_combout )) # (!\inst28~combout  & ((\inst2|instMux8Bit0|instMux401|instOR2~0_combout )))

	.dataa(\inst4|instMux8Bit0|instMux401|instOR2~0_combout ),
	.datab(\inst2|instMux8Bit0|instMux401|instOR2~0_combout ),
	.datac(vcc),
	.datad(\inst28~combout ),
	.cin(gnd),
	.combout(\inst3|instMux8Bit0|instMux401|instOR2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|instMux8Bit0|instMux401|instOR2~0 .lut_mask = 16'hAACC;
defparam \inst3|instMux8Bit0|instMux401|instOR2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \InA[15]~I (
	.datain(!inst15[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[15]));
// synopsys translate_off
defparam \InA[15]~I .input_async_reset = "none";
defparam \InA[15]~I .input_power_up = "low";
defparam \InA[15]~I .input_register_mode = "none";
defparam \InA[15]~I .input_sync_reset = "none";
defparam \InA[15]~I .oe_async_reset = "none";
defparam \InA[15]~I .oe_power_up = "low";
defparam \InA[15]~I .oe_register_mode = "none";
defparam \InA[15]~I .oe_sync_reset = "none";
defparam \InA[15]~I .operation_mode = "output";
defparam \InA[15]~I .output_async_reset = "none";
defparam \InA[15]~I .output_power_up = "low";
defparam \InA[15]~I .output_register_mode = "none";
defparam \InA[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[14]~I (
	.datain(!inst15[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[14]));
// synopsys translate_off
defparam \InA[14]~I .input_async_reset = "none";
defparam \InA[14]~I .input_power_up = "low";
defparam \InA[14]~I .input_register_mode = "none";
defparam \InA[14]~I .input_sync_reset = "none";
defparam \InA[14]~I .oe_async_reset = "none";
defparam \InA[14]~I .oe_power_up = "low";
defparam \InA[14]~I .oe_register_mode = "none";
defparam \InA[14]~I .oe_sync_reset = "none";
defparam \InA[14]~I .operation_mode = "output";
defparam \InA[14]~I .output_async_reset = "none";
defparam \InA[14]~I .output_power_up = "low";
defparam \InA[14]~I .output_register_mode = "none";
defparam \InA[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[13]~I (
	.datain(!inst15[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[13]));
// synopsys translate_off
defparam \InA[13]~I .input_async_reset = "none";
defparam \InA[13]~I .input_power_up = "low";
defparam \InA[13]~I .input_register_mode = "none";
defparam \InA[13]~I .input_sync_reset = "none";
defparam \InA[13]~I .oe_async_reset = "none";
defparam \InA[13]~I .oe_power_up = "low";
defparam \InA[13]~I .oe_register_mode = "none";
defparam \InA[13]~I .oe_sync_reset = "none";
defparam \InA[13]~I .operation_mode = "output";
defparam \InA[13]~I .output_async_reset = "none";
defparam \InA[13]~I .output_power_up = "low";
defparam \InA[13]~I .output_register_mode = "none";
defparam \InA[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[12]~I (
	.datain(!inst15[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[12]));
// synopsys translate_off
defparam \InA[12]~I .input_async_reset = "none";
defparam \InA[12]~I .input_power_up = "low";
defparam \InA[12]~I .input_register_mode = "none";
defparam \InA[12]~I .input_sync_reset = "none";
defparam \InA[12]~I .oe_async_reset = "none";
defparam \InA[12]~I .oe_power_up = "low";
defparam \InA[12]~I .oe_register_mode = "none";
defparam \InA[12]~I .oe_sync_reset = "none";
defparam \InA[12]~I .operation_mode = "output";
defparam \InA[12]~I .output_async_reset = "none";
defparam \InA[12]~I .output_power_up = "low";
defparam \InA[12]~I .output_register_mode = "none";
defparam \InA[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[11]~I (
	.datain(!inst15[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[11]));
// synopsys translate_off
defparam \InA[11]~I .input_async_reset = "none";
defparam \InA[11]~I .input_power_up = "low";
defparam \InA[11]~I .input_register_mode = "none";
defparam \InA[11]~I .input_sync_reset = "none";
defparam \InA[11]~I .oe_async_reset = "none";
defparam \InA[11]~I .oe_power_up = "low";
defparam \InA[11]~I .oe_register_mode = "none";
defparam \InA[11]~I .oe_sync_reset = "none";
defparam \InA[11]~I .operation_mode = "output";
defparam \InA[11]~I .output_async_reset = "none";
defparam \InA[11]~I .output_power_up = "low";
defparam \InA[11]~I .output_register_mode = "none";
defparam \InA[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[10]~I (
	.datain(!inst15[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[10]));
// synopsys translate_off
defparam \InA[10]~I .input_async_reset = "none";
defparam \InA[10]~I .input_power_up = "low";
defparam \InA[10]~I .input_register_mode = "none";
defparam \InA[10]~I .input_sync_reset = "none";
defparam \InA[10]~I .oe_async_reset = "none";
defparam \InA[10]~I .oe_power_up = "low";
defparam \InA[10]~I .oe_register_mode = "none";
defparam \InA[10]~I .oe_sync_reset = "none";
defparam \InA[10]~I .operation_mode = "output";
defparam \InA[10]~I .output_async_reset = "none";
defparam \InA[10]~I .output_power_up = "low";
defparam \InA[10]~I .output_register_mode = "none";
defparam \InA[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[9]~I (
	.datain(!inst15[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[9]));
// synopsys translate_off
defparam \InA[9]~I .input_async_reset = "none";
defparam \InA[9]~I .input_power_up = "low";
defparam \InA[9]~I .input_register_mode = "none";
defparam \InA[9]~I .input_sync_reset = "none";
defparam \InA[9]~I .oe_async_reset = "none";
defparam \InA[9]~I .oe_power_up = "low";
defparam \InA[9]~I .oe_register_mode = "none";
defparam \InA[9]~I .oe_sync_reset = "none";
defparam \InA[9]~I .operation_mode = "output";
defparam \InA[9]~I .output_async_reset = "none";
defparam \InA[9]~I .output_power_up = "low";
defparam \InA[9]~I .output_register_mode = "none";
defparam \InA[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[8]~I (
	.datain(!inst15[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[8]));
// synopsys translate_off
defparam \InA[8]~I .input_async_reset = "none";
defparam \InA[8]~I .input_power_up = "low";
defparam \InA[8]~I .input_register_mode = "none";
defparam \InA[8]~I .input_sync_reset = "none";
defparam \InA[8]~I .oe_async_reset = "none";
defparam \InA[8]~I .oe_power_up = "low";
defparam \InA[8]~I .oe_register_mode = "none";
defparam \InA[8]~I .oe_sync_reset = "none";
defparam \InA[8]~I .operation_mode = "output";
defparam \InA[8]~I .output_async_reset = "none";
defparam \InA[8]~I .output_power_up = "low";
defparam \InA[8]~I .output_register_mode = "none";
defparam \InA[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[7]~I (
	.datain(!inst15[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[7]));
// synopsys translate_off
defparam \InA[7]~I .input_async_reset = "none";
defparam \InA[7]~I .input_power_up = "low";
defparam \InA[7]~I .input_register_mode = "none";
defparam \InA[7]~I .input_sync_reset = "none";
defparam \InA[7]~I .oe_async_reset = "none";
defparam \InA[7]~I .oe_power_up = "low";
defparam \InA[7]~I .oe_register_mode = "none";
defparam \InA[7]~I .oe_sync_reset = "none";
defparam \InA[7]~I .operation_mode = "output";
defparam \InA[7]~I .output_async_reset = "none";
defparam \InA[7]~I .output_power_up = "low";
defparam \InA[7]~I .output_register_mode = "none";
defparam \InA[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[6]~I (
	.datain(!inst15[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[6]));
// synopsys translate_off
defparam \InA[6]~I .input_async_reset = "none";
defparam \InA[6]~I .input_power_up = "low";
defparam \InA[6]~I .input_register_mode = "none";
defparam \InA[6]~I .input_sync_reset = "none";
defparam \InA[6]~I .oe_async_reset = "none";
defparam \InA[6]~I .oe_power_up = "low";
defparam \InA[6]~I .oe_register_mode = "none";
defparam \InA[6]~I .oe_sync_reset = "none";
defparam \InA[6]~I .operation_mode = "output";
defparam \InA[6]~I .output_async_reset = "none";
defparam \InA[6]~I .output_power_up = "low";
defparam \InA[6]~I .output_register_mode = "none";
defparam \InA[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[5]~I (
	.datain(!inst15[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[5]));
// synopsys translate_off
defparam \InA[5]~I .input_async_reset = "none";
defparam \InA[5]~I .input_power_up = "low";
defparam \InA[5]~I .input_register_mode = "none";
defparam \InA[5]~I .input_sync_reset = "none";
defparam \InA[5]~I .oe_async_reset = "none";
defparam \InA[5]~I .oe_power_up = "low";
defparam \InA[5]~I .oe_register_mode = "none";
defparam \InA[5]~I .oe_sync_reset = "none";
defparam \InA[5]~I .operation_mode = "output";
defparam \InA[5]~I .output_async_reset = "none";
defparam \InA[5]~I .output_power_up = "low";
defparam \InA[5]~I .output_register_mode = "none";
defparam \InA[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[4]~I (
	.datain(!inst15[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[4]));
// synopsys translate_off
defparam \InA[4]~I .input_async_reset = "none";
defparam \InA[4]~I .input_power_up = "low";
defparam \InA[4]~I .input_register_mode = "none";
defparam \InA[4]~I .input_sync_reset = "none";
defparam \InA[4]~I .oe_async_reset = "none";
defparam \InA[4]~I .oe_power_up = "low";
defparam \InA[4]~I .oe_register_mode = "none";
defparam \InA[4]~I .oe_sync_reset = "none";
defparam \InA[4]~I .operation_mode = "output";
defparam \InA[4]~I .output_async_reset = "none";
defparam \InA[4]~I .output_power_up = "low";
defparam \InA[4]~I .output_register_mode = "none";
defparam \InA[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[3]~I (
	.datain(!inst15[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[3]));
// synopsys translate_off
defparam \InA[3]~I .input_async_reset = "none";
defparam \InA[3]~I .input_power_up = "low";
defparam \InA[3]~I .input_register_mode = "none";
defparam \InA[3]~I .input_sync_reset = "none";
defparam \InA[3]~I .oe_async_reset = "none";
defparam \InA[3]~I .oe_power_up = "low";
defparam \InA[3]~I .oe_register_mode = "none";
defparam \InA[3]~I .oe_sync_reset = "none";
defparam \InA[3]~I .operation_mode = "output";
defparam \InA[3]~I .output_async_reset = "none";
defparam \InA[3]~I .output_power_up = "low";
defparam \InA[3]~I .output_register_mode = "none";
defparam \InA[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[2]~I (
	.datain(!inst15[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[2]));
// synopsys translate_off
defparam \InA[2]~I .input_async_reset = "none";
defparam \InA[2]~I .input_power_up = "low";
defparam \InA[2]~I .input_register_mode = "none";
defparam \InA[2]~I .input_sync_reset = "none";
defparam \InA[2]~I .oe_async_reset = "none";
defparam \InA[2]~I .oe_power_up = "low";
defparam \InA[2]~I .oe_register_mode = "none";
defparam \InA[2]~I .oe_sync_reset = "none";
defparam \InA[2]~I .operation_mode = "output";
defparam \InA[2]~I .output_async_reset = "none";
defparam \InA[2]~I .output_power_up = "low";
defparam \InA[2]~I .output_register_mode = "none";
defparam \InA[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[1]~I (
	.datain(!inst15[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[1]));
// synopsys translate_off
defparam \InA[1]~I .input_async_reset = "none";
defparam \InA[1]~I .input_power_up = "low";
defparam \InA[1]~I .input_register_mode = "none";
defparam \InA[1]~I .input_sync_reset = "none";
defparam \InA[1]~I .oe_async_reset = "none";
defparam \InA[1]~I .oe_power_up = "low";
defparam \InA[1]~I .oe_register_mode = "none";
defparam \InA[1]~I .oe_sync_reset = "none";
defparam \InA[1]~I .operation_mode = "output";
defparam \InA[1]~I .output_async_reset = "none";
defparam \InA[1]~I .output_power_up = "low";
defparam \InA[1]~I .output_register_mode = "none";
defparam \InA[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InA[0]~I (
	.datain(!inst15[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InA[0]));
// synopsys translate_off
defparam \InA[0]~I .input_async_reset = "none";
defparam \InA[0]~I .input_power_up = "low";
defparam \InA[0]~I .input_register_mode = "none";
defparam \InA[0]~I .input_sync_reset = "none";
defparam \InA[0]~I .oe_async_reset = "none";
defparam \InA[0]~I .oe_power_up = "low";
defparam \InA[0]~I .oe_register_mode = "none";
defparam \InA[0]~I .oe_sync_reset = "none";
defparam \InA[0]~I .operation_mode = "output";
defparam \InA[0]~I .output_async_reset = "none";
defparam \InA[0]~I .output_power_up = "low";
defparam \InA[0]~I .output_register_mode = "none";
defparam \InA[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[15]~I (
	.datain(!inst14[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[15]));
// synopsys translate_off
defparam \InB[15]~I .input_async_reset = "none";
defparam \InB[15]~I .input_power_up = "low";
defparam \InB[15]~I .input_register_mode = "none";
defparam \InB[15]~I .input_sync_reset = "none";
defparam \InB[15]~I .oe_async_reset = "none";
defparam \InB[15]~I .oe_power_up = "low";
defparam \InB[15]~I .oe_register_mode = "none";
defparam \InB[15]~I .oe_sync_reset = "none";
defparam \InB[15]~I .operation_mode = "output";
defparam \InB[15]~I .output_async_reset = "none";
defparam \InB[15]~I .output_power_up = "low";
defparam \InB[15]~I .output_register_mode = "none";
defparam \InB[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[14]~I (
	.datain(!inst14[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[14]));
// synopsys translate_off
defparam \InB[14]~I .input_async_reset = "none";
defparam \InB[14]~I .input_power_up = "low";
defparam \InB[14]~I .input_register_mode = "none";
defparam \InB[14]~I .input_sync_reset = "none";
defparam \InB[14]~I .oe_async_reset = "none";
defparam \InB[14]~I .oe_power_up = "low";
defparam \InB[14]~I .oe_register_mode = "none";
defparam \InB[14]~I .oe_sync_reset = "none";
defparam \InB[14]~I .operation_mode = "output";
defparam \InB[14]~I .output_async_reset = "none";
defparam \InB[14]~I .output_power_up = "low";
defparam \InB[14]~I .output_register_mode = "none";
defparam \InB[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[13]~I (
	.datain(!inst14[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[13]));
// synopsys translate_off
defparam \InB[13]~I .input_async_reset = "none";
defparam \InB[13]~I .input_power_up = "low";
defparam \InB[13]~I .input_register_mode = "none";
defparam \InB[13]~I .input_sync_reset = "none";
defparam \InB[13]~I .oe_async_reset = "none";
defparam \InB[13]~I .oe_power_up = "low";
defparam \InB[13]~I .oe_register_mode = "none";
defparam \InB[13]~I .oe_sync_reset = "none";
defparam \InB[13]~I .operation_mode = "output";
defparam \InB[13]~I .output_async_reset = "none";
defparam \InB[13]~I .output_power_up = "low";
defparam \InB[13]~I .output_register_mode = "none";
defparam \InB[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[12]~I (
	.datain(!inst14[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[12]));
// synopsys translate_off
defparam \InB[12]~I .input_async_reset = "none";
defparam \InB[12]~I .input_power_up = "low";
defparam \InB[12]~I .input_register_mode = "none";
defparam \InB[12]~I .input_sync_reset = "none";
defparam \InB[12]~I .oe_async_reset = "none";
defparam \InB[12]~I .oe_power_up = "low";
defparam \InB[12]~I .oe_register_mode = "none";
defparam \InB[12]~I .oe_sync_reset = "none";
defparam \InB[12]~I .operation_mode = "output";
defparam \InB[12]~I .output_async_reset = "none";
defparam \InB[12]~I .output_power_up = "low";
defparam \InB[12]~I .output_register_mode = "none";
defparam \InB[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[11]~I (
	.datain(!inst14[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[11]));
// synopsys translate_off
defparam \InB[11]~I .input_async_reset = "none";
defparam \InB[11]~I .input_power_up = "low";
defparam \InB[11]~I .input_register_mode = "none";
defparam \InB[11]~I .input_sync_reset = "none";
defparam \InB[11]~I .oe_async_reset = "none";
defparam \InB[11]~I .oe_power_up = "low";
defparam \InB[11]~I .oe_register_mode = "none";
defparam \InB[11]~I .oe_sync_reset = "none";
defparam \InB[11]~I .operation_mode = "output";
defparam \InB[11]~I .output_async_reset = "none";
defparam \InB[11]~I .output_power_up = "low";
defparam \InB[11]~I .output_register_mode = "none";
defparam \InB[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[10]~I (
	.datain(!inst14[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[10]));
// synopsys translate_off
defparam \InB[10]~I .input_async_reset = "none";
defparam \InB[10]~I .input_power_up = "low";
defparam \InB[10]~I .input_register_mode = "none";
defparam \InB[10]~I .input_sync_reset = "none";
defparam \InB[10]~I .oe_async_reset = "none";
defparam \InB[10]~I .oe_power_up = "low";
defparam \InB[10]~I .oe_register_mode = "none";
defparam \InB[10]~I .oe_sync_reset = "none";
defparam \InB[10]~I .operation_mode = "output";
defparam \InB[10]~I .output_async_reset = "none";
defparam \InB[10]~I .output_power_up = "low";
defparam \InB[10]~I .output_register_mode = "none";
defparam \InB[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[9]~I (
	.datain(!inst14[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[9]));
// synopsys translate_off
defparam \InB[9]~I .input_async_reset = "none";
defparam \InB[9]~I .input_power_up = "low";
defparam \InB[9]~I .input_register_mode = "none";
defparam \InB[9]~I .input_sync_reset = "none";
defparam \InB[9]~I .oe_async_reset = "none";
defparam \InB[9]~I .oe_power_up = "low";
defparam \InB[9]~I .oe_register_mode = "none";
defparam \InB[9]~I .oe_sync_reset = "none";
defparam \InB[9]~I .operation_mode = "output";
defparam \InB[9]~I .output_async_reset = "none";
defparam \InB[9]~I .output_power_up = "low";
defparam \InB[9]~I .output_register_mode = "none";
defparam \InB[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[8]~I (
	.datain(!inst14[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[8]));
// synopsys translate_off
defparam \InB[8]~I .input_async_reset = "none";
defparam \InB[8]~I .input_power_up = "low";
defparam \InB[8]~I .input_register_mode = "none";
defparam \InB[8]~I .input_sync_reset = "none";
defparam \InB[8]~I .oe_async_reset = "none";
defparam \InB[8]~I .oe_power_up = "low";
defparam \InB[8]~I .oe_register_mode = "none";
defparam \InB[8]~I .oe_sync_reset = "none";
defparam \InB[8]~I .operation_mode = "output";
defparam \InB[8]~I .output_async_reset = "none";
defparam \InB[8]~I .output_power_up = "low";
defparam \InB[8]~I .output_register_mode = "none";
defparam \InB[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[7]~I (
	.datain(!inst14[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[7]));
// synopsys translate_off
defparam \InB[7]~I .input_async_reset = "none";
defparam \InB[7]~I .input_power_up = "low";
defparam \InB[7]~I .input_register_mode = "none";
defparam \InB[7]~I .input_sync_reset = "none";
defparam \InB[7]~I .oe_async_reset = "none";
defparam \InB[7]~I .oe_power_up = "low";
defparam \InB[7]~I .oe_register_mode = "none";
defparam \InB[7]~I .oe_sync_reset = "none";
defparam \InB[7]~I .operation_mode = "output";
defparam \InB[7]~I .output_async_reset = "none";
defparam \InB[7]~I .output_power_up = "low";
defparam \InB[7]~I .output_register_mode = "none";
defparam \InB[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[6]~I (
	.datain(!inst14[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[6]));
// synopsys translate_off
defparam \InB[6]~I .input_async_reset = "none";
defparam \InB[6]~I .input_power_up = "low";
defparam \InB[6]~I .input_register_mode = "none";
defparam \InB[6]~I .input_sync_reset = "none";
defparam \InB[6]~I .oe_async_reset = "none";
defparam \InB[6]~I .oe_power_up = "low";
defparam \InB[6]~I .oe_register_mode = "none";
defparam \InB[6]~I .oe_sync_reset = "none";
defparam \InB[6]~I .operation_mode = "output";
defparam \InB[6]~I .output_async_reset = "none";
defparam \InB[6]~I .output_power_up = "low";
defparam \InB[6]~I .output_register_mode = "none";
defparam \InB[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[5]~I (
	.datain(!inst14[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[5]));
// synopsys translate_off
defparam \InB[5]~I .input_async_reset = "none";
defparam \InB[5]~I .input_power_up = "low";
defparam \InB[5]~I .input_register_mode = "none";
defparam \InB[5]~I .input_sync_reset = "none";
defparam \InB[5]~I .oe_async_reset = "none";
defparam \InB[5]~I .oe_power_up = "low";
defparam \InB[5]~I .oe_register_mode = "none";
defparam \InB[5]~I .oe_sync_reset = "none";
defparam \InB[5]~I .operation_mode = "output";
defparam \InB[5]~I .output_async_reset = "none";
defparam \InB[5]~I .output_power_up = "low";
defparam \InB[5]~I .output_register_mode = "none";
defparam \InB[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[4]~I (
	.datain(!inst14[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[4]));
// synopsys translate_off
defparam \InB[4]~I .input_async_reset = "none";
defparam \InB[4]~I .input_power_up = "low";
defparam \InB[4]~I .input_register_mode = "none";
defparam \InB[4]~I .input_sync_reset = "none";
defparam \InB[4]~I .oe_async_reset = "none";
defparam \InB[4]~I .oe_power_up = "low";
defparam \InB[4]~I .oe_register_mode = "none";
defparam \InB[4]~I .oe_sync_reset = "none";
defparam \InB[4]~I .operation_mode = "output";
defparam \InB[4]~I .output_async_reset = "none";
defparam \InB[4]~I .output_power_up = "low";
defparam \InB[4]~I .output_register_mode = "none";
defparam \InB[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[3]~I (
	.datain(!inst14[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[3]));
// synopsys translate_off
defparam \InB[3]~I .input_async_reset = "none";
defparam \InB[3]~I .input_power_up = "low";
defparam \InB[3]~I .input_register_mode = "none";
defparam \InB[3]~I .input_sync_reset = "none";
defparam \InB[3]~I .oe_async_reset = "none";
defparam \InB[3]~I .oe_power_up = "low";
defparam \InB[3]~I .oe_register_mode = "none";
defparam \InB[3]~I .oe_sync_reset = "none";
defparam \InB[3]~I .operation_mode = "output";
defparam \InB[3]~I .output_async_reset = "none";
defparam \InB[3]~I .output_power_up = "low";
defparam \InB[3]~I .output_register_mode = "none";
defparam \InB[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[2]~I (
	.datain(!inst14[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[2]));
// synopsys translate_off
defparam \InB[2]~I .input_async_reset = "none";
defparam \InB[2]~I .input_power_up = "low";
defparam \InB[2]~I .input_register_mode = "none";
defparam \InB[2]~I .input_sync_reset = "none";
defparam \InB[2]~I .oe_async_reset = "none";
defparam \InB[2]~I .oe_power_up = "low";
defparam \InB[2]~I .oe_register_mode = "none";
defparam \InB[2]~I .oe_sync_reset = "none";
defparam \InB[2]~I .operation_mode = "output";
defparam \InB[2]~I .output_async_reset = "none";
defparam \InB[2]~I .output_power_up = "low";
defparam \InB[2]~I .output_register_mode = "none";
defparam \InB[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[1]~I (
	.datain(!inst14[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[1]));
// synopsys translate_off
defparam \InB[1]~I .input_async_reset = "none";
defparam \InB[1]~I .input_power_up = "low";
defparam \InB[1]~I .input_register_mode = "none";
defparam \InB[1]~I .input_sync_reset = "none";
defparam \InB[1]~I .oe_async_reset = "none";
defparam \InB[1]~I .oe_power_up = "low";
defparam \InB[1]~I .oe_register_mode = "none";
defparam \InB[1]~I .oe_sync_reset = "none";
defparam \InB[1]~I .operation_mode = "output";
defparam \InB[1]~I .output_async_reset = "none";
defparam \InB[1]~I .output_power_up = "low";
defparam \InB[1]~I .output_register_mode = "none";
defparam \InB[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InB[0]~I (
	.datain(!inst14[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InB[0]));
// synopsys translate_off
defparam \InB[0]~I .input_async_reset = "none";
defparam \InB[0]~I .input_power_up = "low";
defparam \InB[0]~I .input_register_mode = "none";
defparam \InB[0]~I .input_sync_reset = "none";
defparam \InB[0]~I .oe_async_reset = "none";
defparam \InB[0]~I .oe_power_up = "low";
defparam \InB[0]~I .oe_register_mode = "none";
defparam \InB[0]~I .oe_sync_reset = "none";
defparam \InB[0]~I .operation_mode = "output";
defparam \InB[0]~I .output_async_reset = "none";
defparam \InB[0]~I .output_power_up = "low";
defparam \InB[0]~I .output_register_mode = "none";
defparam \InB[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[15]~I (
	.datain(\inst2|instMux8Bit00|instMux400|instOR00~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[15]));
// synopsys translate_off
defparam \InI0[15]~I .input_async_reset = "none";
defparam \InI0[15]~I .input_power_up = "low";
defparam \InI0[15]~I .input_register_mode = "none";
defparam \InI0[15]~I .input_sync_reset = "none";
defparam \InI0[15]~I .oe_async_reset = "none";
defparam \InI0[15]~I .oe_power_up = "low";
defparam \InI0[15]~I .oe_register_mode = "none";
defparam \InI0[15]~I .oe_sync_reset = "none";
defparam \InI0[15]~I .operation_mode = "output";
defparam \InI0[15]~I .output_async_reset = "none";
defparam \InI0[15]~I .output_power_up = "low";
defparam \InI0[15]~I .output_register_mode = "none";
defparam \InI0[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[14]~I (
	.datain(\inst2|instMux8Bit00|instMux400|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[14]));
// synopsys translate_off
defparam \InI0[14]~I .input_async_reset = "none";
defparam \InI0[14]~I .input_power_up = "low";
defparam \InI0[14]~I .input_register_mode = "none";
defparam \InI0[14]~I .input_sync_reset = "none";
defparam \InI0[14]~I .oe_async_reset = "none";
defparam \InI0[14]~I .oe_power_up = "low";
defparam \InI0[14]~I .oe_register_mode = "none";
defparam \InI0[14]~I .oe_sync_reset = "none";
defparam \InI0[14]~I .operation_mode = "output";
defparam \InI0[14]~I .output_async_reset = "none";
defparam \InI0[14]~I .output_power_up = "low";
defparam \InI0[14]~I .output_register_mode = "none";
defparam \InI0[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[13]~I (
	.datain(\inst2|instMux8Bit00|instMux400|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[13]));
// synopsys translate_off
defparam \InI0[13]~I .input_async_reset = "none";
defparam \InI0[13]~I .input_power_up = "low";
defparam \InI0[13]~I .input_register_mode = "none";
defparam \InI0[13]~I .input_sync_reset = "none";
defparam \InI0[13]~I .oe_async_reset = "none";
defparam \InI0[13]~I .oe_power_up = "low";
defparam \InI0[13]~I .oe_register_mode = "none";
defparam \InI0[13]~I .oe_sync_reset = "none";
defparam \InI0[13]~I .operation_mode = "output";
defparam \InI0[13]~I .output_async_reset = "none";
defparam \InI0[13]~I .output_power_up = "low";
defparam \InI0[13]~I .output_register_mode = "none";
defparam \InI0[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[12]~I (
	.datain(\inst2|instMux8Bit00|instMux400|instOR2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[12]));
// synopsys translate_off
defparam \InI0[12]~I .input_async_reset = "none";
defparam \InI0[12]~I .input_power_up = "low";
defparam \InI0[12]~I .input_register_mode = "none";
defparam \InI0[12]~I .input_sync_reset = "none";
defparam \InI0[12]~I .oe_async_reset = "none";
defparam \InI0[12]~I .oe_power_up = "low";
defparam \InI0[12]~I .oe_register_mode = "none";
defparam \InI0[12]~I .oe_sync_reset = "none";
defparam \InI0[12]~I .operation_mode = "output";
defparam \InI0[12]~I .output_async_reset = "none";
defparam \InI0[12]~I .output_power_up = "low";
defparam \InI0[12]~I .output_register_mode = "none";
defparam \InI0[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[11]~I (
	.datain(\inst2|instMux8Bit00|instMux401|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[11]));
// synopsys translate_off
defparam \InI0[11]~I .input_async_reset = "none";
defparam \InI0[11]~I .input_power_up = "low";
defparam \InI0[11]~I .input_register_mode = "none";
defparam \InI0[11]~I .input_sync_reset = "none";
defparam \InI0[11]~I .oe_async_reset = "none";
defparam \InI0[11]~I .oe_power_up = "low";
defparam \InI0[11]~I .oe_register_mode = "none";
defparam \InI0[11]~I .oe_sync_reset = "none";
defparam \InI0[11]~I .operation_mode = "output";
defparam \InI0[11]~I .output_async_reset = "none";
defparam \InI0[11]~I .output_power_up = "low";
defparam \InI0[11]~I .output_register_mode = "none";
defparam \InI0[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[10]~I (
	.datain(\inst2|instMux8Bit00|instMux401|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[10]));
// synopsys translate_off
defparam \InI0[10]~I .input_async_reset = "none";
defparam \InI0[10]~I .input_power_up = "low";
defparam \InI0[10]~I .input_register_mode = "none";
defparam \InI0[10]~I .input_sync_reset = "none";
defparam \InI0[10]~I .oe_async_reset = "none";
defparam \InI0[10]~I .oe_power_up = "low";
defparam \InI0[10]~I .oe_register_mode = "none";
defparam \InI0[10]~I .oe_sync_reset = "none";
defparam \InI0[10]~I .operation_mode = "output";
defparam \InI0[10]~I .output_async_reset = "none";
defparam \InI0[10]~I .output_power_up = "low";
defparam \InI0[10]~I .output_register_mode = "none";
defparam \InI0[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[9]~I (
	.datain(\inst2|instMux8Bit00|instMux401|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[9]));
// synopsys translate_off
defparam \InI0[9]~I .input_async_reset = "none";
defparam \InI0[9]~I .input_power_up = "low";
defparam \InI0[9]~I .input_register_mode = "none";
defparam \InI0[9]~I .input_sync_reset = "none";
defparam \InI0[9]~I .oe_async_reset = "none";
defparam \InI0[9]~I .oe_power_up = "low";
defparam \InI0[9]~I .oe_register_mode = "none";
defparam \InI0[9]~I .oe_sync_reset = "none";
defparam \InI0[9]~I .operation_mode = "output";
defparam \InI0[9]~I .output_async_reset = "none";
defparam \InI0[9]~I .output_power_up = "low";
defparam \InI0[9]~I .output_register_mode = "none";
defparam \InI0[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[8]~I (
	.datain(\inst2|instMux8Bit00|instMux401|instOR2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[8]));
// synopsys translate_off
defparam \InI0[8]~I .input_async_reset = "none";
defparam \InI0[8]~I .input_power_up = "low";
defparam \InI0[8]~I .input_register_mode = "none";
defparam \InI0[8]~I .input_sync_reset = "none";
defparam \InI0[8]~I .oe_async_reset = "none";
defparam \InI0[8]~I .oe_power_up = "low";
defparam \InI0[8]~I .oe_register_mode = "none";
defparam \InI0[8]~I .oe_sync_reset = "none";
defparam \InI0[8]~I .operation_mode = "output";
defparam \InI0[8]~I .output_async_reset = "none";
defparam \InI0[8]~I .output_power_up = "low";
defparam \InI0[8]~I .output_register_mode = "none";
defparam \InI0[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[7]~I (
	.datain(\inst2|instMux8Bit0|instMux400|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[7]));
// synopsys translate_off
defparam \InI0[7]~I .input_async_reset = "none";
defparam \InI0[7]~I .input_power_up = "low";
defparam \InI0[7]~I .input_register_mode = "none";
defparam \InI0[7]~I .input_sync_reset = "none";
defparam \InI0[7]~I .oe_async_reset = "none";
defparam \InI0[7]~I .oe_power_up = "low";
defparam \InI0[7]~I .oe_register_mode = "none";
defparam \InI0[7]~I .oe_sync_reset = "none";
defparam \InI0[7]~I .operation_mode = "output";
defparam \InI0[7]~I .output_async_reset = "none";
defparam \InI0[7]~I .output_power_up = "low";
defparam \InI0[7]~I .output_register_mode = "none";
defparam \InI0[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[6]~I (
	.datain(\inst2|instMux8Bit0|instMux400|instOR0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[6]));
// synopsys translate_off
defparam \InI0[6]~I .input_async_reset = "none";
defparam \InI0[6]~I .input_power_up = "low";
defparam \InI0[6]~I .input_register_mode = "none";
defparam \InI0[6]~I .input_sync_reset = "none";
defparam \InI0[6]~I .oe_async_reset = "none";
defparam \InI0[6]~I .oe_power_up = "low";
defparam \InI0[6]~I .oe_register_mode = "none";
defparam \InI0[6]~I .oe_sync_reset = "none";
defparam \InI0[6]~I .operation_mode = "output";
defparam \InI0[6]~I .output_async_reset = "none";
defparam \InI0[6]~I .output_power_up = "low";
defparam \InI0[6]~I .output_register_mode = "none";
defparam \InI0[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[5]~I (
	.datain(\inst2|instMux8Bit0|instMux400|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[5]));
// synopsys translate_off
defparam \InI0[5]~I .input_async_reset = "none";
defparam \InI0[5]~I .input_power_up = "low";
defparam \InI0[5]~I .input_register_mode = "none";
defparam \InI0[5]~I .input_sync_reset = "none";
defparam \InI0[5]~I .oe_async_reset = "none";
defparam \InI0[5]~I .oe_power_up = "low";
defparam \InI0[5]~I .oe_register_mode = "none";
defparam \InI0[5]~I .oe_sync_reset = "none";
defparam \InI0[5]~I .operation_mode = "output";
defparam \InI0[5]~I .output_async_reset = "none";
defparam \InI0[5]~I .output_power_up = "low";
defparam \InI0[5]~I .output_register_mode = "none";
defparam \InI0[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[4]~I (
	.datain(\inst2|instMux8Bit0|instMux400|instOR2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[4]));
// synopsys translate_off
defparam \InI0[4]~I .input_async_reset = "none";
defparam \InI0[4]~I .input_power_up = "low";
defparam \InI0[4]~I .input_register_mode = "none";
defparam \InI0[4]~I .input_sync_reset = "none";
defparam \InI0[4]~I .oe_async_reset = "none";
defparam \InI0[4]~I .oe_power_up = "low";
defparam \InI0[4]~I .oe_register_mode = "none";
defparam \InI0[4]~I .oe_sync_reset = "none";
defparam \InI0[4]~I .operation_mode = "output";
defparam \InI0[4]~I .output_async_reset = "none";
defparam \InI0[4]~I .output_power_up = "low";
defparam \InI0[4]~I .output_register_mode = "none";
defparam \InI0[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[3]~I (
	.datain(\inst2|instMux8Bit0|instMux401|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[3]));
// synopsys translate_off
defparam \InI0[3]~I .input_async_reset = "none";
defparam \InI0[3]~I .input_power_up = "low";
defparam \InI0[3]~I .input_register_mode = "none";
defparam \InI0[3]~I .input_sync_reset = "none";
defparam \InI0[3]~I .oe_async_reset = "none";
defparam \InI0[3]~I .oe_power_up = "low";
defparam \InI0[3]~I .oe_register_mode = "none";
defparam \InI0[3]~I .oe_sync_reset = "none";
defparam \InI0[3]~I .operation_mode = "output";
defparam \InI0[3]~I .output_async_reset = "none";
defparam \InI0[3]~I .output_power_up = "low";
defparam \InI0[3]~I .output_register_mode = "none";
defparam \InI0[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[2]~I (
	.datain(\inst2|instMux8Bit0|instMux401|instOR0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[2]));
// synopsys translate_off
defparam \InI0[2]~I .input_async_reset = "none";
defparam \InI0[2]~I .input_power_up = "low";
defparam \InI0[2]~I .input_register_mode = "none";
defparam \InI0[2]~I .input_sync_reset = "none";
defparam \InI0[2]~I .oe_async_reset = "none";
defparam \InI0[2]~I .oe_power_up = "low";
defparam \InI0[2]~I .oe_register_mode = "none";
defparam \InI0[2]~I .oe_sync_reset = "none";
defparam \InI0[2]~I .operation_mode = "output";
defparam \InI0[2]~I .output_async_reset = "none";
defparam \InI0[2]~I .output_power_up = "low";
defparam \InI0[2]~I .output_register_mode = "none";
defparam \InI0[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[1]~I (
	.datain(\inst2|instMux8Bit0|instMux401|instOR1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[1]));
// synopsys translate_off
defparam \InI0[1]~I .input_async_reset = "none";
defparam \InI0[1]~I .input_power_up = "low";
defparam \InI0[1]~I .input_register_mode = "none";
defparam \InI0[1]~I .input_sync_reset = "none";
defparam \InI0[1]~I .oe_async_reset = "none";
defparam \InI0[1]~I .oe_power_up = "low";
defparam \InI0[1]~I .oe_register_mode = "none";
defparam \InI0[1]~I .oe_sync_reset = "none";
defparam \InI0[1]~I .operation_mode = "output";
defparam \InI0[1]~I .output_async_reset = "none";
defparam \InI0[1]~I .output_power_up = "low";
defparam \InI0[1]~I .output_register_mode = "none";
defparam \InI0[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI0[0]~I (
	.datain(\inst2|instMux8Bit0|instMux401|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI0[0]));
// synopsys translate_off
defparam \InI0[0]~I .input_async_reset = "none";
defparam \InI0[0]~I .input_power_up = "low";
defparam \InI0[0]~I .input_register_mode = "none";
defparam \InI0[0]~I .input_sync_reset = "none";
defparam \InI0[0]~I .oe_async_reset = "none";
defparam \InI0[0]~I .oe_power_up = "low";
defparam \InI0[0]~I .oe_register_mode = "none";
defparam \InI0[0]~I .oe_sync_reset = "none";
defparam \InI0[0]~I .operation_mode = "output";
defparam \InI0[0]~I .output_async_reset = "none";
defparam \InI0[0]~I .output_power_up = "low";
defparam \InI0[0]~I .output_register_mode = "none";
defparam \InI0[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[15]~I (
	.datain(\inst4|instMux8Bit00|instMux400|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[15]));
// synopsys translate_off
defparam \InI1[15]~I .input_async_reset = "none";
defparam \InI1[15]~I .input_power_up = "low";
defparam \InI1[15]~I .input_register_mode = "none";
defparam \InI1[15]~I .input_sync_reset = "none";
defparam \InI1[15]~I .oe_async_reset = "none";
defparam \InI1[15]~I .oe_power_up = "low";
defparam \InI1[15]~I .oe_register_mode = "none";
defparam \InI1[15]~I .oe_sync_reset = "none";
defparam \InI1[15]~I .operation_mode = "output";
defparam \InI1[15]~I .output_async_reset = "none";
defparam \InI1[15]~I .output_power_up = "low";
defparam \InI1[15]~I .output_register_mode = "none";
defparam \InI1[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[14]~I (
	.datain(\inst4|instMux8Bit00|instMux400|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[14]));
// synopsys translate_off
defparam \InI1[14]~I .input_async_reset = "none";
defparam \InI1[14]~I .input_power_up = "low";
defparam \InI1[14]~I .input_register_mode = "none";
defparam \InI1[14]~I .input_sync_reset = "none";
defparam \InI1[14]~I .oe_async_reset = "none";
defparam \InI1[14]~I .oe_power_up = "low";
defparam \InI1[14]~I .oe_register_mode = "none";
defparam \InI1[14]~I .oe_sync_reset = "none";
defparam \InI1[14]~I .operation_mode = "output";
defparam \InI1[14]~I .output_async_reset = "none";
defparam \InI1[14]~I .output_power_up = "low";
defparam \InI1[14]~I .output_register_mode = "none";
defparam \InI1[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[13]~I (
	.datain(\inst4|instMux8Bit00|instMux400|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[13]));
// synopsys translate_off
defparam \InI1[13]~I .input_async_reset = "none";
defparam \InI1[13]~I .input_power_up = "low";
defparam \InI1[13]~I .input_register_mode = "none";
defparam \InI1[13]~I .input_sync_reset = "none";
defparam \InI1[13]~I .oe_async_reset = "none";
defparam \InI1[13]~I .oe_power_up = "low";
defparam \InI1[13]~I .oe_register_mode = "none";
defparam \InI1[13]~I .oe_sync_reset = "none";
defparam \InI1[13]~I .operation_mode = "output";
defparam \InI1[13]~I .output_async_reset = "none";
defparam \InI1[13]~I .output_power_up = "low";
defparam \InI1[13]~I .output_register_mode = "none";
defparam \InI1[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[12]~I (
	.datain(\inst4|instMux8Bit00|instMux400|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[12]));
// synopsys translate_off
defparam \InI1[12]~I .input_async_reset = "none";
defparam \InI1[12]~I .input_power_up = "low";
defparam \InI1[12]~I .input_register_mode = "none";
defparam \InI1[12]~I .input_sync_reset = "none";
defparam \InI1[12]~I .oe_async_reset = "none";
defparam \InI1[12]~I .oe_power_up = "low";
defparam \InI1[12]~I .oe_register_mode = "none";
defparam \InI1[12]~I .oe_sync_reset = "none";
defparam \InI1[12]~I .operation_mode = "output";
defparam \InI1[12]~I .output_async_reset = "none";
defparam \InI1[12]~I .output_power_up = "low";
defparam \InI1[12]~I .output_register_mode = "none";
defparam \InI1[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[11]~I (
	.datain(\inst4|instMux8Bit00|instMux401|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[11]));
// synopsys translate_off
defparam \InI1[11]~I .input_async_reset = "none";
defparam \InI1[11]~I .input_power_up = "low";
defparam \InI1[11]~I .input_register_mode = "none";
defparam \InI1[11]~I .input_sync_reset = "none";
defparam \InI1[11]~I .oe_async_reset = "none";
defparam \InI1[11]~I .oe_power_up = "low";
defparam \InI1[11]~I .oe_register_mode = "none";
defparam \InI1[11]~I .oe_sync_reset = "none";
defparam \InI1[11]~I .operation_mode = "output";
defparam \InI1[11]~I .output_async_reset = "none";
defparam \InI1[11]~I .output_power_up = "low";
defparam \InI1[11]~I .output_register_mode = "none";
defparam \InI1[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[10]~I (
	.datain(\inst4|instMux8Bit00|instMux401|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[10]));
// synopsys translate_off
defparam \InI1[10]~I .input_async_reset = "none";
defparam \InI1[10]~I .input_power_up = "low";
defparam \InI1[10]~I .input_register_mode = "none";
defparam \InI1[10]~I .input_sync_reset = "none";
defparam \InI1[10]~I .oe_async_reset = "none";
defparam \InI1[10]~I .oe_power_up = "low";
defparam \InI1[10]~I .oe_register_mode = "none";
defparam \InI1[10]~I .oe_sync_reset = "none";
defparam \InI1[10]~I .operation_mode = "output";
defparam \InI1[10]~I .output_async_reset = "none";
defparam \InI1[10]~I .output_power_up = "low";
defparam \InI1[10]~I .output_register_mode = "none";
defparam \InI1[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[9]~I (
	.datain(\inst4|instMux8Bit00|instMux401|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[9]));
// synopsys translate_off
defparam \InI1[9]~I .input_async_reset = "none";
defparam \InI1[9]~I .input_power_up = "low";
defparam \InI1[9]~I .input_register_mode = "none";
defparam \InI1[9]~I .input_sync_reset = "none";
defparam \InI1[9]~I .oe_async_reset = "none";
defparam \InI1[9]~I .oe_power_up = "low";
defparam \InI1[9]~I .oe_register_mode = "none";
defparam \InI1[9]~I .oe_sync_reset = "none";
defparam \InI1[9]~I .operation_mode = "output";
defparam \InI1[9]~I .output_async_reset = "none";
defparam \InI1[9]~I .output_power_up = "low";
defparam \InI1[9]~I .output_register_mode = "none";
defparam \InI1[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[8]~I (
	.datain(\inst4|instMux8Bit00|instMux401|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[8]));
// synopsys translate_off
defparam \InI1[8]~I .input_async_reset = "none";
defparam \InI1[8]~I .input_power_up = "low";
defparam \InI1[8]~I .input_register_mode = "none";
defparam \InI1[8]~I .input_sync_reset = "none";
defparam \InI1[8]~I .oe_async_reset = "none";
defparam \InI1[8]~I .oe_power_up = "low";
defparam \InI1[8]~I .oe_register_mode = "none";
defparam \InI1[8]~I .oe_sync_reset = "none";
defparam \InI1[8]~I .operation_mode = "output";
defparam \InI1[8]~I .output_async_reset = "none";
defparam \InI1[8]~I .output_power_up = "low";
defparam \InI1[8]~I .output_register_mode = "none";
defparam \InI1[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[7]~I (
	.datain(\inst4|instMux8Bit0|instMux400|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[7]));
// synopsys translate_off
defparam \InI1[7]~I .input_async_reset = "none";
defparam \InI1[7]~I .input_power_up = "low";
defparam \InI1[7]~I .input_register_mode = "none";
defparam \InI1[7]~I .input_sync_reset = "none";
defparam \InI1[7]~I .oe_async_reset = "none";
defparam \InI1[7]~I .oe_power_up = "low";
defparam \InI1[7]~I .oe_register_mode = "none";
defparam \InI1[7]~I .oe_sync_reset = "none";
defparam \InI1[7]~I .operation_mode = "output";
defparam \InI1[7]~I .output_async_reset = "none";
defparam \InI1[7]~I .output_power_up = "low";
defparam \InI1[7]~I .output_register_mode = "none";
defparam \InI1[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[6]~I (
	.datain(\inst4|instMux8Bit0|instMux400|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[6]));
// synopsys translate_off
defparam \InI1[6]~I .input_async_reset = "none";
defparam \InI1[6]~I .input_power_up = "low";
defparam \InI1[6]~I .input_register_mode = "none";
defparam \InI1[6]~I .input_sync_reset = "none";
defparam \InI1[6]~I .oe_async_reset = "none";
defparam \InI1[6]~I .oe_power_up = "low";
defparam \InI1[6]~I .oe_register_mode = "none";
defparam \InI1[6]~I .oe_sync_reset = "none";
defparam \InI1[6]~I .operation_mode = "output";
defparam \InI1[6]~I .output_async_reset = "none";
defparam \InI1[6]~I .output_power_up = "low";
defparam \InI1[6]~I .output_register_mode = "none";
defparam \InI1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[5]~I (
	.datain(\inst4|instMux8Bit0|instMux400|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[5]));
// synopsys translate_off
defparam \InI1[5]~I .input_async_reset = "none";
defparam \InI1[5]~I .input_power_up = "low";
defparam \InI1[5]~I .input_register_mode = "none";
defparam \InI1[5]~I .input_sync_reset = "none";
defparam \InI1[5]~I .oe_async_reset = "none";
defparam \InI1[5]~I .oe_power_up = "low";
defparam \InI1[5]~I .oe_register_mode = "none";
defparam \InI1[5]~I .oe_sync_reset = "none";
defparam \InI1[5]~I .operation_mode = "output";
defparam \InI1[5]~I .output_async_reset = "none";
defparam \InI1[5]~I .output_power_up = "low";
defparam \InI1[5]~I .output_register_mode = "none";
defparam \InI1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[4]~I (
	.datain(\inst4|instMux8Bit0|instMux400|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[4]));
// synopsys translate_off
defparam \InI1[4]~I .input_async_reset = "none";
defparam \InI1[4]~I .input_power_up = "low";
defparam \InI1[4]~I .input_register_mode = "none";
defparam \InI1[4]~I .input_sync_reset = "none";
defparam \InI1[4]~I .oe_async_reset = "none";
defparam \InI1[4]~I .oe_power_up = "low";
defparam \InI1[4]~I .oe_register_mode = "none";
defparam \InI1[4]~I .oe_sync_reset = "none";
defparam \InI1[4]~I .operation_mode = "output";
defparam \InI1[4]~I .output_async_reset = "none";
defparam \InI1[4]~I .output_power_up = "low";
defparam \InI1[4]~I .output_register_mode = "none";
defparam \InI1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[3]~I (
	.datain(\inst4|instMux8Bit0|instMux401|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[3]));
// synopsys translate_off
defparam \InI1[3]~I .input_async_reset = "none";
defparam \InI1[3]~I .input_power_up = "low";
defparam \InI1[3]~I .input_register_mode = "none";
defparam \InI1[3]~I .input_sync_reset = "none";
defparam \InI1[3]~I .oe_async_reset = "none";
defparam \InI1[3]~I .oe_power_up = "low";
defparam \InI1[3]~I .oe_register_mode = "none";
defparam \InI1[3]~I .oe_sync_reset = "none";
defparam \InI1[3]~I .operation_mode = "output";
defparam \InI1[3]~I .output_async_reset = "none";
defparam \InI1[3]~I .output_power_up = "low";
defparam \InI1[3]~I .output_register_mode = "none";
defparam \InI1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[2]~I (
	.datain(\inst4|instMux8Bit0|instMux401|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[2]));
// synopsys translate_off
defparam \InI1[2]~I .input_async_reset = "none";
defparam \InI1[2]~I .input_power_up = "low";
defparam \InI1[2]~I .input_register_mode = "none";
defparam \InI1[2]~I .input_sync_reset = "none";
defparam \InI1[2]~I .oe_async_reset = "none";
defparam \InI1[2]~I .oe_power_up = "low";
defparam \InI1[2]~I .oe_register_mode = "none";
defparam \InI1[2]~I .oe_sync_reset = "none";
defparam \InI1[2]~I .operation_mode = "output";
defparam \InI1[2]~I .output_async_reset = "none";
defparam \InI1[2]~I .output_power_up = "low";
defparam \InI1[2]~I .output_register_mode = "none";
defparam \InI1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[1]~I (
	.datain(\inst4|instMux8Bit0|instMux401|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[1]));
// synopsys translate_off
defparam \InI1[1]~I .input_async_reset = "none";
defparam \InI1[1]~I .input_power_up = "low";
defparam \InI1[1]~I .input_register_mode = "none";
defparam \InI1[1]~I .input_sync_reset = "none";
defparam \InI1[1]~I .oe_async_reset = "none";
defparam \InI1[1]~I .oe_power_up = "low";
defparam \InI1[1]~I .oe_register_mode = "none";
defparam \InI1[1]~I .oe_sync_reset = "none";
defparam \InI1[1]~I .operation_mode = "output";
defparam \InI1[1]~I .output_async_reset = "none";
defparam \InI1[1]~I .output_power_up = "low";
defparam \InI1[1]~I .output_register_mode = "none";
defparam \InI1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \InI1[0]~I (
	.datain(\inst4|instMux8Bit0|instMux401|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InI1[0]));
// synopsys translate_off
defparam \InI1[0]~I .input_async_reset = "none";
defparam \InI1[0]~I .input_power_up = "low";
defparam \InI1[0]~I .input_register_mode = "none";
defparam \InI1[0]~I .input_sync_reset = "none";
defparam \InI1[0]~I .oe_async_reset = "none";
defparam \InI1[0]~I .oe_power_up = "low";
defparam \InI1[0]~I .oe_register_mode = "none";
defparam \InI1[0]~I .oe_sync_reset = "none";
defparam \InI1[0]~I .operation_mode = "output";
defparam \InI1[0]~I .output_async_reset = "none";
defparam \InI1[0]~I .output_power_up = "low";
defparam \InI1[0]~I .output_register_mode = "none";
defparam \InI1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[15]~I (
	.datain(\inst3|instMux8Bit00|instMux400|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[15]));
// synopsys translate_off
defparam \O[15]~I .input_async_reset = "none";
defparam \O[15]~I .input_power_up = "low";
defparam \O[15]~I .input_register_mode = "none";
defparam \O[15]~I .input_sync_reset = "none";
defparam \O[15]~I .oe_async_reset = "none";
defparam \O[15]~I .oe_power_up = "low";
defparam \O[15]~I .oe_register_mode = "none";
defparam \O[15]~I .oe_sync_reset = "none";
defparam \O[15]~I .operation_mode = "output";
defparam \O[15]~I .output_async_reset = "none";
defparam \O[15]~I .output_power_up = "low";
defparam \O[15]~I .output_register_mode = "none";
defparam \O[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[14]~I (
	.datain(\inst3|instMux8Bit00|instMux400|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[14]));
// synopsys translate_off
defparam \O[14]~I .input_async_reset = "none";
defparam \O[14]~I .input_power_up = "low";
defparam \O[14]~I .input_register_mode = "none";
defparam \O[14]~I .input_sync_reset = "none";
defparam \O[14]~I .oe_async_reset = "none";
defparam \O[14]~I .oe_power_up = "low";
defparam \O[14]~I .oe_register_mode = "none";
defparam \O[14]~I .oe_sync_reset = "none";
defparam \O[14]~I .operation_mode = "output";
defparam \O[14]~I .output_async_reset = "none";
defparam \O[14]~I .output_power_up = "low";
defparam \O[14]~I .output_register_mode = "none";
defparam \O[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[13]~I (
	.datain(\inst3|instMux8Bit00|instMux400|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[13]));
// synopsys translate_off
defparam \O[13]~I .input_async_reset = "none";
defparam \O[13]~I .input_power_up = "low";
defparam \O[13]~I .input_register_mode = "none";
defparam \O[13]~I .input_sync_reset = "none";
defparam \O[13]~I .oe_async_reset = "none";
defparam \O[13]~I .oe_power_up = "low";
defparam \O[13]~I .oe_register_mode = "none";
defparam \O[13]~I .oe_sync_reset = "none";
defparam \O[13]~I .operation_mode = "output";
defparam \O[13]~I .output_async_reset = "none";
defparam \O[13]~I .output_power_up = "low";
defparam \O[13]~I .output_register_mode = "none";
defparam \O[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[12]~I (
	.datain(\inst3|instMux8Bit00|instMux400|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[12]));
// synopsys translate_off
defparam \O[12]~I .input_async_reset = "none";
defparam \O[12]~I .input_power_up = "low";
defparam \O[12]~I .input_register_mode = "none";
defparam \O[12]~I .input_sync_reset = "none";
defparam \O[12]~I .oe_async_reset = "none";
defparam \O[12]~I .oe_power_up = "low";
defparam \O[12]~I .oe_register_mode = "none";
defparam \O[12]~I .oe_sync_reset = "none";
defparam \O[12]~I .operation_mode = "output";
defparam \O[12]~I .output_async_reset = "none";
defparam \O[12]~I .output_power_up = "low";
defparam \O[12]~I .output_register_mode = "none";
defparam \O[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[11]~I (
	.datain(\inst3|instMux8Bit00|instMux401|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[11]));
// synopsys translate_off
defparam \O[11]~I .input_async_reset = "none";
defparam \O[11]~I .input_power_up = "low";
defparam \O[11]~I .input_register_mode = "none";
defparam \O[11]~I .input_sync_reset = "none";
defparam \O[11]~I .oe_async_reset = "none";
defparam \O[11]~I .oe_power_up = "low";
defparam \O[11]~I .oe_register_mode = "none";
defparam \O[11]~I .oe_sync_reset = "none";
defparam \O[11]~I .operation_mode = "output";
defparam \O[11]~I .output_async_reset = "none";
defparam \O[11]~I .output_power_up = "low";
defparam \O[11]~I .output_register_mode = "none";
defparam \O[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[10]~I (
	.datain(\inst3|instMux8Bit00|instMux401|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[10]));
// synopsys translate_off
defparam \O[10]~I .input_async_reset = "none";
defparam \O[10]~I .input_power_up = "low";
defparam \O[10]~I .input_register_mode = "none";
defparam \O[10]~I .input_sync_reset = "none";
defparam \O[10]~I .oe_async_reset = "none";
defparam \O[10]~I .oe_power_up = "low";
defparam \O[10]~I .oe_register_mode = "none";
defparam \O[10]~I .oe_sync_reset = "none";
defparam \O[10]~I .operation_mode = "output";
defparam \O[10]~I .output_async_reset = "none";
defparam \O[10]~I .output_power_up = "low";
defparam \O[10]~I .output_register_mode = "none";
defparam \O[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[9]~I (
	.datain(\inst3|instMux8Bit00|instMux401|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[9]));
// synopsys translate_off
defparam \O[9]~I .input_async_reset = "none";
defparam \O[9]~I .input_power_up = "low";
defparam \O[9]~I .input_register_mode = "none";
defparam \O[9]~I .input_sync_reset = "none";
defparam \O[9]~I .oe_async_reset = "none";
defparam \O[9]~I .oe_power_up = "low";
defparam \O[9]~I .oe_register_mode = "none";
defparam \O[9]~I .oe_sync_reset = "none";
defparam \O[9]~I .operation_mode = "output";
defparam \O[9]~I .output_async_reset = "none";
defparam \O[9]~I .output_power_up = "low";
defparam \O[9]~I .output_register_mode = "none";
defparam \O[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[8]~I (
	.datain(\inst3|instMux8Bit00|instMux401|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[8]));
// synopsys translate_off
defparam \O[8]~I .input_async_reset = "none";
defparam \O[8]~I .input_power_up = "low";
defparam \O[8]~I .input_register_mode = "none";
defparam \O[8]~I .input_sync_reset = "none";
defparam \O[8]~I .oe_async_reset = "none";
defparam \O[8]~I .oe_power_up = "low";
defparam \O[8]~I .oe_register_mode = "none";
defparam \O[8]~I .oe_sync_reset = "none";
defparam \O[8]~I .operation_mode = "output";
defparam \O[8]~I .output_async_reset = "none";
defparam \O[8]~I .output_power_up = "low";
defparam \O[8]~I .output_register_mode = "none";
defparam \O[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[7]~I (
	.datain(\inst3|instMux8Bit0|instMux400|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[7]));
// synopsys translate_off
defparam \O[7]~I .input_async_reset = "none";
defparam \O[7]~I .input_power_up = "low";
defparam \O[7]~I .input_register_mode = "none";
defparam \O[7]~I .input_sync_reset = "none";
defparam \O[7]~I .oe_async_reset = "none";
defparam \O[7]~I .oe_power_up = "low";
defparam \O[7]~I .oe_register_mode = "none";
defparam \O[7]~I .oe_sync_reset = "none";
defparam \O[7]~I .operation_mode = "output";
defparam \O[7]~I .output_async_reset = "none";
defparam \O[7]~I .output_power_up = "low";
defparam \O[7]~I .output_register_mode = "none";
defparam \O[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[6]~I (
	.datain(\inst3|instMux8Bit0|instMux400|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[6]));
// synopsys translate_off
defparam \O[6]~I .input_async_reset = "none";
defparam \O[6]~I .input_power_up = "low";
defparam \O[6]~I .input_register_mode = "none";
defparam \O[6]~I .input_sync_reset = "none";
defparam \O[6]~I .oe_async_reset = "none";
defparam \O[6]~I .oe_power_up = "low";
defparam \O[6]~I .oe_register_mode = "none";
defparam \O[6]~I .oe_sync_reset = "none";
defparam \O[6]~I .operation_mode = "output";
defparam \O[6]~I .output_async_reset = "none";
defparam \O[6]~I .output_power_up = "low";
defparam \O[6]~I .output_register_mode = "none";
defparam \O[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[5]~I (
	.datain(\inst3|instMux8Bit0|instMux400|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[5]));
// synopsys translate_off
defparam \O[5]~I .input_async_reset = "none";
defparam \O[5]~I .input_power_up = "low";
defparam \O[5]~I .input_register_mode = "none";
defparam \O[5]~I .input_sync_reset = "none";
defparam \O[5]~I .oe_async_reset = "none";
defparam \O[5]~I .oe_power_up = "low";
defparam \O[5]~I .oe_register_mode = "none";
defparam \O[5]~I .oe_sync_reset = "none";
defparam \O[5]~I .operation_mode = "output";
defparam \O[5]~I .output_async_reset = "none";
defparam \O[5]~I .output_power_up = "low";
defparam \O[5]~I .output_register_mode = "none";
defparam \O[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[4]~I (
	.datain(\inst3|instMux8Bit0|instMux400|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[4]));
// synopsys translate_off
defparam \O[4]~I .input_async_reset = "none";
defparam \O[4]~I .input_power_up = "low";
defparam \O[4]~I .input_register_mode = "none";
defparam \O[4]~I .input_sync_reset = "none";
defparam \O[4]~I .oe_async_reset = "none";
defparam \O[4]~I .oe_power_up = "low";
defparam \O[4]~I .oe_register_mode = "none";
defparam \O[4]~I .oe_sync_reset = "none";
defparam \O[4]~I .operation_mode = "output";
defparam \O[4]~I .output_async_reset = "none";
defparam \O[4]~I .output_power_up = "low";
defparam \O[4]~I .output_register_mode = "none";
defparam \O[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[3]~I (
	.datain(\inst3|instMux8Bit0|instMux401|instOR00~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[3]));
// synopsys translate_off
defparam \O[3]~I .input_async_reset = "none";
defparam \O[3]~I .input_power_up = "low";
defparam \O[3]~I .input_register_mode = "none";
defparam \O[3]~I .input_sync_reset = "none";
defparam \O[3]~I .oe_async_reset = "none";
defparam \O[3]~I .oe_power_up = "low";
defparam \O[3]~I .oe_register_mode = "none";
defparam \O[3]~I .oe_sync_reset = "none";
defparam \O[3]~I .operation_mode = "output";
defparam \O[3]~I .output_async_reset = "none";
defparam \O[3]~I .output_power_up = "low";
defparam \O[3]~I .output_register_mode = "none";
defparam \O[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[2]~I (
	.datain(\inst3|instMux8Bit0|instMux401|instOR0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[2]));
// synopsys translate_off
defparam \O[2]~I .input_async_reset = "none";
defparam \O[2]~I .input_power_up = "low";
defparam \O[2]~I .input_register_mode = "none";
defparam \O[2]~I .input_sync_reset = "none";
defparam \O[2]~I .oe_async_reset = "none";
defparam \O[2]~I .oe_power_up = "low";
defparam \O[2]~I .oe_register_mode = "none";
defparam \O[2]~I .oe_sync_reset = "none";
defparam \O[2]~I .operation_mode = "output";
defparam \O[2]~I .output_async_reset = "none";
defparam \O[2]~I .output_power_up = "low";
defparam \O[2]~I .output_register_mode = "none";
defparam \O[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[1]~I (
	.datain(\inst3|instMux8Bit0|instMux401|instOR1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[1]));
// synopsys translate_off
defparam \O[1]~I .input_async_reset = "none";
defparam \O[1]~I .input_power_up = "low";
defparam \O[1]~I .input_register_mode = "none";
defparam \O[1]~I .input_sync_reset = "none";
defparam \O[1]~I .oe_async_reset = "none";
defparam \O[1]~I .oe_power_up = "low";
defparam \O[1]~I .oe_register_mode = "none";
defparam \O[1]~I .oe_sync_reset = "none";
defparam \O[1]~I .operation_mode = "output";
defparam \O[1]~I .output_async_reset = "none";
defparam \O[1]~I .output_power_up = "low";
defparam \O[1]~I .output_register_mode = "none";
defparam \O[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \O[0]~I (
	.datain(\inst3|instMux8Bit0|instMux401|instOR2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[0]));
// synopsys translate_off
defparam \O[0]~I .input_async_reset = "none";
defparam \O[0]~I .input_power_up = "low";
defparam \O[0]~I .input_register_mode = "none";
defparam \O[0]~I .input_sync_reset = "none";
defparam \O[0]~I .oe_async_reset = "none";
defparam \O[0]~I .oe_power_up = "low";
defparam \O[0]~I .oe_register_mode = "none";
defparam \O[0]~I .oe_sync_reset = "none";
defparam \O[0]~I .operation_mode = "output";
defparam \O[0]~I .output_async_reset = "none";
defparam \O[0]~I .output_power_up = "low";
defparam \O[0]~I .output_register_mode = "none";
defparam \O[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
