<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\DOC\nianmobai\Hit-Gophers-base-on-tangnano4k\hardware_project\game\impl\gwsynthesis\game.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\DOC\nianmobai\Hit-Gophers-base-on-tangnano4k\hardware_project\game\src\game.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\DOC\nianmobai\Hit-Gophers-base-on-tangnano4k\hardware_project\game\src\game.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 07 18:42:00 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>303</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>412</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>26</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>gclk </td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>gclk_ibuf/I</td>
<td>gclk</td>
<td>pll_ut0/pllvr_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gclk</td>
<td>27.000(MHz)</td>
<td>182.953(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>60.000(MHz)</td>
<td>110.187(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>2</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>3</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>4</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>5</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>6</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>7</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>8</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>9</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>10</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>11</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>12</td>
<td>3.796</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.513</td>
</tr>
<tr>
<td>13</td>
<td>3.887</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>4.421</td>
</tr>
<tr>
<td>14</td>
<td>4.128</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.824</td>
</tr>
<tr>
<td>15</td>
<td>4.128</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.824</td>
</tr>
<tr>
<td>16</td>
<td>4.137</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.815</td>
</tr>
<tr>
<td>17</td>
<td>4.147</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.805</td>
</tr>
<tr>
<td>18</td>
<td>4.147</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.805</td>
</tr>
<tr>
<td>19</td>
<td>4.150</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.801</td>
</tr>
<tr>
<td>20</td>
<td>4.150</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.801</td>
</tr>
<tr>
<td>21</td>
<td>4.150</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.801</td>
</tr>
<tr>
<td>22</td>
<td>4.150</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.801</td>
</tr>
<tr>
<td>23</td>
<td>4.150</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.801</td>
</tr>
<tr>
<td>24</td>
<td>4.150</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.801</td>
</tr>
<tr>
<td>25</td>
<td>4.418</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>3.534</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>count_0_s0/Q</td>
<td>count_0_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.730</td>
<td>count_3_s0/Q</td>
<td>count_3_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>count_7_s0/Q</td>
<td>count_7_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.943</td>
<td>keyscan_3_s0/Q</td>
<td>keyscan_0_s1/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>7</td>
<td>0.946</td>
<td>keyscan_1_s0/Q</td>
<td>keyscan_2_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>8</td>
<td>0.947</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.947</td>
</tr>
<tr>
<td>9</td>
<td>0.957</td>
<td>keyscan_2_s0/Q</td>
<td>keyscan_3_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>10</td>
<td>0.959</td>
<td>count_8_s0/Q</td>
<td>count_8_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>11</td>
<td>0.963</td>
<td>keyscan_0_s1/Q</td>
<td>keyscan_1_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.963</td>
</tr>
<tr>
<td>12</td>
<td>0.968</td>
<td>count_0_s0/Q</td>
<td>count_1_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.968</td>
</tr>
<tr>
<td>13</td>
<td>0.970</td>
<td>count_4_s0/Q</td>
<td>count_4_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>14</td>
<td>0.970</td>
<td>count_5_s0/Q</td>
<td>count_5_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>15</td>
<td>0.970</td>
<td>count_6_s0/Q</td>
<td>count_6_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>16</td>
<td>1.196</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>17</td>
<td>1.223</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>18</td>
<td>1.299</td>
<td>count_2_s0/Q</td>
<td>count_2_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.299</td>
</tr>
<tr>
<td>19</td>
<td>2.190</td>
<td>keyscan_1_s0/Q</td>
<td>arm_gpio_in_6_s0/CE</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.205</td>
</tr>
<tr>
<td>20</td>
<td>2.190</td>
<td>keyscan_1_s0/Q</td>
<td>arm_gpio_in_7_s0/CE</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.205</td>
</tr>
<tr>
<td>21</td>
<td>2.272</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.272</td>
</tr>
<tr>
<td>22</td>
<td>2.328</td>
<td>keyscan_2_s0/Q</td>
<td>arm_gpio_in_0_s0/CE</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.343</td>
</tr>
<tr>
<td>23</td>
<td>2.328</td>
<td>keyscan_2_s0/Q</td>
<td>arm_gpio_in_1_s0/CE</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.343</td>
</tr>
<tr>
<td>24</td>
<td>2.328</td>
<td>keyscan_2_s0/Q</td>
<td>arm_gpio_in_2_s0/CE</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.343</td>
</tr>
<tr>
<td>25</td>
<td>2.328</td>
<td>keyscan_2_s0/Q</td>
<td>arm_gpio_in_3_s0/CE</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.343</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
<tr>
<td>4</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
<tr>
<td>5</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30</td>
</tr>
<tr>
<td>6</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30</td>
</tr>
<tr>
<td>7</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
<tr>
<td>8</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
<tr>
<td>9</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
<tr>
<td>10</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 41.281%; route: 2.192, 48.563%; tC2Q: 0.458, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0/Q</td>
</tr>
<tr>
<td>3.122</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/I2</td>
</tr>
<tr>
<td>3.924</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4/F</td>
</tr>
<tr>
<td>4.345</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I0</td>
</tr>
<tr>
<td>5.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>6.111</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>9.999</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.863, 42.138%; route: 2.100, 47.495%; tC2Q: 0.458, 10.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.978</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>4.482</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n140_s0/I2</td>
</tr>
<tr>
<td>5.514</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n140_s0/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 43.356%; route: 1.708, 44.659%; tC2Q: 0.458, 11.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.978</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>4.482</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n139_s0/I2</td>
</tr>
<tr>
<td>5.514</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n139_s0/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 43.356%; route: 1.708, 44.659%; tC2Q: 0.458, 11.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.978</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>4.473</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n141_s0/I2</td>
</tr>
<tr>
<td>5.505</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n141_s0/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 43.459%; route: 1.699, 44.527%; tC2Q: 0.458, 12.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.978</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>4.463</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n138_s0/I2</td>
</tr>
<tr>
<td>5.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n138_s0/F</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 43.579%; route: 1.688, 44.375%; tC2Q: 0.458, 12.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.978</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>4.463</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n137_s0/I2</td>
</tr>
<tr>
<td>5.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n137_s0/F</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 43.579%; route: 1.688, 44.375%; tC2Q: 0.458, 12.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n134_s0/I3</td>
</tr>
<tr>
<td>5.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n134_s0/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 56.057%; route: 1.212, 31.886%; tC2Q: 0.458, 12.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n133_s0/I3</td>
</tr>
<tr>
<td>5.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n133_s0/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 56.057%; route: 1.212, 31.886%; tC2Q: 0.458, 12.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n132_s0/I3</td>
</tr>
<tr>
<td>5.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n132_s0/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 56.057%; route: 1.212, 31.886%; tC2Q: 0.458, 12.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n131_s0/I3</td>
</tr>
<tr>
<td>5.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n131_s0/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 56.057%; route: 1.212, 31.886%; tC2Q: 0.458, 12.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n130_s0/I3</td>
</tr>
<tr>
<td>5.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n130_s0/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 56.057%; route: 1.212, 31.886%; tC2Q: 0.458, 12.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s0/I3</td>
</tr>
<tr>
<td>5.492</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s0/F</td>
</tr>
<tr>
<td>5.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 56.057%; route: 1.212, 31.886%; tC2Q: 0.458, 12.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>4.125</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n135_s0/I3</td>
</tr>
<tr>
<td>5.224</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n135_s0/F</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>9.642</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 62.200%; route: 0.877, 24.829%; tC2Q: 0.458, 12.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n198_s1/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n198_s1/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n61_s1/I3</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n61_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>count_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">count_0_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>n49_s2/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>count_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>count_3_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">count_3_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n46_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n46_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>count_3_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>count_7_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">count_7_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n42_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n42_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>count_7_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>keyscan_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>keyscan_3_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">keyscan_3_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">keyscan_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>keyscan_0_s1/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>keyscan_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.653%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>keyscan_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>keyscan_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">keyscan_1_s0/Q</td>
</tr>
<tr>
<td>2.757</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">keyscan_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>keyscan_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>keyscan_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 64.774%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.206</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n60_s1/I0</td>
</tr>
<tr>
<td>2.578</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n60_s1/F</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.289%; route: 0.242, 25.507%; tC2Q: 0.333, 35.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>keyscan_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>keyscan_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">keyscan_2_s0/Q</td>
</tr>
<tr>
<td>2.768</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">keyscan_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>keyscan_3_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>keyscan_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.624, 65.172%; tC2Q: 0.333, 34.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>count_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">count_8_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>n41_s/I1</td>
</tr>
<tr>
<td>2.769</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">n41_s/SUM</td>
</tr>
<tr>
<td>2.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>count_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>keyscan_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>keyscan_0_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">keyscan_0_s1/Q</td>
</tr>
<tr>
<td>2.774</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">keyscan_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>keyscan_1_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>keyscan_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.630, 65.397%; tC2Q: 0.333, 34.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>count_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">count_0_s0/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>n48_s/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n48_s/SUM</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>count_1_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.691%; route: 0.241, 24.884%; tC2Q: 0.333, 34.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>count_4_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">count_4_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n45_s/I1</td>
</tr>
<tr>
<td>2.781</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n45_s/SUM</td>
</tr>
<tr>
<td>2.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>count_4_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>count_5_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">count_5_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n44_s/I1</td>
</tr>
<tr>
<td>2.781</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n44_s/SUM</td>
</tr>
<tr>
<td>2.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>count_5_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>count_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">count_6_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n43_s/I1</td>
</tr>
<tr>
<td>2.781</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n43_s/SUM</td>
</tr>
<tr>
<td>2.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>count_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.220</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3/I1</td>
</tr>
<tr>
<td>2.605</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3/F</td>
</tr>
<tr>
<td>2.842</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.783%; route: 0.493, 40.699%; tC2Q: 0.333, 27.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 72.754%; tC2Q: 0.333, 27.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>count_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">count_2_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>3.110</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n47_s/SUM</td>
</tr>
<tr>
<td>3.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>count_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 30.327%; route: 0.572, 44.016%; tC2Q: 0.333, 25.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_gpio_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>keyscan_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">keyscan_1_s0/Q</td>
</tr>
<tr>
<td>2.399</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>n193_s1/I3</td>
</tr>
<tr>
<td>2.771</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">n193_s1/F</td>
</tr>
<tr>
<td>2.775</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>n193_s0/I2</td>
</tr>
<tr>
<td>3.160</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">n193_s0/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">arm_gpio_in_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>arm_gpio_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>arm_gpio_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 34.333%; route: 1.115, 50.550%; tC2Q: 0.333, 15.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_gpio_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>keyscan_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">keyscan_1_s0/Q</td>
</tr>
<tr>
<td>2.399</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>n193_s1/I3</td>
</tr>
<tr>
<td>2.771</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">n193_s1/F</td>
</tr>
<tr>
<td>2.775</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>n193_s0/I2</td>
</tr>
<tr>
<td>3.160</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">n193_s0/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" font-weight:bold;">arm_gpio_in_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>arm_gpio_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>arm_gpio_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 34.333%; route: 1.115, 50.550%; tC2Q: 0.333, 15.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>2.924</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.903</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.942%; route: 1.554, 68.389%; tC2Q: 0.333, 14.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_gpio_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>keyscan_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">keyscan_2_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>n197_s1/I1</td>
</tr>
<tr>
<td>2.755</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">n197_s1/F</td>
</tr>
<tr>
<td>2.759</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n197_s0/I2</td>
</tr>
<tr>
<td>3.315</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n197_s0/F</td>
</tr>
<tr>
<td>4.154</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td style=" font-weight:bold;">arm_gpio_in_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>arm_gpio_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>arm_gpio_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 39.611%; route: 1.081, 46.160%; tC2Q: 0.333, 14.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_gpio_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>keyscan_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">keyscan_2_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>n197_s1/I1</td>
</tr>
<tr>
<td>2.755</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">n197_s1/F</td>
</tr>
<tr>
<td>2.759</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n197_s0/I2</td>
</tr>
<tr>
<td>3.315</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n197_s0/F</td>
</tr>
<tr>
<td>4.154</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" font-weight:bold;">arm_gpio_in_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>arm_gpio_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>arm_gpio_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 39.611%; route: 1.081, 46.160%; tC2Q: 0.333, 14.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_gpio_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>keyscan_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">keyscan_2_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>n197_s1/I1</td>
</tr>
<tr>
<td>2.755</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">n197_s1/F</td>
</tr>
<tr>
<td>2.759</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n197_s0/I2</td>
</tr>
<tr>
<td>3.315</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n197_s0/F</td>
</tr>
<tr>
<td>4.154</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" font-weight:bold;">arm_gpio_in_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>arm_gpio_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>arm_gpio_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 39.611%; route: 1.081, 46.160%; tC2Q: 0.333, 14.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyscan_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_gpio_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>keyscan_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">keyscan_2_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>n197_s1/I1</td>
</tr>
<tr>
<td>2.755</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">n197_s1/F</td>
</tr>
<tr>
<td>2.759</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>n197_s0/I2</td>
</tr>
<tr>
<td>3.315</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">n197_s0/F</td>
</tr>
<tr>
<td>4.154</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][B]</td>
<td style=" font-weight:bold;">arm_gpio_in_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][B]</td>
<td>arm_gpio_in_3_s0/CLK</td>
</tr>
<tr>
<td>1.826</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[2][B]</td>
<td>arm_gpio_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 39.611%; route: 1.081, 46.160%; tC2Q: 0.333, 14.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.780</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.113</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>18.297</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CotexM3/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>50</td>
<td>clk_60m</td>
<td>3.796</td>
<td>0.262</td>
</tr>
<tr>
<td>30</td>
<td>gclk_d</td>
<td>31.571</td>
<td>1.727</td>
</tr>
<tr>
<td>17</td>
<td>n79_6</td>
<td>4.104</td>
<td>1.494</td>
</tr>
<tr>
<td>14</td>
<td>n129_4</td>
<td>4.150</td>
<td>0.865</td>
</tr>
<tr>
<td>13</td>
<td>n10_4</td>
<td>31.606</td>
<td>1.794</td>
</tr>
<tr>
<td>13</td>
<td>rom_addr_12_11</td>
<td>3.796</td>
<td>0.826</td>
</tr>
<tr>
<td>7</td>
<td>count[0]</td>
<td>32.873</td>
<td>1.326</td>
</tr>
<tr>
<td>6</td>
<td>KeyY_d[0]</td>
<td>32.469</td>
<td>2.444</td>
</tr>
<tr>
<td>6</td>
<td>KeyY_d[2]</td>
<td>32.675</td>
<td>2.293</td>
</tr>
<tr>
<td>6</td>
<td>KeyY_d[3]</td>
<td>32.398</td>
<td>2.143</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C18</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C19</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C9</td>
<td>75.00%</td>
</tr>
<tr>
<td>R15C10</td>
<td>75.00%</td>
</tr>
<tr>
<td>R9C10</td>
<td>69.44%</td>
</tr>
<tr>
<td>R9C20</td>
<td>69.44%</td>
</tr>
<tr>
<td>R9C16</td>
<td>65.28%</td>
</tr>
<tr>
<td>R14C10</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name gclk -period 37.037 -waveform {0 18.518} [get_ports {gclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
