{"name":"bus","timePeriod":500,"clockEnabled":true,"projectId":"MSMfoQ14znoIgeiSiEgl","focussedCircuit":59628219339,"orderedTabs":["54149320362","59628219339"],"scopes":[{"layout":{"width":100,"height":160,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":-20,"y":10,"type":0,"bitWidth":1,"label":"Clock","connections":[11]},{"x":-20,"y":-10,"type":0,"bitWidth":8,"label":"D","connections":[15]},{"x":20,"y":-10,"type":1,"bitWidth":8,"label":"Q","connections":[16]},{"x":20,"y":10,"type":1,"bitWidth":8,"label":"Q Inverse","connections":[]},{"x":10,"y":20,"type":0,"bitWidth":1,"label":"Asynchronous Reset","connections":[9]},{"x":0,"y":20,"type":0,"bitWidth":8,"label":"Preset","connections":[]},{"x":-10,"y":20,"type":0,"bitWidth":1,"label":"Enable","connections":[7]},{"x":500,"y":340,"type":2,"bitWidth":1,"label":"","connections":[6,8]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[7]},{"x":520,"y":380,"type":2,"bitWidth":1,"label":"","connections":[4,10]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[9]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[0]},{"x":80,"y":0,"type":0,"bitWidth":8,"label":"","connections":[17]},{"x":80,"y":0,"type":1,"bitWidth":8,"label":"","connections":[14]},{"x":460,"y":180,"type":2,"bitWidth":8,"label":"","connections":[13,15]},{"x":460,"y":260,"type":2,"bitWidth":8,"label":"","connections":[14,1]},{"x":-10,"y":0,"type":0,"bitWidth":8,"label":"","connections":[2]},{"x":20,"y":0,"type":1,"bitWidth":8,"label":"","connections":[12]},{"x":0,"y":0,"type":0,"bitWidth":1,"label":"Enable","connections":[19]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[18]}],"id":54149320362,"name":"register_8bit","Input":[{"x":440,"y":340,"objectType":"Input","label":"wr","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":8},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"O0DYBeTeFP3cKs32zTFV"}]}},{"x":500,"y":380,"objectType":"Input","label":"rst","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":10},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":40,"id":"yrAFrA05fLGErOg2P3wE"}]}},{"x":420,"y":280,"objectType":"Input","label":"clk","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":11},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":60,"id":"VEu3nNF73g5O9HGD5Gim"}]}},{"x":350,"y":180,"objectType":"Input","label":"din","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":13},"values":{"state":0},"constructorParamaters":["RIGHT",8,{"x":0,"y":80,"id":"HSglV2h8H9U7WEdBaVeO"}]}},{"x":590,"y":200,"objectType":"Input","label":"oe","direction":"DOWN","labelDirection":"UP","propagationDelay":0,"customData":{"nodes":{"output1":19},"values":{"state":0},"constructorParamaters":["DOWN",1,{"x":0,"y":100,"id":"Y0nq37t41tqKUgGi70PM"}]}}],"Output":[{"x":740,"y":260,"objectType":"Output","label":"dout","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":12},"constructorParamaters":["LEFT",8,{"x":100,"y":20,"id":"YKMNWQuiUx3EYIvzBEHV"}]}}],"TriState":[{"x":590,"y":260,"objectType":"TriState","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",8],"nodes":{"output1":17,"inp1":16,"state":18}}}],"DflipFlop":[{"x":510,"y":270,"objectType":"DflipFlop","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"nodes":{"clockInp":0,"dInp":1,"qOutput":2,"qInvOutput":3,"reset":4,"preset":5,"en":6},"constructorParamaters":["RIGHT",8]}}],"restrictedCircuitElementsUsed":[],"nodes":[7,9,14,15]},{"layout":{"width":100,"height":40,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":100,"y":20,"type":1,"bitWidth":8,"label":"","connections":[]},{"x":0,"y":20,"type":0,"bitWidth":1,"label":"","connections":[7]},{"x":0,"y":40,"type":0,"bitWidth":1,"label":"","connections":[8]},{"x":0,"y":60,"type":0,"bitWidth":1,"label":"","connections":[12]},{"x":0,"y":80,"type":0,"bitWidth":8,"label":"","connections":[]},{"x":0,"y":100,"type":0,"bitWidth":1,"label":"","connections":[10]},{"x":-10,"y":20,"type":0,"bitWidth":3,"label":"","connections":[]},{"x":20,"y":-30,"type":0,"bitWidth":1,"label":"","connections":[1]},{"x":20,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[2]},{"x":20,"y":10,"type":0,"bitWidth":1,"label":"","connections":[11]},{"x":640,"y":300,"type":2,"bitWidth":1,"label":"","connections":[5,11]},{"x":640,"y":260,"type":2,"bitWidth":1,"label":"","connections":[10,9]},{"x":660,"y":260,"type":2,"bitWidth":1,"label":"","connections":[3,13]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[12]}],"id":59628219339,"name":"gen_regs","Input":[{"x":660,"y":50,"objectType":"Input","label":"clk","direction":"DOWN","labelDirection":"UP","propagationDelay":0,"customData":{"nodes":{"output1":13},"values":{"state":1},"constructorParamaters":["DOWN",1,{"x":0,"y":20,"id":"r36eESKz4CHBgs0UkUvN"}]}}],"Splitter":[{"x":600,"y":250,"objectType":"Splitter","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",3,[1,1,1]],"nodes":{"outputs":[7,8,9],"inp1":6}}}],"SubCircuit":[{"x":680,"y":200,"id":"54149320362","label":"","labelDirection":"LEFT","inputNodes":[1,2,3,4,5],"outputNodes":[0],"version":"2.0"}],"restrictedCircuitElementsUsed":[],"nodes":[10,11,12]}]}