# RISC-V

## Description
32-bit RISC-V (based on RV32I instruction set) CPU developed in Verilog, based on a Harvard Architecture. Includes simulated Flash ICs (S29AL008J) for instruction memory and SRAM ICs (IS62WV12816BLL) for data memory, complete with decoding logic.

## Instructions
* lw, sw, add, sub, and, or, slt, addi (, andi, ori, slti)

## Datasheets
* Flash: https://www.infineon.com/dgdl/Infineon-S29AL008J_8_Mbit_(1M_x_8_Bit_512K_x_16_Bit)_3_V_Boot_Sector_Flash-DataSheet-v18_00-EN.pdf?fileId=8ac78c8c7d0d8da4017d0ed6a3835734&utm_source=cypress&utm_medium=referral&utm_campaign=202110_globe_en_all_integration-fi
* SRAM: https://www.issi.com/WW/pdf/62WV12816ALL.pdf
