-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    data_V_data_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_8_V_empty_n : IN STD_LOGIC;
    data_V_data_8_V_read : OUT STD_LOGIC;
    data_V_data_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_9_V_empty_n : IN STD_LOGIC;
    data_V_data_9_V_read : OUT STD_LOGIC;
    res_V_data_0_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_TVALID : OUT STD_LOGIC;
    res_V_data_0_V_TREADY : IN STD_LOGIC;
    res_V_data_1_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_TVALID : OUT STD_LOGIC;
    res_V_data_1_V_TREADY : IN STD_LOGIC;
    res_V_data_2_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_TVALID : OUT STD_LOGIC;
    res_V_data_2_V_TREADY : IN STD_LOGIC;
    res_V_data_3_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_TVALID : OUT STD_LOGIC;
    res_V_data_3_V_TREADY : IN STD_LOGIC;
    res_V_data_4_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_4_V_TVALID : OUT STD_LOGIC;
    res_V_data_4_V_TREADY : IN STD_LOGIC;
    res_V_data_5_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_5_V_TVALID : OUT STD_LOGIC;
    res_V_data_5_V_TREADY : IN STD_LOGIC;
    res_V_data_6_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_6_V_TVALID : OUT STD_LOGIC;
    res_V_data_6_V_TREADY : IN STD_LOGIC;
    res_V_data_7_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_7_V_TVALID : OUT STD_LOGIC;
    res_V_data_7_V_TREADY : IN STD_LOGIC;
    res_V_data_8_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_8_V_TVALID : OUT STD_LOGIC;
    res_V_data_8_V_TREADY : IN STD_LOGIC;
    res_V_data_9_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_9_V_TVALID : OUT STD_LOGIC;
    res_V_data_9_V_TREADY : IN STD_LOGIC;
    data_V_data_0_V_blk_n : OUT STD_LOGIC;
    data_V_data_1_V_blk_n : OUT STD_LOGIC;
    data_V_data_2_V_blk_n : OUT STD_LOGIC;
    data_V_data_3_V_blk_n : OUT STD_LOGIC;
    data_V_data_4_V_blk_n : OUT STD_LOGIC;
    data_V_data_5_V_blk_n : OUT STD_LOGIC;
    data_V_data_6_V_blk_n : OUT STD_LOGIC;
    data_V_data_7_V_blk_n : OUT STD_LOGIC;
    data_V_data_8_V_blk_n : OUT STD_LOGIC;
    data_V_data_9_V_blk_n : OUT STD_LOGIC;
    res_V_data_0_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_1_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_2_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_3_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_4_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_5_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_6_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_7_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_8_V_TDATA_blk_n : OUT STD_LOGIC;
    res_V_data_9_V_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state30_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal exp_table3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table3_ce0 : STD_LOGIC;
    signal exp_table3_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal invert_table4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table4_ce0 : STD_LOGIC;
    signal invert_table4_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal io_acc_block_signal_op43 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal y_V_1_fu_1307_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_1_reg_2006 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_2_fu_1341_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_2_reg_2011 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_3_fu_1375_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_3_reg_2016 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_4_fu_1409_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_4_reg_2021 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_fu_1443_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_5_reg_2026 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_fu_1477_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_6_reg_2031 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_fu_1511_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_7_reg_2036 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_fu_1545_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_8_reg_2041 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_fu_1579_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_9_reg_2046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2056 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2056_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2067 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal exp_res_1_V_1_reg_2067_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2078 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal exp_res_2_V_1_reg_2078_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2089 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal exp_res_3_V_1_reg_2089_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2100 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal exp_res_4_V_1_reg_2100_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2111 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal exp_res_5_V_1_reg_2111_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2122 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state29_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal exp_res_6_V_1_reg_2122_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2132 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2132_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2142 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2142_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2149 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2149_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_19_reg_2156 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln241_fu_1896_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln241_reg_2167 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_fu_1901_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_1_fu_1905_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_2_fu_1909_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_0_V_reg_2187 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_3_fu_1913_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_1_V_reg_2197 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_4_fu_1917_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_2_V_reg_2207 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_5_fu_1921_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_3_V_reg_2217 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_6_fu_1925_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_4_V_reg_2227 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_7_fu_1929_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_5_V_reg_2237 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_8_fu_1933_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_6_V_reg_2247 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_9_fu_1937_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_7_V_reg_2257 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_8_V_reg_2262 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ce : STD_LOGIC;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp263 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp264 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state15_pp0_stage4_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state25_pp0_stage4_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp265 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state16_pp0_stage5_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state26_pp0_stage5_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp266 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state17_pp0_stage6_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state27_pp0_stage6_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp267 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state18_pp0_stage7_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state28_pp0_stage7_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp268 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start_reg : STD_LOGIC := '0';
    signal exp_res_0_V_fu_250 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal exp_res_1_V_fu_254 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_fu_258 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_fu_262 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_fu_266 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_fu_270 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_fu_274 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_fu_278 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_fu_282 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_fu_286 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln225_fu_1276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_1_fu_1587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_2_fu_1591_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_3_fu_1595_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln225_4_fu_1599_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln225_5_fu_1603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_6_fu_1607_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln225_7_fu_1611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln225_8_fu_1644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln225_9_fu_1653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln235_fu_1891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal grp_fu_446_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_446_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_446_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln1496_fu_552_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_552_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_fu_558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_566_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_566_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_1_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_1_fu_572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_fu_558_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_572_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_2_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_fu_594_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_3_fu_594_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_3_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_3_fu_600_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_608_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_608_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_4_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_4_fu_614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_3_fu_600_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_614_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_5_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_586_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_5_fu_628_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_6_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_7_fu_650_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_7_fu_650_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_7_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_656_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_7_fu_656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_6_fu_642_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_7_fu_656_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_8_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_678_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_max_V_fu_670_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_fu_678_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_1_fu_682_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_fu_686_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_2_fu_738_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_2_fu_738_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_1_fu_742_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_748_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_3_fu_794_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_3_fu_794_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_2_fu_798_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_804_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_4_fu_850_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_4_fu_850_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_3_fu_854_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_860_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_5_fu_906_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_5_fu_906_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_4_fu_910_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_6_fu_962_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_6_fu_962_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_5_fu_966_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_972_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_7_fu_1018_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_7_fu_1018_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_6_fu_1022_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_1036_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_8_fu_1074_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_8_fu_1074_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_7_fu_1078_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_1092_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1084_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_7_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_9_fu_1130_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_9_fu_1130_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_8_fu_1134_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_1148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_8_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_10_fu_1186_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_10_fu_1186_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_9_fu_1190_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_1204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_1212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_9_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_10_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1242_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1252_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_fu_1260_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_fu_1268_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_11_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1281_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_1_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_1291_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_1_fu_1299_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_12_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1315_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_2_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1325_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_2_fu_1333_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_13_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1349_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_3_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1359_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_3_fu_1367_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_14_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1383_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_4_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_1393_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_4_fu_1401_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_15_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1417_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_5_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_1427_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_5_fu_1435_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_16_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1451_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_6_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1461_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_6_fu_1469_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_17_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1485_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_7_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_1495_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_7_fu_1503_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_18_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1519_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_8_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_16_fu_1529_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_8_fu_1537_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln340_19_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1553_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln786_9_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_18_fu_1563_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_9_fu_1571_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_fu_1670_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_1667_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_fu_1670_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1674_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_22_fu_1688_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_22_fu_1688_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_18_fu_1693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_21_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_20_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_20_fu_1731_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_10_fu_1739_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_fu_1758_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_23_fu_1755_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_fu_1761_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_19_fu_1771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_fu_1767_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_27_fu_1779_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_26_fu_1747_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_1_fu_1791_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_1_fu_1795_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_1_fu_1799_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln746_fu_1787_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_29_fu_1813_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_21_fu_1819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_fu_1805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_11_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_23_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_22_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1857_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal underflow_1_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_22_fu_1867_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln388_11_fu_1875_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_V_10_fu_1883_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_446_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;

    component reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_V_offset : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mul_17ns_18s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    exp_table3_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb
    generic map (
        DataWidth => 17,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_table3_address0,
        ce0 => exp_table3_ce0,
        q0 => exp_table3_q0);

    invert_table4_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b
    generic map (
        DataWidth => 18,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_table4_address0,
        ce0 => invert_table4_ce0,
        q0 => invert_table4_q0);

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484 : component reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ready,
        x_0_V => exp_res_0_V_fu_250,
        x_1_V => exp_res_1_V_fu_254,
        x_2_V => exp_res_2_V_fu_258,
        x_3_V => exp_res_3_V_fu_262,
        x_4_V => exp_res_4_V_fu_266,
        x_5_V => exp_res_5_V_fu_270,
        x_6_V => exp_res_6_V_fu_274,
        x_7_V => exp_res_7_V_fu_278,
        x_8_V => exp_res_8_V_fu_282,
        x_9_V => exp_res_9_V_fu_286,
        x_V_offset => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_return,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ce);

    myproject_mul_17ns_18s_26_4_1_U4860 : component myproject_mul_17ns_18s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_446_p0,
        din1 => grp_fu_446_p1,
        ce => grp_fu_446_ce,
        dout => grp_fu_446_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_0_V_1_reg_2056 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_0_V_1_reg_2056_pp0_iter1_reg <= exp_res_0_V_1_reg_2056;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_0_V_fu_250 <= exp_res_0_V_1_reg_2056;
                exp_res_1_V_fu_254 <= exp_res_1_V_1_reg_2067;
                exp_res_2_V_fu_258 <= exp_res_2_V_1_reg_2078;
                exp_res_3_V_fu_262 <= exp_res_3_V_1_reg_2089;
                exp_res_4_V_fu_266 <= exp_res_4_V_1_reg_2100;
                exp_res_5_V_fu_270 <= exp_res_5_V_1_reg_2111;
                exp_res_6_V_1_reg_2122 <= exp_table3_q0;
                exp_res_6_V_fu_274 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_1_V_1_reg_2067 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                exp_res_1_V_1_reg_2067_pp0_iter1_reg <= exp_res_1_V_1_reg_2067;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_2_V_1_reg_2078 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                exp_res_2_V_1_reg_2078_pp0_iter1_reg <= exp_res_2_V_1_reg_2078;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_3_V_1_reg_2089 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_res_3_V_1_reg_2089_pp0_iter1_reg <= exp_res_3_V_1_reg_2089;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_4_V_1_reg_2100 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                exp_res_4_V_1_reg_2100_pp0_iter1_reg <= exp_res_4_V_1_reg_2100;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_5_V_1_reg_2111 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                exp_res_5_V_1_reg_2111_pp0_iter1_reg <= exp_res_5_V_1_reg_2111;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                exp_res_6_V_1_reg_2122_pp0_iter1_reg <= exp_res_6_V_1_reg_2122;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_7_V_1_reg_2132 <= exp_table3_q0;
                exp_res_7_V_fu_278 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                exp_res_7_V_1_reg_2132_pp0_iter1_reg <= exp_res_7_V_1_reg_2132;
                sext_ln241_reg_2167 <= sext_ln241_fu_1896_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exp_res_8_V_1_reg_2142 <= exp_table3_q0;
                exp_res_8_V_fu_282 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exp_res_8_V_1_reg_2142_pp0_iter2_reg <= exp_res_8_V_1_reg_2142;
                y_V_1_reg_2006 <= y_V_1_fu_1307_p3;
                y_V_2_reg_2011 <= y_V_2_fu_1341_p3;
                y_V_3_reg_2016 <= y_V_3_fu_1375_p3;
                y_V_4_reg_2021 <= y_V_4_fu_1409_p3;
                y_V_5_reg_2026 <= y_V_5_fu_1443_p3;
                y_V_6_reg_2031 <= y_V_6_fu_1477_p3;
                y_V_7_reg_2036 <= y_V_7_fu_1511_p3;
                y_V_8_reg_2041 <= y_V_8_fu_1545_p3;
                y_V_9_reg_2046 <= y_V_9_fu_1579_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_9_V_1_reg_2149 <= exp_table3_q0;
                exp_res_9_V_fu_286 <= exp_table3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_9_V_1_reg_2149_pp0_iter2_reg <= exp_res_9_V_1_reg_2149;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                p_Val2_19_reg_2156 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_data_0_V_reg_2187 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_data_1_V_reg_2197 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_data_2_V_reg_2207 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_data_3_V_reg_2217 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_data_4_V_reg_2227 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                tmp_data_5_V_reg_2237 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                tmp_data_6_V_reg_2247 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                tmp_data_7_V_reg_2257 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_data_8_V_reg_2262 <= grp_fu_446_p2(25 downto 10);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage9_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_reset_idle_pp0, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln746_fu_1767_p2 <= std_logic_vector(unsigned(exp_res_8_V_1_reg_2142) + unsigned(exp_res_9_V_1_reg_2149));
    and_ln786_1_fu_770_p2 <= (xor_ln786_1_fu_764_p2 and tmp_23_fu_748_p3);
    and_ln786_2_fu_826_p2 <= (xor_ln786_2_fu_820_p2 and tmp_25_fu_804_p3);
    and_ln786_3_fu_882_p2 <= (xor_ln786_3_fu_876_p2 and tmp_27_fu_860_p3);
    and_ln786_4_fu_938_p2 <= (xor_ln786_4_fu_932_p2 and tmp_29_fu_916_p3);
    and_ln786_5_fu_994_p2 <= (xor_ln786_5_fu_988_p2 and tmp_31_fu_972_p3);
    and_ln786_6_fu_1050_p2 <= (xor_ln786_6_fu_1044_p2 and tmp_33_fu_1028_p3);
    and_ln786_7_fu_1106_p2 <= (xor_ln786_7_fu_1100_p2 and tmp_35_fu_1084_p3);
    and_ln786_8_fu_1162_p2 <= (xor_ln786_8_fu_1156_p2 and tmp_37_fu_1140_p3);
    and_ln786_9_fu_1218_p2 <= (xor_ln786_9_fu_1212_p2 and tmp_39_fu_1196_p3);
    and_ln786_fu_714_p2 <= (xor_ln786_fu_708_p2 and tmp_21_fu_692_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op43)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op43 = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, io_acc_block_signal_op43)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op43 = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_0_V_TREADY)
    begin
                ap_block_pp0_stage1_11001 <= ((res_V_data_0_V_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_0_V_TREADY)
    begin
                ap_block_pp0_stage1_subdone <= ((res_V_data_0_V_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp263 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001_ignoreCallOp264 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001_ignoreCallOp265 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001_ignoreCallOp266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001_ignoreCallOp267 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001_ignoreCallOp268 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage4_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage5_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage6_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage7_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, io_acc_block_signal_op43)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((io_acc_block_signal_op43 = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage4_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage5_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage6_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage7_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_0_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_0_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_1_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_2_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_3_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_4_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_5_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_6_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_7_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_8_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_8_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_8_V_blk_n <= data_V_data_8_V_empty_n;
        else 
            data_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_8_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_8_V_read <= ap_const_logic_1;
        else 
            data_V_data_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_9_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_9_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_9_V_blk_n <= data_V_data_9_V_empty_n;
        else 
            data_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_9_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_V_data_9_V_read <= ap_const_logic_1;
        else 
            data_V_data_9_V_read <= ap_const_logic_0;
        end if; 
    end process;


    exp_table3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage5, zext_ln225_fu_1276_p1, zext_ln225_1_fu_1587_p1, zext_ln225_2_fu_1591_p1, zext_ln225_3_fu_1595_p1, ap_block_pp0_stage3, zext_ln225_4_fu_1599_p1, ap_block_pp0_stage4, zext_ln225_5_fu_1603_p1, zext_ln225_6_fu_1607_p1, ap_block_pp0_stage6, zext_ln225_7_fu_1611_p1, ap_block_pp0_stage7, zext_ln225_8_fu_1644_p1, ap_block_pp0_stage8, zext_ln225_9_fu_1653_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                exp_table3_address0 <= zext_ln225_9_fu_1653_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                exp_table3_address0 <= zext_ln225_8_fu_1644_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                exp_table3_address0 <= zext_ln225_7_fu_1611_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                exp_table3_address0 <= zext_ln225_6_fu_1607_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                exp_table3_address0 <= zext_ln225_5_fu_1603_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                exp_table3_address0 <= zext_ln225_4_fu_1599_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                exp_table3_address0 <= zext_ln225_3_fu_1595_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                exp_table3_address0 <= zext_ln225_2_fu_1591_p1(10 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                exp_table3_address0 <= zext_ln225_1_fu_1587_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                exp_table3_address0 <= zext_ln225_fu_1276_p1(10 - 1 downto 0);
            else 
                exp_table3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            exp_table3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_table3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            exp_table3_ce0 <= ap_const_logic_1;
        else 
            exp_table3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_446_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_446_ce <= ap_const_logic_1;
        else 
            grp_fu_446_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_446_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln1118_fu_1901_p1, zext_ln1118_1_fu_1905_p1, zext_ln1118_2_fu_1909_p1, zext_ln1118_3_fu_1913_p1, zext_ln1118_4_fu_1917_p1, zext_ln1118_5_fu_1921_p1, zext_ln1118_6_fu_1925_p1, zext_ln1118_7_fu_1929_p1, zext_ln1118_8_fu_1933_p1, zext_ln1118_9_fu_1937_p1, ap_block_pp0_stage2, ap_block_pp0_stage5, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_446_p0 <= zext_ln1118_9_fu_1937_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_446_p0 <= zext_ln1118_8_fu_1933_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_446_p0 <= zext_ln1118_7_fu_1929_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_446_p0 <= zext_ln1118_6_fu_1925_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_446_p0 <= zext_ln1118_5_fu_1921_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_446_p0 <= zext_ln1118_4_fu_1917_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_446_p0 <= zext_ln1118_3_fu_1913_p1(17 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_446_p0 <= zext_ln1118_2_fu_1909_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_446_p0 <= zext_ln1118_1_fu_1905_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_446_p0 <= zext_ln1118_fu_1901_p1(17 - 1 downto 0);
        else 
            grp_fu_446_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_446_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, sext_ln241_fu_1896_p1, sext_ln241_reg_2167, ap_block_pp0_stage2, ap_block_pp0_stage5, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_446_p1 <= sext_ln241_reg_2167(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_446_p1 <= sext_ln241_fu_1896_p1(18 - 1 downto 0);
        else 
            grp_fu_446_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2_11001_ignoreCallOp263, ap_block_pp0_stage3_11001_ignoreCallOp264, ap_block_pp0_stage4_11001_ignoreCallOp265, ap_block_pp0_stage5_11001_ignoreCallOp266, ap_block_pp0_stage6_11001_ignoreCallOp267, ap_block_pp0_stage7_11001_ignoreCallOp268)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp268) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp267) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp266) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp265) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp264) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp263) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_start_reg;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset <= ap_const_lv5_4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset <= ap_const_lv5_0;
            else 
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset <= "XXXXX";
            end if;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset <= "XXXXX";
        end if; 
    end process;

    icmp_ln1496_1_fu_566_p0 <= data_V_data_2_V_dout;
    icmp_ln1496_1_fu_566_p1 <= data_V_data_3_V_dout;
    icmp_ln1496_1_fu_566_p2 <= "1" when (signed(icmp_ln1496_1_fu_566_p0) < signed(icmp_ln1496_1_fu_566_p1)) else "0";
    icmp_ln1496_2_fu_580_p2 <= "1" when (signed(select_ln65_fu_558_p3) < signed(select_ln65_1_fu_572_p3)) else "0";
    icmp_ln1496_3_fu_594_p0 <= data_V_data_4_V_dout;
    icmp_ln1496_3_fu_594_p1 <= data_V_data_5_V_dout;
    icmp_ln1496_3_fu_594_p2 <= "1" when (signed(icmp_ln1496_3_fu_594_p0) < signed(icmp_ln1496_3_fu_594_p1)) else "0";
    icmp_ln1496_4_fu_608_p0 <= data_V_data_6_V_dout;
    icmp_ln1496_4_fu_608_p1 <= data_V_data_7_V_dout;
    icmp_ln1496_4_fu_608_p2 <= "1" when (signed(icmp_ln1496_4_fu_608_p0) < signed(icmp_ln1496_4_fu_608_p1)) else "0";
    icmp_ln1496_5_fu_622_p2 <= "1" when (signed(select_ln65_3_fu_600_p3) < signed(select_ln65_4_fu_614_p3)) else "0";
    icmp_ln1496_6_fu_636_p2 <= "1" when (signed(select_ln65_2_fu_586_p3) < signed(select_ln65_5_fu_628_p3)) else "0";
    icmp_ln1496_7_fu_650_p0 <= data_V_data_8_V_dout;
    icmp_ln1496_7_fu_650_p1 <= data_V_data_9_V_dout;
    icmp_ln1496_7_fu_650_p2 <= "1" when (signed(icmp_ln1496_7_fu_650_p0) < signed(icmp_ln1496_7_fu_650_p1)) else "0";
    icmp_ln1496_8_fu_664_p2 <= "1" when (signed(select_ln65_6_fu_642_p3) < signed(select_ln65_7_fu_656_p3)) else "0";
    icmp_ln1496_fu_552_p0 <= data_V_data_0_V_dout;
    icmp_ln1496_fu_552_p1 <= data_V_data_1_V_dout;
    icmp_ln1496_fu_552_p2 <= "1" when (signed(icmp_ln1496_fu_552_p0) < signed(icmp_ln1496_fu_552_p1)) else "0";
    invert_table4_address0 <= zext_ln235_fu_1891_p1(10 - 1 downto 0);

    invert_table4_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            invert_table4_ce0 <= ap_const_logic_1;
        else 
            invert_table4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op43 <= (data_V_data_9_V_empty_n and data_V_data_8_V_empty_n and data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_0_V_empty_n);
        lhs_V_1_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_26_fu_1747_p3),19));

        lhs_V_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_reg_2156),19));

    or_ln340_10_fu_1725_p2 <= (xor_ln340_21_fu_1719_p2 or p_Result_18_fu_1693_p3);
    or_ln340_11_fu_1851_p2 <= (xor_ln340_23_fu_1845_p2 or p_Result_21_fu_1819_p3);
    or_ln340_1_fu_788_p2 <= (xor_ln340_1_fu_782_p2 or tmp_24_fu_756_p3);
    or_ln340_2_fu_844_p2 <= (xor_ln340_2_fu_838_p2 or tmp_26_fu_812_p3);
    or_ln340_3_fu_900_p2 <= (xor_ln340_3_fu_894_p2 or tmp_28_fu_868_p3);
    or_ln340_4_fu_956_p2 <= (xor_ln340_4_fu_950_p2 or tmp_30_fu_924_p3);
    or_ln340_5_fu_1012_p2 <= (xor_ln340_5_fu_1006_p2 or tmp_32_fu_980_p3);
    or_ln340_6_fu_1068_p2 <= (xor_ln340_6_fu_1062_p2 or tmp_34_fu_1036_p3);
    or_ln340_7_fu_1124_p2 <= (xor_ln340_7_fu_1118_p2 or tmp_36_fu_1092_p3);
    or_ln340_8_fu_1180_p2 <= (xor_ln340_8_fu_1174_p2 or tmp_38_fu_1148_p3);
    or_ln340_9_fu_1236_p2 <= (xor_ln340_9_fu_1230_p2 or tmp_40_fu_1204_p3);
    or_ln340_fu_732_p2 <= (xor_ln340_fu_726_p2 or tmp_22_fu_700_p3);
    p_Result_18_fu_1693_p3 <= p_Val2_22_fu_1688_p2(17 downto 17);
    p_Result_19_fu_1771_p3 <= p_Val2_25_fu_1761_p2(17 downto 17);
    p_Result_20_fu_1805_p3 <= ret_V_1_fu_1799_p2(18 downto 18);
    p_Result_21_fu_1819_p3 <= p_Val2_29_fu_1813_p2(17 downto 17);
    p_Result_s_fu_1680_p3 <= ret_V_fu_1674_p2(18 downto 18);
    p_Val2_22_fu_1688_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_return;
    p_Val2_22_fu_1688_p2 <= std_logic_vector(signed(p_Val2_22_fu_1688_p0) + signed(p_Val2_19_reg_2156));
    p_Val2_23_fu_1755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2142),18));
    p_Val2_24_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2149),18));
    p_Val2_25_fu_1761_p2 <= std_logic_vector(unsigned(p_Val2_24_fu_1758_p1) + unsigned(p_Val2_23_fu_1755_p1));
    p_Val2_26_fu_1747_p3 <= 
        select_ln340_20_fu_1731_p3 when (or_ln340_10_fu_1725_p2(0) = '1') else 
        select_ln388_10_fu_1739_p3;
    p_Val2_27_fu_1779_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_19_fu_1771_p3(0) = '1') else 
        add_ln746_fu_1767_p2;
    p_Val2_29_fu_1813_p2 <= std_logic_vector(unsigned(zext_ln746_fu_1787_p1) + unsigned(p_Val2_26_fu_1747_p3));
    res_V_data_0_V_TDATA <= tmp_data_0_V_reg_2187;

    res_V_data_0_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_0_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_0_V_TDATA_blk_n <= res_V_data_0_V_TREADY;
        else 
            res_V_data_0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_0_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_0_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_0_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_1_V_TDATA <= tmp_data_1_V_reg_2197;

    res_V_data_1_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_1_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_1_V_TDATA_blk_n <= res_V_data_1_V_TREADY;
        else 
            res_V_data_1_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_1_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_1_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_1_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_2_V_TDATA <= tmp_data_2_V_reg_2207;

    res_V_data_2_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_2_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_2_V_TDATA_blk_n <= res_V_data_2_V_TREADY;
        else 
            res_V_data_2_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_2_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_2_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_2_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_3_V_TDATA <= tmp_data_3_V_reg_2217;

    res_V_data_3_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_3_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_3_V_TDATA_blk_n <= res_V_data_3_V_TREADY;
        else 
            res_V_data_3_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_3_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_3_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_3_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_4_V_TDATA <= tmp_data_4_V_reg_2227;

    res_V_data_4_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_4_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_4_V_TDATA_blk_n <= res_V_data_4_V_TREADY;
        else 
            res_V_data_4_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_4_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_4_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_4_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_5_V_TDATA <= tmp_data_5_V_reg_2237;

    res_V_data_5_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_5_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_5_V_TDATA_blk_n <= res_V_data_5_V_TREADY;
        else 
            res_V_data_5_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_5_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_5_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_5_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_6_V_TDATA <= tmp_data_6_V_reg_2247;

    res_V_data_6_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_6_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_6_V_TDATA_blk_n <= res_V_data_6_V_TREADY;
        else 
            res_V_data_6_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_6_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_6_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_6_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_7_V_TDATA <= tmp_data_7_V_reg_2257;

    res_V_data_7_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_7_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_7_V_TDATA_blk_n <= res_V_data_7_V_TREADY;
        else 
            res_V_data_7_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_7_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_7_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_7_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_8_V_TDATA <= tmp_data_8_V_reg_2262;

    res_V_data_8_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_8_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_8_V_TDATA_blk_n <= res_V_data_8_V_TREADY;
        else 
            res_V_data_8_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_8_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_8_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_8_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    res_V_data_9_V_TDATA <= grp_fu_446_p2(25 downto 10);

    res_V_data_9_V_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, res_V_data_9_V_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_data_9_V_TDATA_blk_n <= res_V_data_9_V_TREADY;
        else 
            res_V_data_9_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_data_9_V_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_V_data_9_V_TVALID <= ap_const_logic_1;
        else 
            res_V_data_9_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_1_fu_1799_p2 <= std_logic_vector(signed(lhs_V_1_fu_1791_p1) + signed(rhs_V_1_fu_1795_p1));
    ret_V_fu_1674_p2 <= std_logic_vector(signed(lhs_V_fu_1667_p1) + signed(rhs_V_fu_1670_p1));
    rhs_V_1_fu_1795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_27_fu_1779_p3),19));
    rhs_V_fu_1670_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_return;
        rhs_V_fu_1670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1670_p0),19));

    select_ln340_10_fu_1427_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_15_fu_1000_p2(0) = '1') else 
        tmp_15_fu_1417_p4;
    select_ln340_12_fu_1461_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_16_fu_1056_p2(0) = '1') else 
        tmp_16_fu_1451_p4;
    select_ln340_14_fu_1495_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_17_fu_1112_p2(0) = '1') else 
        tmp_17_fu_1485_p4;
    select_ln340_16_fu_1529_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_18_fu_1168_p2(0) = '1') else 
        tmp_18_fu_1519_p4;
    select_ln340_18_fu_1563_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_19_fu_1224_p2(0) = '1') else 
        tmp_19_fu_1553_p4;
    select_ln340_20_fu_1731_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_20_fu_1713_p2(0) = '1') else 
        p_Val2_22_fu_1688_p2;
    select_ln340_22_fu_1867_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_22_fu_1839_p2(0) = '1') else 
        tmp_20_fu_1857_p4;
    select_ln340_2_fu_1291_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_11_fu_776_p2(0) = '1') else 
        tmp_11_fu_1281_p4;
    select_ln340_4_fu_1325_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_12_fu_832_p2(0) = '1') else 
        tmp_12_fu_1315_p4;
    select_ln340_6_fu_1359_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_13_fu_888_p2(0) = '1') else 
        tmp_13_fu_1349_p4;
    select_ln340_8_fu_1393_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_14_fu_944_p2(0) = '1') else 
        tmp_14_fu_1383_p4;
    select_ln340_fu_1252_p3 <= 
        ap_const_lv10_1FF when (xor_ln340_10_fu_720_p2(0) = '1') else 
        tmp_fu_1242_p4;
    select_ln388_10_fu_1739_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_1707_p2(0) = '1') else 
        p_Val2_22_fu_1688_p2;
    select_ln388_11_fu_1875_p3 <= 
        ap_const_lv10_200 when (underflow_1_fu_1833_p2(0) = '1') else 
        tmp_20_fu_1857_p4;
    select_ln388_1_fu_1299_p3 <= 
        ap_const_lv10_200 when (and_ln786_1_fu_770_p2(0) = '1') else 
        tmp_11_fu_1281_p4;
    select_ln388_2_fu_1333_p3 <= 
        ap_const_lv10_200 when (and_ln786_2_fu_826_p2(0) = '1') else 
        tmp_12_fu_1315_p4;
    select_ln388_3_fu_1367_p3 <= 
        ap_const_lv10_200 when (and_ln786_3_fu_882_p2(0) = '1') else 
        tmp_13_fu_1349_p4;
    select_ln388_4_fu_1401_p3 <= 
        ap_const_lv10_200 when (and_ln786_4_fu_938_p2(0) = '1') else 
        tmp_14_fu_1383_p4;
    select_ln388_5_fu_1435_p3 <= 
        ap_const_lv10_200 when (and_ln786_5_fu_994_p2(0) = '1') else 
        tmp_15_fu_1417_p4;
    select_ln388_6_fu_1469_p3 <= 
        ap_const_lv10_200 when (and_ln786_6_fu_1050_p2(0) = '1') else 
        tmp_16_fu_1451_p4;
    select_ln388_7_fu_1503_p3 <= 
        ap_const_lv10_200 when (and_ln786_7_fu_1106_p2(0) = '1') else 
        tmp_17_fu_1485_p4;
    select_ln388_8_fu_1537_p3 <= 
        ap_const_lv10_200 when (and_ln786_8_fu_1162_p2(0) = '1') else 
        tmp_18_fu_1519_p4;
    select_ln388_9_fu_1571_p3 <= 
        ap_const_lv10_200 when (and_ln786_9_fu_1218_p2(0) = '1') else 
        tmp_19_fu_1553_p4;
    select_ln388_fu_1260_p3 <= 
        ap_const_lv10_200 when (and_ln786_fu_714_p2(0) = '1') else 
        tmp_fu_1242_p4;
    select_ln65_1_fu_572_p1 <= data_V_data_3_V_dout;
    select_ln65_1_fu_572_p2 <= data_V_data_2_V_dout;
    select_ln65_1_fu_572_p3 <= 
        select_ln65_1_fu_572_p1 when (icmp_ln1496_1_fu_566_p2(0) = '1') else 
        select_ln65_1_fu_572_p2;
    select_ln65_2_fu_586_p3 <= 
        select_ln65_1_fu_572_p3 when (icmp_ln1496_2_fu_580_p2(0) = '1') else 
        select_ln65_fu_558_p3;
    select_ln65_3_fu_600_p1 <= data_V_data_5_V_dout;
    select_ln65_3_fu_600_p2 <= data_V_data_4_V_dout;
    select_ln65_3_fu_600_p3 <= 
        select_ln65_3_fu_600_p1 when (icmp_ln1496_3_fu_594_p2(0) = '1') else 
        select_ln65_3_fu_600_p2;
    select_ln65_4_fu_614_p1 <= data_V_data_7_V_dout;
    select_ln65_4_fu_614_p2 <= data_V_data_6_V_dout;
    select_ln65_4_fu_614_p3 <= 
        select_ln65_4_fu_614_p1 when (icmp_ln1496_4_fu_608_p2(0) = '1') else 
        select_ln65_4_fu_614_p2;
    select_ln65_5_fu_628_p3 <= 
        select_ln65_4_fu_614_p3 when (icmp_ln1496_5_fu_622_p2(0) = '1') else 
        select_ln65_3_fu_600_p3;
    select_ln65_6_fu_642_p3 <= 
        select_ln65_5_fu_628_p3 when (icmp_ln1496_6_fu_636_p2(0) = '1') else 
        select_ln65_2_fu_586_p3;
    select_ln65_7_fu_656_p1 <= data_V_data_9_V_dout;
    select_ln65_7_fu_656_p2 <= data_V_data_8_V_dout;
    select_ln65_7_fu_656_p3 <= 
        select_ln65_7_fu_656_p1 when (icmp_ln1496_7_fu_650_p2(0) = '1') else 
        select_ln65_7_fu_656_p2;
    select_ln65_fu_558_p1 <= data_V_data_1_V_dout;
    select_ln65_fu_558_p2 <= data_V_data_0_V_dout;
    select_ln65_fu_558_p3 <= 
        select_ln65_fu_558_p1 when (icmp_ln1496_fu_552_p2(0) = '1') else 
        select_ln65_fu_558_p2;
        sext_ln241_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(invert_table4_q0),26));

    sext_ln703_10_fu_1186_p0 <= data_V_data_9_V_dout;
        sext_ln703_10_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_10_fu_1186_p0),17));

        sext_ln703_1_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_max_V_fu_670_p3),17));

    sext_ln703_2_fu_738_p0 <= data_V_data_1_V_dout;
        sext_ln703_2_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_2_fu_738_p0),17));

    sext_ln703_3_fu_794_p0 <= data_V_data_2_V_dout;
        sext_ln703_3_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_3_fu_794_p0),17));

    sext_ln703_4_fu_850_p0 <= data_V_data_3_V_dout;
        sext_ln703_4_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_4_fu_850_p0),17));

    sext_ln703_5_fu_906_p0 <= data_V_data_4_V_dout;
        sext_ln703_5_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_5_fu_906_p0),17));

    sext_ln703_6_fu_962_p0 <= data_V_data_5_V_dout;
        sext_ln703_6_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_6_fu_962_p0),17));

    sext_ln703_7_fu_1018_p0 <= data_V_data_6_V_dout;
        sext_ln703_7_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_7_fu_1018_p0),17));

    sext_ln703_8_fu_1074_p0 <= data_V_data_7_V_dout;
        sext_ln703_8_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_8_fu_1074_p0),17));

    sext_ln703_9_fu_1130_p0 <= data_V_data_8_V_dout;
        sext_ln703_9_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_9_fu_1130_p0),17));

    sext_ln703_fu_678_p0 <= data_V_data_0_V_dout;
        sext_ln703_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_678_p0),17));

    sub_ln1193_1_fu_742_p2 <= std_logic_vector(signed(sext_ln703_2_fu_738_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_2_fu_798_p2 <= std_logic_vector(signed(sext_ln703_3_fu_794_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_3_fu_854_p2 <= std_logic_vector(signed(sext_ln703_4_fu_850_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_4_fu_910_p2 <= std_logic_vector(signed(sext_ln703_5_fu_906_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_5_fu_966_p2 <= std_logic_vector(signed(sext_ln703_6_fu_962_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_6_fu_1022_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1018_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_7_fu_1078_p2 <= std_logic_vector(signed(sext_ln703_8_fu_1074_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_8_fu_1134_p2 <= std_logic_vector(signed(sext_ln703_9_fu_1130_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_9_fu_1190_p2 <= std_logic_vector(signed(sext_ln703_10_fu_1186_p1) - signed(sext_ln703_1_fu_682_p1));
    sub_ln1193_fu_686_p2 <= std_logic_vector(signed(sext_ln703_fu_678_p1) - signed(sext_ln703_1_fu_682_p1));
    tmp_11_fu_1281_p4 <= sub_ln1193_1_fu_742_p2(15 downto 6);
    tmp_12_fu_1315_p4 <= sub_ln1193_2_fu_798_p2(15 downto 6);
    tmp_13_fu_1349_p4 <= sub_ln1193_3_fu_854_p2(15 downto 6);
    tmp_14_fu_1383_p4 <= sub_ln1193_4_fu_910_p2(15 downto 6);
    tmp_15_fu_1417_p4 <= sub_ln1193_5_fu_966_p2(15 downto 6);
    tmp_16_fu_1451_p4 <= sub_ln1193_6_fu_1022_p2(15 downto 6);
    tmp_17_fu_1485_p4 <= sub_ln1193_7_fu_1078_p2(15 downto 6);
    tmp_18_fu_1519_p4 <= sub_ln1193_8_fu_1134_p2(15 downto 6);
    tmp_19_fu_1553_p4 <= sub_ln1193_9_fu_1190_p2(15 downto 6);
    tmp_20_fu_1857_p4 <= p_Val2_29_fu_1813_p2(17 downto 8);
    tmp_21_fu_692_p3 <= sub_ln1193_fu_686_p2(16 downto 16);
    tmp_22_fu_700_p3 <= sub_ln1193_fu_686_p2(15 downto 15);
    tmp_23_fu_748_p3 <= sub_ln1193_1_fu_742_p2(16 downto 16);
    tmp_24_fu_756_p3 <= sub_ln1193_1_fu_742_p2(15 downto 15);
    tmp_25_fu_804_p3 <= sub_ln1193_2_fu_798_p2(16 downto 16);
    tmp_26_fu_812_p3 <= sub_ln1193_2_fu_798_p2(15 downto 15);
    tmp_27_fu_860_p3 <= sub_ln1193_3_fu_854_p2(16 downto 16);
    tmp_28_fu_868_p3 <= sub_ln1193_3_fu_854_p2(15 downto 15);
    tmp_29_fu_916_p3 <= sub_ln1193_4_fu_910_p2(16 downto 16);
    tmp_30_fu_924_p3 <= sub_ln1193_4_fu_910_p2(15 downto 15);
    tmp_31_fu_972_p3 <= sub_ln1193_5_fu_966_p2(16 downto 16);
    tmp_32_fu_980_p3 <= sub_ln1193_5_fu_966_p2(15 downto 15);
    tmp_33_fu_1028_p3 <= sub_ln1193_6_fu_1022_p2(16 downto 16);
    tmp_34_fu_1036_p3 <= sub_ln1193_6_fu_1022_p2(15 downto 15);
    tmp_35_fu_1084_p3 <= sub_ln1193_7_fu_1078_p2(16 downto 16);
    tmp_36_fu_1092_p3 <= sub_ln1193_7_fu_1078_p2(15 downto 15);
    tmp_37_fu_1140_p3 <= sub_ln1193_8_fu_1134_p2(16 downto 16);
    tmp_38_fu_1148_p3 <= sub_ln1193_8_fu_1134_p2(15 downto 15);
    tmp_39_fu_1196_p3 <= sub_ln1193_9_fu_1190_p2(16 downto 16);
    tmp_40_fu_1204_p3 <= sub_ln1193_9_fu_1190_p2(15 downto 15);
    tmp_fu_1242_p4 <= sub_ln1193_fu_686_p2(15 downto 6);
    underflow_1_fu_1833_p2 <= (xor_ln786_11_fu_1827_p2 and p_Result_20_fu_1805_p3);
    underflow_fu_1707_p2 <= (xor_ln786_10_fu_1701_p2 and p_Result_s_fu_1680_p3);
    x_max_V_fu_670_p3 <= 
        select_ln65_7_fu_656_p3 when (icmp_ln1496_8_fu_664_p2(0) = '1') else 
        select_ln65_6_fu_642_p3;
    xor_ln340_10_fu_720_p2 <= (tmp_22_fu_700_p3 xor tmp_21_fu_692_p3);
    xor_ln340_11_fu_776_p2 <= (tmp_24_fu_756_p3 xor tmp_23_fu_748_p3);
    xor_ln340_12_fu_832_p2 <= (tmp_26_fu_812_p3 xor tmp_25_fu_804_p3);
    xor_ln340_13_fu_888_p2 <= (tmp_28_fu_868_p3 xor tmp_27_fu_860_p3);
    xor_ln340_14_fu_944_p2 <= (tmp_30_fu_924_p3 xor tmp_29_fu_916_p3);
    xor_ln340_15_fu_1000_p2 <= (tmp_32_fu_980_p3 xor tmp_31_fu_972_p3);
    xor_ln340_16_fu_1056_p2 <= (tmp_34_fu_1036_p3 xor tmp_33_fu_1028_p3);
    xor_ln340_17_fu_1112_p2 <= (tmp_36_fu_1092_p3 xor tmp_35_fu_1084_p3);
    xor_ln340_18_fu_1168_p2 <= (tmp_38_fu_1148_p3 xor tmp_37_fu_1140_p3);
    xor_ln340_19_fu_1224_p2 <= (tmp_40_fu_1204_p3 xor tmp_39_fu_1196_p3);
    xor_ln340_1_fu_782_p2 <= (tmp_23_fu_748_p3 xor ap_const_lv1_1);
    xor_ln340_20_fu_1713_p2 <= (p_Result_s_fu_1680_p3 xor p_Result_18_fu_1693_p3);
    xor_ln340_21_fu_1719_p2 <= (p_Result_s_fu_1680_p3 xor ap_const_lv1_1);
    xor_ln340_22_fu_1839_p2 <= (p_Result_21_fu_1819_p3 xor p_Result_20_fu_1805_p3);
    xor_ln340_23_fu_1845_p2 <= (p_Result_20_fu_1805_p3 xor ap_const_lv1_1);
    xor_ln340_2_fu_838_p2 <= (tmp_25_fu_804_p3 xor ap_const_lv1_1);
    xor_ln340_3_fu_894_p2 <= (tmp_27_fu_860_p3 xor ap_const_lv1_1);
    xor_ln340_4_fu_950_p2 <= (tmp_29_fu_916_p3 xor ap_const_lv1_1);
    xor_ln340_5_fu_1006_p2 <= (tmp_31_fu_972_p3 xor ap_const_lv1_1);
    xor_ln340_6_fu_1062_p2 <= (tmp_33_fu_1028_p3 xor ap_const_lv1_1);
    xor_ln340_7_fu_1118_p2 <= (tmp_35_fu_1084_p3 xor ap_const_lv1_1);
    xor_ln340_8_fu_1174_p2 <= (tmp_37_fu_1140_p3 xor ap_const_lv1_1);
    xor_ln340_9_fu_1230_p2 <= (tmp_39_fu_1196_p3 xor ap_const_lv1_1);
    xor_ln340_fu_726_p2 <= (tmp_21_fu_692_p3 xor ap_const_lv1_1);
    xor_ln786_10_fu_1701_p2 <= (p_Result_18_fu_1693_p3 xor ap_const_lv1_1);
    xor_ln786_11_fu_1827_p2 <= (p_Result_21_fu_1819_p3 xor ap_const_lv1_1);
    xor_ln786_1_fu_764_p2 <= (tmp_24_fu_756_p3 xor ap_const_lv1_1);
    xor_ln786_2_fu_820_p2 <= (tmp_26_fu_812_p3 xor ap_const_lv1_1);
    xor_ln786_3_fu_876_p2 <= (tmp_28_fu_868_p3 xor ap_const_lv1_1);
    xor_ln786_4_fu_932_p2 <= (tmp_30_fu_924_p3 xor ap_const_lv1_1);
    xor_ln786_5_fu_988_p2 <= (tmp_32_fu_980_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_1044_p2 <= (tmp_34_fu_1036_p3 xor ap_const_lv1_1);
    xor_ln786_7_fu_1100_p2 <= (tmp_36_fu_1092_p3 xor ap_const_lv1_1);
    xor_ln786_8_fu_1156_p2 <= (tmp_38_fu_1148_p3 xor ap_const_lv1_1);
    xor_ln786_9_fu_1212_p2 <= (tmp_40_fu_1204_p3 xor ap_const_lv1_1);
    xor_ln786_fu_708_p2 <= (tmp_22_fu_700_p3 xor ap_const_lv1_1);
    y_V_10_fu_1883_p3 <= 
        select_ln340_22_fu_1867_p3 when (or_ln340_11_fu_1851_p2(0) = '1') else 
        select_ln388_11_fu_1875_p3;
    y_V_1_fu_1307_p3 <= 
        select_ln340_2_fu_1291_p3 when (or_ln340_1_fu_788_p2(0) = '1') else 
        select_ln388_1_fu_1299_p3;
    y_V_2_fu_1341_p3 <= 
        select_ln340_4_fu_1325_p3 when (or_ln340_2_fu_844_p2(0) = '1') else 
        select_ln388_2_fu_1333_p3;
    y_V_3_fu_1375_p3 <= 
        select_ln340_6_fu_1359_p3 when (or_ln340_3_fu_900_p2(0) = '1') else 
        select_ln388_3_fu_1367_p3;
    y_V_4_fu_1409_p3 <= 
        select_ln340_8_fu_1393_p3 when (or_ln340_4_fu_956_p2(0) = '1') else 
        select_ln388_4_fu_1401_p3;
    y_V_5_fu_1443_p3 <= 
        select_ln340_10_fu_1427_p3 when (or_ln340_5_fu_1012_p2(0) = '1') else 
        select_ln388_5_fu_1435_p3;
    y_V_6_fu_1477_p3 <= 
        select_ln340_12_fu_1461_p3 when (or_ln340_6_fu_1068_p2(0) = '1') else 
        select_ln388_6_fu_1469_p3;
    y_V_7_fu_1511_p3 <= 
        select_ln340_14_fu_1495_p3 when (or_ln340_7_fu_1124_p2(0) = '1') else 
        select_ln388_7_fu_1503_p3;
    y_V_8_fu_1545_p3 <= 
        select_ln340_16_fu_1529_p3 when (or_ln340_8_fu_1180_p2(0) = '1') else 
        select_ln388_8_fu_1537_p3;
    y_V_9_fu_1579_p3 <= 
        select_ln340_18_fu_1563_p3 when (or_ln340_9_fu_1236_p2(0) = '1') else 
        select_ln388_9_fu_1571_p3;
    y_V_fu_1268_p3 <= 
        select_ln340_fu_1252_p3 when (or_ln340_fu_732_p2(0) = '1') else 
        select_ln388_fu_1260_p3;
    zext_ln1118_1_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_1_V_1_reg_2067_pp0_iter1_reg),26));
    zext_ln1118_2_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_2_V_1_reg_2078_pp0_iter1_reg),26));
    zext_ln1118_3_fu_1913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_3_V_1_reg_2089_pp0_iter1_reg),26));
    zext_ln1118_4_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_4_V_1_reg_2100_pp0_iter1_reg),26));
    zext_ln1118_5_fu_1921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_5_V_1_reg_2111_pp0_iter1_reg),26));
    zext_ln1118_6_fu_1925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_6_V_1_reg_2122_pp0_iter1_reg),26));
    zext_ln1118_7_fu_1929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_7_V_1_reg_2132_pp0_iter1_reg),26));
    zext_ln1118_8_fu_1933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2142_pp0_iter2_reg),26));
    zext_ln1118_9_fu_1937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2149_pp0_iter2_reg),26));
    zext_ln1118_fu_1901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_0_V_1_reg_2056_pp0_iter1_reg),26));
    zext_ln225_1_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_1_reg_2006),64));
    zext_ln225_2_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_2_reg_2011),64));
    zext_ln225_3_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_3_reg_2016),64));
    zext_ln225_4_fu_1599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_4_reg_2021),64));
    zext_ln225_5_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_5_reg_2026),64));
    zext_ln225_6_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_6_reg_2031),64));
    zext_ln225_7_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_7_reg_2036),64));
    zext_ln225_8_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_8_reg_2041),64));
    zext_ln225_9_fu_1653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_9_reg_2046),64));
    zext_ln225_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_fu_1268_p3),64));
    zext_ln235_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_10_fu_1883_p3),64));
    zext_ln746_fu_1787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_27_fu_1779_p3),18));
end behav;
