<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: LPC_SYSCTL_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_l_p_c___s_y_s_c_t_l___t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_SYSCTL_T Struct Reference<div class="ingroups"><a class="el" href="group___s_y_s_c_t_l__11_x_x.html">CHIP: LPC11xx System Control block driver</a> &#124; <a class="el" href="group___s_y_s_c_t_l__13_x_x.html">CHIP: LPC13xx System Control block driver</a> &#124; <a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html">CHIP: LPC17xx/40xx System Control block driver</a> &#124; <a class="el" href="group___s_y_s_c_t_l__8_x_x.html">CHIP: LPC8xx System and Control Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LPC11XX System Control block structure. </p>
<p>LPC8XX System Control and Clock register block structure.</p>
<p>LPC17XX/40XX Clock and Power register block structure.</p>
<p>LPC13XX System Control block structure. </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00047">47</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a17a60c167cdf0de7ffd3593c3c09f62d"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a17a60c167cdf0de7ffd3593c3c09f62d">SYSMEMREMAP</a></td></tr>
<tr class="separator:a17a60c167cdf0de7ffd3593c3c09f62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e1ef55eab96aec0ae85a731c922a3a"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ac7e1ef55eab96aec0ae85a731c922a3a">PRESETCTRL</a></td></tr>
<tr class="separator:ac7e1ef55eab96aec0ae85a731c922a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2c123e3332e2cc2b33c129dcbf11cc"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a6b2c123e3332e2cc2b33c129dcbf11cc">SYSPLLCTRL</a></td></tr>
<tr class="separator:a6b2c123e3332e2cc2b33c129dcbf11cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eedda331230ce9dfa634fd6bcac07f1"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a6eedda331230ce9dfa634fd6bcac07f1">SYSPLLSTAT</a></td></tr>
<tr class="separator:a6eedda331230ce9dfa634fd6bcac07f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccd10027d63a20a9a246522c5172e01"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4ccd10027d63a20a9a246522c5172e01">USBPLLCTRL</a></td></tr>
<tr class="separator:a4ccd10027d63a20a9a246522c5172e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2217a03ccd99584fceeba78e02ddb42f"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2217a03ccd99584fceeba78e02ddb42f">USBPLLSTAT</a></td></tr>
<tr class="separator:a2217a03ccd99584fceeba78e02ddb42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c50f8698052818ea3024b4b52d65886"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a3c50f8698052818ea3024b4b52d65886">RESERVED1</a> [2]</td></tr>
<tr class="separator:a3c50f8698052818ea3024b4b52d65886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662ca354fa7024ac1b1b32737628cae0"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a662ca354fa7024ac1b1b32737628cae0">SYSOSCCTRL</a></td></tr>
<tr class="separator:a662ca354fa7024ac1b1b32737628cae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e67c07557b6f8a151860e6be2d5419"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad1e67c07557b6f8a151860e6be2d5419">WDTOSCCTRL</a></td></tr>
<tr class="separator:ad1e67c07557b6f8a151860e6be2d5419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa913c6981b6e545a7e7affe49b199a42"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aa913c6981b6e545a7e7affe49b199a42">IRCCTRL</a></td></tr>
<tr class="separator:aa913c6981b6e545a7e7affe49b199a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc98ec291574eb9acbb319f4569c069a"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#abc98ec291574eb9acbb319f4569c069a">LFOSCCTRL</a></td></tr>
<tr class="separator:abc98ec291574eb9acbb319f4569c069a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586714709ddf15d0a25adb66145a5c69"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a586714709ddf15d0a25adb66145a5c69">SYSRSTSTAT</a></td></tr>
<tr class="separator:a586714709ddf15d0a25adb66145a5c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084078d9f3cece4b4ad554e2c700919f"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a084078d9f3cece4b4ad554e2c700919f">RESERVED2</a> [3]</td></tr>
<tr class="separator:a084078d9f3cece4b4ad554e2c700919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ba9f518eb1920eb67b36fd25b30e47"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a76ba9f518eb1920eb67b36fd25b30e47">SYSPLLCLKSEL</a></td></tr>
<tr class="separator:a76ba9f518eb1920eb67b36fd25b30e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba34392ab1f9a5985378effd55372bd"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a6ba34392ab1f9a5985378effd55372bd">SYSPLLCLKUEN</a></td></tr>
<tr class="separator:a6ba34392ab1f9a5985378effd55372bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38216b0382c2bad3334f5cc01fe48d8c"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a38216b0382c2bad3334f5cc01fe48d8c">USBPLLCLKSEL</a></td></tr>
<tr class="separator:a38216b0382c2bad3334f5cc01fe48d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75badbd11d05c4891862391a4a0a32b"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ac75badbd11d05c4891862391a4a0a32b">USBPLLCLKUEN</a></td></tr>
<tr class="separator:ac75badbd11d05c4891862391a4a0a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5cc398041224f38803ecf5b544943f"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a8c5cc398041224f38803ecf5b544943f">RESERVED3</a> [8]</td></tr>
<tr class="separator:a8c5cc398041224f38803ecf5b544943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dccbabcb3130fbb8e8808bfc173ad2"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a60dccbabcb3130fbb8e8808bfc173ad2">MAINCLKSEL</a></td></tr>
<tr class="separator:a60dccbabcb3130fbb8e8808bfc173ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41582e073f2fc50770d528b365f9aee"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad41582e073f2fc50770d528b365f9aee">MAINCLKUEN</a></td></tr>
<tr class="separator:ad41582e073f2fc50770d528b365f9aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60a30e4eeee91bce99fd658ed077fa5"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad60a30e4eeee91bce99fd658ed077fa5">SYSAHBCLKDIV</a></td></tr>
<tr class="separator:ad60a30e4eeee91bce99fd658ed077fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:ac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7110048494b80a359365005186ea7b0"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad7110048494b80a359365005186ea7b0">SYSAHBCLKCTRL</a></td></tr>
<tr class="separator:ad7110048494b80a359365005186ea7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d484226152db4b8f28b4ef77cbbd0f4"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4d484226152db4b8f28b4ef77cbbd0f4">RESERVED5</a> [4]</td></tr>
<tr class="separator:a4d484226152db4b8f28b4ef77cbbd0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40404529d0988e5ec2e422d7ad7114c7"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a40404529d0988e5ec2e422d7ad7114c7">SSP0CLKDIV</a></td></tr>
<tr class="separator:a40404529d0988e5ec2e422d7ad7114c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4903f5aecf1a3569d49434d5971203ba"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4903f5aecf1a3569d49434d5971203ba">USARTCLKDIV</a></td></tr>
<tr class="separator:a4903f5aecf1a3569d49434d5971203ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df30d23b6f20cfe4275f0778d25a998"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a0df30d23b6f20cfe4275f0778d25a998">SSP1CLKDIV</a></td></tr>
<tr class="separator:a0df30d23b6f20cfe4275f0778d25a998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20fa6cd8b15274a7897e89d6341710ce"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a20fa6cd8b15274a7897e89d6341710ce">RESERVED6</a> [8]</td></tr>
<tr class="separator:a20fa6cd8b15274a7897e89d6341710ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1826335b3c7073b1ff28fdcbe413f663"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1826335b3c7073b1ff28fdcbe413f663">USBCLKSEL</a></td></tr>
<tr class="separator:a1826335b3c7073b1ff28fdcbe413f663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46797b8bb1da5abd9a3dab583d8ebd7c"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a46797b8bb1da5abd9a3dab583d8ebd7c">USBCLKUEN</a></td></tr>
<tr class="separator:a46797b8bb1da5abd9a3dab583d8ebd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2fa8d4be919aa01b8405fdfeee62148"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad2fa8d4be919aa01b8405fdfeee62148">USBCLKDIV</a></td></tr>
<tr class="separator:ad2fa8d4be919aa01b8405fdfeee62148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df5936126b77ccdb96f68b3f6e52e34"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a7df5936126b77ccdb96f68b3f6e52e34">RESERVED7</a></td></tr>
<tr class="separator:a7df5936126b77ccdb96f68b3f6e52e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14abf356f37ad6ed885e857cb1090e04"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a14abf356f37ad6ed885e857cb1090e04">WDTCLKSEL</a></td></tr>
<tr class="separator:a14abf356f37ad6ed885e857cb1090e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd41ab2223e6eafa56e898209b2adde"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a9fd41ab2223e6eafa56e898209b2adde">WDTCLKUEN</a></td></tr>
<tr class="separator:a9fd41ab2223e6eafa56e898209b2adde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f2472faf7a6c1be1908ffd8499c4a5"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#af5f2472faf7a6c1be1908ffd8499c4a5">WDTCLKDIV</a></td></tr>
<tr class="separator:af5f2472faf7a6c1be1908ffd8499c4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f95ffb34e6309c5b738e2d843a034b1"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a8f95ffb34e6309c5b738e2d843a034b1">RESERVED8</a></td></tr>
<tr class="separator:a8f95ffb34e6309c5b738e2d843a034b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3174549779cadc16b8a66226f70818"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#adb3174549779cadc16b8a66226f70818">CLKOUTSEL</a></td></tr>
<tr class="separator:adb3174549779cadc16b8a66226f70818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df1e7b0cc40e833539d3cbcc3c12031"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a7df1e7b0cc40e833539d3cbcc3c12031">CLKOUTUEN</a></td></tr>
<tr class="separator:a7df1e7b0cc40e833539d3cbcc3c12031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cec008dad7743199cb02b4c59bae04c"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a0cec008dad7743199cb02b4c59bae04c">CLKOUTDIV</a></td></tr>
<tr class="separator:a0cec008dad7743199cb02b4c59bae04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc37d67bef567fa06a1e78e7e68c4f1c"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#afc37d67bef567fa06a1e78e7e68c4f1c">RESERVED9</a> [5]</td></tr>
<tr class="separator:afc37d67bef567fa06a1e78e7e68c4f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2cd376c03bd57a359a93ce2b3dfacec"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ab2cd376c03bd57a359a93ce2b3dfacec">PIOPORCAP</a> [2]</td></tr>
<tr class="separator:ab2cd376c03bd57a359a93ce2b3dfacec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a31ee705d40cc8808486add07d14b0"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aa0a31ee705d40cc8808486add07d14b0">RESERVED10</a> [18]</td></tr>
<tr class="separator:aa0a31ee705d40cc8808486add07d14b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aab7ed6a9fad53212bf6713316d189c"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a5aab7ed6a9fad53212bf6713316d189c">BODCTRL</a></td></tr>
<tr class="separator:a5aab7ed6a9fad53212bf6713316d189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2ae2a6a05bab271c62b5062a7fb9d1"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2e2ae2a6a05bab271c62b5062a7fb9d1">SYSTCKCAL</a></td></tr>
<tr class="separator:a2e2ae2a6a05bab271c62b5062a7fb9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ced4577afb08a1fd64d4b08f231d513"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a9ced4577afb08a1fd64d4b08f231d513">RESERVED11</a> [6]</td></tr>
<tr class="separator:a9ced4577afb08a1fd64d4b08f231d513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b50fc1f4b48653879cfad860c91d6f"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad2b50fc1f4b48653879cfad860c91d6f">IRQLATENCY</a></td></tr>
<tr class="separator:ad2b50fc1f4b48653879cfad860c91d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9481b029c2183176795cac5a693533f"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#af9481b029c2183176795cac5a693533f">NMISRC</a></td></tr>
<tr class="separator:af9481b029c2183176795cac5a693533f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9d018690363244fb24ea62bb17b054"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4b9d018690363244fb24ea62bb17b054">PINTSEL</a> [8]</td></tr>
<tr class="separator:a4b9d018690363244fb24ea62bb17b054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c05ef994300c7b11e72add8cf35f9c5"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a5c05ef994300c7b11e72add8cf35f9c5">USBCLKCTRL</a></td></tr>
<tr class="separator:a5c05ef994300c7b11e72add8cf35f9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178e2c3e61bcdfd3098662e14879ec13"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a178e2c3e61bcdfd3098662e14879ec13">USBCLKST</a></td></tr>
<tr class="separator:a178e2c3e61bcdfd3098662e14879ec13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3ca9e0f9a7b38e514b126675bc9309"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#afe3ca9e0f9a7b38e514b126675bc9309">RESERVED12</a> [24]</td></tr>
<tr class="separator:afe3ca9e0f9a7b38e514b126675bc9309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b8efc7fbb8ad35edb22e46b01d963f"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a44b8efc7fbb8ad35edb22e46b01d963f">STARTAPRP0</a></td></tr>
<tr class="separator:a44b8efc7fbb8ad35edb22e46b01d963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4691c55421c7400574039846846ecc6"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ae4691c55421c7400574039846846ecc6">STARTERP0</a></td></tr>
<tr class="separator:ae4691c55421c7400574039846846ecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed839281b322403e6afa4d95891b4ea"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a9ed839281b322403e6afa4d95891b4ea">STARTRSRP0CLR</a></td></tr>
<tr class="separator:a9ed839281b322403e6afa4d95891b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10b67db8f6fdf96d4000fba32ed770c"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aa10b67db8f6fdf96d4000fba32ed770c">STARTSRP0</a></td></tr>
<tr class="separator:aa10b67db8f6fdf96d4000fba32ed770c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a65062160b71c47de1061c0720fde96"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a0a65062160b71c47de1061c0720fde96">RESERVED13</a></td></tr>
<tr class="separator:a0a65062160b71c47de1061c0720fde96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d2cb78eddbec021df5acf2701fdfbcb"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a6d2cb78eddbec021df5acf2701fdfbcb">STARTERP1</a></td></tr>
<tr class="separator:a6d2cb78eddbec021df5acf2701fdfbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead22ea8f80dc2dcc1d4f59ae5f3cc4e"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aead22ea8f80dc2dcc1d4f59ae5f3cc4e">RESERVED14</a> [6]</td></tr>
<tr class="separator:aead22ea8f80dc2dcc1d4f59ae5f3cc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955511881fa55f54d12efe95a2cc0107"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a955511881fa55f54d12efe95a2cc0107">PDSLEEPCFG</a></td></tr>
<tr class="separator:a955511881fa55f54d12efe95a2cc0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b6e3e7fc534de27b8191674dec639f"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ae4b6e3e7fc534de27b8191674dec639f">PDWAKECFG</a></td></tr>
<tr class="separator:ae4b6e3e7fc534de27b8191674dec639f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1944fd74f55de1a0e8d352671f6a4b"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a3b1944fd74f55de1a0e8d352671f6a4b">PDRUNCFG</a></td></tr>
<tr class="separator:a3b1944fd74f55de1a0e8d352671f6a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f136cde8ac618fa12cfec92e724aa96"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a5f136cde8ac618fa12cfec92e724aa96">RESERVED15</a> [110]</td></tr>
<tr class="separator:a5f136cde8ac618fa12cfec92e724aa96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad267300ced6d5f7e28af1c24eec42093"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad267300ced6d5f7e28af1c24eec42093">DEVICEID</a></td></tr>
<tr class="separator:ad267300ced6d5f7e28af1c24eec42093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0552dbae05ba8ddf1f1ecb3338943f29"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a0552dbae05ba8ddf1f1ecb3338943f29">RESERVED6A</a></td></tr>
<tr class="separator:a0552dbae05ba8ddf1f1ecb3338943f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e488dca56af559e4431eb8f6640a6a"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aa6e488dca56af559e4431eb8f6640a6a">TRACECLKDIV</a></td></tr>
<tr class="separator:aa6e488dca56af559e4431eb8f6640a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2f70e2fac5b9d0c2c5c48404d30129"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a9e2f70e2fac5b9d0c2c5c48404d30129">SYSTICKCLKDIV</a></td></tr>
<tr class="separator:a9e2f70e2fac5b9d0c2c5c48404d30129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92133d2714e3f0164e2e3cfcb0d3b87"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ab92133d2714e3f0164e2e3cfcb0d3b87">RESERVED16</a> [42]</td></tr>
<tr class="separator:ab92133d2714e3f0164e2e3cfcb0d3b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5af03b33122b8efdc1dfe575fc8884a"><td class="memItemLeft" align="right" valign="top">LPC_SYSCTL_STARTST_T&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad5af03b33122b8efdc1dfe575fc8884a">STARTLOGIC</a> [2]</td></tr>
<tr class="separator:ad5af03b33122b8efdc1dfe575fc8884a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788736e3fdecff113864880f54c16712"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a788736e3fdecff113864880f54c16712">RESERVED17</a> [4]</td></tr>
<tr class="separator:a788736e3fdecff113864880f54c16712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513d1ca798a23b73d3e0154e1c724ade"><td class="memItemLeft" align="right" valign="top">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a513d1ca798a23b73d3e0154e1c724ade">RESERVED20</a> [110]</td></tr>
<tr class="separator:a513d1ca798a23b73d3e0154e1c724ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8284295323d16d3565c47edf439ee676"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a8284295323d16d3565c47edf439ee676">FLASHCFG</a></td></tr>
<tr class="separator:a8284295323d16d3565c47edf439ee676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec48c537759ce4e248e441b475c0e20f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aec48c537759ce4e248e441b475c0e20f">RESERVED0</a> [15]</td></tr>
<tr class="separator:aec48c537759ce4e248e441b475c0e20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb27f58be92e646022100485c2dba975"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aeb27f58be92e646022100485c2dba975">MEMMAP</a></td></tr>
<tr class="separator:aeb27f58be92e646022100485c2dba975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eefef1fdfc5f34fc85df9a92b5c9ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a0eefef1fdfc5f34fc85df9a92b5c9ad2">RESERVED1</a> [15]</td></tr>
<tr class="separator:a0eefef1fdfc5f34fc85df9a92b5c9ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28f9d340854e2d00d5e6a46b58974a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t.html">SYSCTL_PLL_REGS_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ac28f9d340854e2d00d5e6a46b58974a2">PLL</a> [<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd">SYSCTL_USB_PLL</a>+1]</td></tr>
<tr class="separator:ac28f9d340854e2d00d5e6a46b58974a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e05310c08aef36772c83730159154ab"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a7e05310c08aef36772c83730159154ab">PCON</a></td></tr>
<tr class="separator:a7e05310c08aef36772c83730159154ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a3fdf81567617a1dea7828cbfb7ed0"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a42a3fdf81567617a1dea7828cbfb7ed0">PCONP</a></td></tr>
<tr class="separator:a42a3fdf81567617a1dea7828cbfb7ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7fe308e377bcdf82762263ce0ccd21"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#abc7fe308e377bcdf82762263ce0ccd21">PCONP1</a></td></tr>
<tr class="separator:abc7fe308e377bcdf82762263ce0ccd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6ddb345abc521cd562d2d76c5196a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a9d6ddb345abc521cd562d2d76c5196a6">RESERVED2</a> [13]</td></tr>
<tr class="separator:a9d6ddb345abc521cd562d2d76c5196a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d32a2ef304f597f613dd8c61e99396f"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4d32a2ef304f597f613dd8c61e99396f">EMCCLKSEL</a></td></tr>
<tr class="separator:a4d32a2ef304f597f613dd8c61e99396f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2afe1205c485071ae089743522e28c"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a9a2afe1205c485071ae089743522e28c">CCLKSEL</a></td></tr>
<tr class="separator:a9a2afe1205c485071ae089743522e28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85877f6991700b760d8b705bc492254b"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a85877f6991700b760d8b705bc492254b">CLKSRCSEL</a></td></tr>
<tr class="separator:a85877f6991700b760d8b705bc492254b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af808f16c5cb63bb29ee1bbe0935b64f0"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#af808f16c5cb63bb29ee1bbe0935b64f0">CANSLEEPCLR</a></td></tr>
<tr class="separator:af808f16c5cb63bb29ee1bbe0935b64f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa041189d348256cc73f5df4368fe315c"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aa041189d348256cc73f5df4368fe315c">CANWAKEFLAGS</a></td></tr>
<tr class="separator:aa041189d348256cc73f5df4368fe315c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffbb73a923235591361d60160eebe13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2ffbb73a923235591361d60160eebe13">RESERVED3</a> [10]</td></tr>
<tr class="separator:a2ffbb73a923235591361d60160eebe13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe76a9da98162b3dde7ed589b75fd7d"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#acbe76a9da98162b3dde7ed589b75fd7d">EXTINT</a></td></tr>
<tr class="separator:acbe76a9da98162b3dde7ed589b75fd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad720b22058b0f25a0ad0bbfe74d4c22e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad720b22058b0f25a0ad0bbfe74d4c22e">RESERVED4</a></td></tr>
<tr class="separator:ad720b22058b0f25a0ad0bbfe74d4c22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d0cb3795a8a5677aacd008dc77762e"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a16d0cb3795a8a5677aacd008dc77762e">EXTMODE</a></td></tr>
<tr class="separator:a16d0cb3795a8a5677aacd008dc77762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec03274bdbe2be46e013115d98c53442"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aec03274bdbe2be46e013115d98c53442">EXTPOLAR</a></td></tr>
<tr class="separator:aec03274bdbe2be46e013115d98c53442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a29323c07e211fad82e2a852fdb59c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a3a29323c07e211fad82e2a852fdb59c7">RESERVED5</a> [12]</td></tr>
<tr class="separator:a3a29323c07e211fad82e2a852fdb59c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2971747199ddcd381bfadbbf54572c35"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2971747199ddcd381bfadbbf54572c35">RSID</a></td></tr>
<tr class="separator:a2971747199ddcd381bfadbbf54572c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4452e331669d3717c1805da283822265"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4452e331669d3717c1805da283822265">SCS</a></td></tr>
<tr class="separator:a4452e331669d3717c1805da283822265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313090671a4d12d573db4e81d48e8b69"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a313090671a4d12d573db4e81d48e8b69">RESERVED7</a></td></tr>
<tr class="separator:a313090671a4d12d573db4e81d48e8b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5758d6ae6c078b9f3e105154fb3316b"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad5758d6ae6c078b9f3e105154fb3316b">PCLKSEL</a></td></tr>
<tr class="separator:ad5758d6ae6c078b9f3e105154fb3316b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90de0258365e8b3cc208e675f0a82d61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a90de0258365e8b3cc208e675f0a82d61">RESERVED9</a></td></tr>
<tr class="separator:a90de0258365e8b3cc208e675f0a82d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6dc52fb9dd967d15ce35c007f69fe1"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2d6dc52fb9dd967d15ce35c007f69fe1">PBOOST</a></td></tr>
<tr class="separator:a2d6dc52fb9dd967d15ce35c007f69fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7888e17950092524613695650b7e8d"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a6d7888e17950092524613695650b7e8d">SPIFICLKSEL</a></td></tr>
<tr class="separator:a6d7888e17950092524613695650b7e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb374986738a1015a65d7628430ee245"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#afb374986738a1015a65d7628430ee245">LCD_CFG</a></td></tr>
<tr class="separator:afb374986738a1015a65d7628430ee245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a15474d323a6303ff62d0217f106a01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a5a15474d323a6303ff62d0217f106a01">RESERVED10</a></td></tr>
<tr class="separator:a5a15474d323a6303ff62d0217f106a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d84a860f45a01cbeedb9e5f67d1f07b"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a8d84a860f45a01cbeedb9e5f67d1f07b">USBIntSt</a></td></tr>
<tr class="separator:a8d84a860f45a01cbeedb9e5f67d1f07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef2c388103b03eddfacdf254789cbb1"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#abef2c388103b03eddfacdf254789cbb1">DMAREQSEL</a></td></tr>
<tr class="separator:abef2c388103b03eddfacdf254789cbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ab28cb9c98cb012498997deb15d5cf"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a34ab28cb9c98cb012498997deb15d5cf">CLKOUTCFG</a></td></tr>
<tr class="separator:a34ab28cb9c98cb012498997deb15d5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce87413ef068896608198bd0d4cb9a8"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1ce87413ef068896608198bd0d4cb9a8">RSTCON</a> [2]</td></tr>
<tr class="separator:a1ce87413ef068896608198bd0d4cb9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0cda8c0cf415545a89712b7a02c52c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a3a0cda8c0cf415545a89712b7a02c52c">RESERVED11</a> [2]</td></tr>
<tr class="separator:a3a0cda8c0cf415545a89712b7a02c52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd8cd2d6bd54a5a6abfd7fd33e00007"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a3dd8cd2d6bd54a5a6abfd7fd33e00007">EMCDLYCTL</a></td></tr>
<tr class="separator:a3dd8cd2d6bd54a5a6abfd7fd33e00007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df766d9216e12fcd8d448c27ded5690"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1df766d9216e12fcd8d448c27ded5690">EMCCAL</a></td></tr>
<tr class="separator:a1df766d9216e12fcd8d448c27ded5690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b3966b12f03d42b73676e3eed11cdf"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a02b3966b12f03d42b73676e3eed11cdf">SYSPLLSTAT</a></td></tr>
<tr class="separator:a02b3966b12f03d42b73676e3eed11cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29751a06e076a04df1f5879cc48b79aa"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a29751a06e076a04df1f5879cc48b79aa">UARTCLKDIV</a></td></tr>
<tr class="separator:a29751a06e076a04df1f5879cc48b79aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32836886f04ddee790de46831a7a796d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a32836886f04ddee790de46831a7a796d">RESERVED6</a> [18]</td></tr>
<tr class="separator:a32836886f04ddee790de46831a7a796d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be3d40baea405ecaf6b38462357dac0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a6be3d40baea405ecaf6b38462357dac0">RESERVED7</a></td></tr>
<tr class="separator:a6be3d40baea405ecaf6b38462357dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f776d7d8198a77ecb1d1ad912f88df"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a63f776d7d8198a77ecb1d1ad912f88df">UARTFRGDIV</a></td></tr>
<tr class="separator:a63f776d7d8198a77ecb1d1ad912f88df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f60f9bb1539efc78dfbd5d679421386"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2f60f9bb1539efc78dfbd5d679421386">UARTFRGMULT</a></td></tr>
<tr class="separator:a2f60f9bb1539efc78dfbd5d679421386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602dd8b3caceef4f46f4a6133edce88d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a602dd8b3caceef4f46f4a6133edce88d">RESERVED8</a> [1]</td></tr>
<tr class="separator:a602dd8b3caceef4f46f4a6133edce88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a78866003613077df3967c2bc2e60b"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a09a78866003613077df3967c2bc2e60b">EXTTRACECMD</a></td></tr>
<tr class="separator:a09a78866003613077df3967c2bc2e60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad045cc188a436512294d0df9a613fd62"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad045cc188a436512294d0df9a613fd62">PIOPORCAP0</a></td></tr>
<tr class="separator:ad045cc188a436512294d0df9a613fd62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250fccc91b60ff416524e91c25f20928"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a250fccc91b60ff416524e91c25f20928">IOCONCLKDIV</a> [7]</td></tr>
<tr class="separator:a250fccc91b60ff416524e91c25f20928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace322ac32d7e63fe1054ae34c9aac31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aace322ac32d7e63fe1054ae34c9aac31">RESERVED12</a> [3]</td></tr>
<tr class="separator:aace322ac32d7e63fe1054ae34c9aac31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47dac11b0900a0239163d7aa92b79180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a47dac11b0900a0239163d7aa92b79180">RESERVED13</a> [6]</td></tr>
<tr class="separator:a47dac11b0900a0239163d7aa92b79180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c25f4632e4f23b276bf1a09e73e9258"><td class="memItemLeft" align="right" valign="top">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1c25f4632e4f23b276bf1a09e73e9258">PDAWAKECFG</a></td></tr>
<tr class="separator:a1c25f4632e4f23b276bf1a09e73e9258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cdb7c2aa0686a2b79a5654fe022a1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a61cdb7c2aa0686a2b79a5654fe022a1e">RESERVED14</a> [110]</td></tr>
<tr class="separator:a61cdb7c2aa0686a2b79a5654fe022a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a5aab7ed6a9fad53212bf6713316d189c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> BODCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Brown Out Detect register</p>
<p>Offset: 0x150 BOD control (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00090">90</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af808f16c5cb63bb29ee1bbe0935b64f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CANSLEEPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x110 (R/W) CAN Sleep Clear Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00087">87</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa041189d348256cc73f5df4368fe315c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CANWAKEFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x114 (R/W) CAN Wake-up Flags Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00088">88</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a2afe1205c485071ae089743522e28c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x104 (R/W) CPU Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00084">84</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34ab28cb9c98cb012498997deb15d5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CLKOUTCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C8 (R/W) Clock Output Configuration Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00118">118</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0cec008dad7743199cb02b4c59bae04c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CLKOUTDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock out divider register, not on LPC1102/04</p>
<p>Clock out divider register</p>
<p>Offset: 0x0E8 CLKOUT clock divider (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00086">86</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb3174549779cadc16b8a66226f70818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CLKOUTSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock out source select register, not on LPC1102/04</p>
<p>Clock out source select register</p>
<p>Offset: 0x0E0 CLKOUT clock source select (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00084">84</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7df1e7b0cc40e833539d3cbcc3c12031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CLKOUTUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock out source update enable register, not on LPC1102/04</p>
<p>Clock out source update enable register, not on LPC1311/13/42/43 only</p>
<p>Offset: 0x0E4 CLKOUT clock source update enable (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00085">85</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85877f6991700b760d8b705bc492254b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> CLKSRCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10C (R/W) Clock Source Select Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00086">86</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad267300ced6d5f7e28af1c24eec42093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> DEVICEID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device ID register</p>
<p>Offset: 0x3F4 Device ID (R/ ) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00110">110</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abef2c388103b03eddfacdf254789cbb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> DMAREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C4 (R/W) DMA Request Select Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00117">117</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1df766d9216e12fcd8d448c27ded5690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> EMCCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1E0 (R/W) Calibration of programmable delays </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00125">125</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d32a2ef304f597f613dd8c61e99396f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> EMCCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) External Memory Controller Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00082">82</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3dd8cd2d6bd54a5a6abfd7fd33e00007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> EMCDLYCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1DC (R/W) SDRAM programmable delays </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00124">124</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbe76a9da98162b3dde7ed589b75fd7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> EXTINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x140 (R/W) External Interrupt Flag Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00090">90</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16d0cb3795a8a5677aacd008dc77762e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> EXTMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x148 (R/W) External Interrupt Mode Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00092">92</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec03274bdbe2be46e013115d98c53442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> EXTPOLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x14C (R/W) External Interrupt Polarity Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00093">93</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09a78866003613077df3967c2bc2e60b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> EXTTRACECMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0FC External trace buffer command register </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00121">121</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8284295323d16d3565c47edf439ee676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> FLASHCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00067">67</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a250fccc91b60ff416524e91c25f20928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IOCONCLKDIV[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x134 Peripheral clock x to the IOCON block for programmable glitch filter </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00124">124</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa913c6981b6e545a7e7affe49b199a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IRCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRC control register, not on LPC11UXX and LPC11EXX</p>
<p>IRC control register </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00057">57</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2b50fc1f4b48653879cfad860c91d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IRQLATENCY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ delay register, on LPC11UXX and LPC11EXX only</p>
<p>Offset: 0x170 IRQ delay </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00093">93</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb374986738a1015a65d7628430ee245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> LCD_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B8 (R/W) LCD Configuration and clocking control Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00113">113</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc98ec291574eb9acbb319f4569c069a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> LFOSCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LF oscillator control, LPC11AXX only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00058">58</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60dccbabcb3130fbb8e8808bfc173ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> MAINCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Main clock source select register</p>
<p>Offset: 0x070 Main clock source select (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00066">66</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad41582e073f2fc50770d528b365f9aee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> MAINCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Main clock source update enable register</p>
<p>Offset: 0x074 Main clock source update enable (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00067">67</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb27f58be92e646022100485c2dba975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> MEMMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00069">69</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9481b029c2183176795cac5a693533f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> NMISRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NMI source control register,some parts only</p>
<p>Offset: 0x174 NMI Source Control </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00094">94</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d6dc52fb9dd967d15ce35c007f69fe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PBOOST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B0 (R/W) Power Boost control register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00111">111</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5758d6ae6c078b9f3e105154fb3316b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A8 (R/W) Peripheral Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00109">109</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e05310c08aef36772c83730159154ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C0 (R/W) Power Control Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00072">72</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42a3fdf81567617a1dea7828cbfb7ed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PCONP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C4 (R/W) Power Control for Peripherals Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00073">73</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc7fe308e377bcdf82762263ce0ccd21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PCONP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C8 (R/W) Power Control 1 for Peripherals Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00080">80</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1c25f4632e4f23b276bf1a09e73e9258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PDAWAKECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x234 Power-down states after wake-up (R/W) </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00137">137</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b1944fd74f55de1a0e8d352671f6a4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PDRUNCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power configuration register</p>
<p>Offset: 0x238 Power-down configuration Register (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00108">108</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a955511881fa55f54d12efe95a2cc0107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PDSLEEPCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power down states in deep sleep mode register, not on LPC11AXX</p>
<p>Power down states in deep sleep mode register</p>
<p>Offset: 0x230 Power-down states in Deep-sleep mode (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00106">106</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4b6e3e7fc534de27b8191674dec639f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PDWAKECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power down states in wake up from deep sleep register, not on LPC11AXX</p>
<p>Power down states in wake up from deep sleep register </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00107">107</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b9d018690363244fb24ea62bb17b054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PINTSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO pin interrupt select register 0-7, not on CHIP_LPC110X, CHIP_LPC11XXLV, CHIP_LPC11CXX</p>
<p>Offset: 0x178 GPIO Pin Interrupt Select register 0 </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00095">95</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2cd376c03bd57a359a93ce2b3dfacec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PIOPORCAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR captured PIO status registers, index 1 on LPC1102/04</p>
<p>POR captured PIO status registers </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00088">88</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad045cc188a436512294d0df9a613fd62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PIOPORCAP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 POR captured PIO status 0 (R/ ) </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00122">122</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac28f9d340854e2d00d5e6a46b58974a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t.html">SYSCTL_PLL_REGS_T</a> PLL[<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd">SYSCTL_USB_PLL</a>+1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080: PLL0 and PLL1 </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00071">71</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7e1ef55eab96aec0ae85a731c922a3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> PRESETCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral reset Control register</p>
<p>Offset: 0x004 Peripheral reset control (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00049">49</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec48c537759ce4e248e441b475c0e20f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00068">68</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c50f8698052818ea3024b4b52d65886"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00054">54</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0eefef1fdfc5f34fc85df9a92b5c9ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00070">70</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0a31ee705d40cc8808486add07d14b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00089">89</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a15474d323a6303ff62d0217f106a01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED10[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00114">114</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ced4577afb08a1fd64d4b08f231d513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00092">92</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a0cda8c0cf415545a89712b7a02c52c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED11[27]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00123">123</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe3ca9e0f9a7b38e514b126675bc9309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED12[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00098">98</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aace322ac32d7e63fe1054ae34c9aac31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED12[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00133">133</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a65062160b71c47de1061c0720fde96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00103">103</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47dac11b0900a0239163d7aa92b79180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED13[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00135">135</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aead22ea8f80dc2dcc1d4f59ae5f3cc4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00105">105</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61cdb7c2aa0686a2b79a5654fe022a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED14[110]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00139">139</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f136cde8ac618fa12cfec92e724aa96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00109">109</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab92133d2714e3f0164e2e3cfcb0d3b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED16[42]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__13xx_8h_source.html#l00149">149</a> of file <a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a788736e3fdecff113864880f54c16712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED17[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__13xx_8h_source.html#l00151">151</a> of file <a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a084078d9f3cece4b4ad554e2c700919f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00060">60</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d6ddb345abc521cd562d2d76c5196a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00081">81</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a513d1ca798a23b73d3e0154e1c724ade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED20[110]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__13xx_8h_source.html#l00156">156</a> of file <a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c5cc398041224f38803ecf5b544943f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00065">65</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ffbb73a923235591361d60160eebe13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED3[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00089">89</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0018930ee9f18afda25b695b9a4ec16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00069">69</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad720b22058b0f25a0ad0bbfe74d4c22e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00091">91</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d484226152db4b8f28b4ef77cbbd0f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00071">71</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a29323c07e211fad82e2a852fdb59c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00094">94</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20fa6cd8b15274a7897e89d6341710ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED6[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00075">75</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32836886f04ddee790de46831a7a796d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED6[18]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00113">113</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0552dbae05ba8ddf1f1ecb3338943f29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED6A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__13xx_8h_source.html#l00098">98</a> of file <a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7df5936126b77ccdb96f68b3f6e52e34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00079">79</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a313090671a4d12d573db4e81d48e8b69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00104">104</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6be3d40baea405ecaf6b38462357dac0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00117">117</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f95ffb34e6309c5b738e2d843a034b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00083">83</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a602dd8b3caceef4f46f4a6133edce88d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED8[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00120">120</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc37d67bef567fa06a1e78e7e68c4f1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00087">87</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90de0258365e8b3cc208e675f0a82d61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RESERVED9[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00110">110</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2971747199ddcd381bfadbbf54572c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RSID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Reset Source Identification Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00095">95</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ce87413ef068896608198bd0d4cb9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> RSTCON[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1CC (R/W) RESET Control0/1 Registers </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00122">122</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4452e331669d3717c1805da283822265"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A0 (R/W) System Controls and Status Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00103">103</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d7888e17950092524613695650b7e8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SPIFICLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00112">112</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40404529d0988e5ec2e422d7ad7114c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SSP0CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP0 clock divider register </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00072">72</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0df30d23b6f20cfe4275f0778d25a998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SSP1CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP1 clock divider register, not on CHIP_LPC110X, CHIP_LPC11XXLV</p>
<p>SSP1 clock divider register </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00074">74</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44b8efc7fbb8ad35edb22e46b01d963f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> STARTAPRP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start loigc 0 interrupt wake up enable register 0, on CHIP_LPC110X, CHIP_LPC11XXLV, CHIP_LPC11CXX </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00099">99</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4691c55421c7400574039846846ecc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> STARTERP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start loigc signal enable register 0, not on LPC11AXX</p>
<p>Offset: 0x204 Start logic signal enable Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00100">100</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d2cb78eddbec021df5acf2701fdfbcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> STARTERP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start logic 1 interrupt wake up enable register 1, on LPC11UXX and LPC11EXX only</p>
<p>Offset: 0x214 Start logic signal enable Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00104">104</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5af03b33122b8efdc1dfe575fc8884a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LPC_SYSCTL_STARTST_T STARTLOGIC[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__13xx_8h_source.html#l00150">150</a> of file <a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ed839281b322403e6afa4d95891b4ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> STARTRSRP0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start loigc reset register 0, on CHIP_LPC110X, CHIP_LPC11XXLV, CHIP_LPC11CXX </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00101">101</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa10b67db8f6fdf96d4000fba32ed770c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> STARTSRP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start loigc status register 0, on CHIP_LPC110X, CHIP_LPC11XXLV, CHIP_LPC11CXX </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00102">102</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7110048494b80a359365005186ea7b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSAHBCLKCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock control register</p>
<p>System Clock control register</p>
<p>Offset: 0x080 System AHB clock control (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00070">70</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad60a30e4eeee91bce99fd658ed077fa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSAHBCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock divider register</p>
<p>Offset: 0x078 System AHB clock divider (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00068">68</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17a60c167cdf0de7ffd3593c3c09f62d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSMEMREMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; SYSCTL Structure System Memory remap register</p>
<p>Offset: 0x000 System memory remap (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00048">48</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a662ca354fa7024ac1b1b32737628cae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSOSCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Oscillator control register</p>
<p>Offset: 0x020 System oscillator control (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00055">55</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a76ba9f518eb1920eb67b36fd25b30e47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSPLLCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System PLL clock source select register</p>
<p>Offset: 0x040 System PLL clock source select (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00061">61</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ba34392ab1f9a5985378effd55372bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSPLLCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System PLL clock source update enable register</p>
<p>Offset: 0x044 System PLL clock source update enable (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00062">62</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b2c123e3332e2cc2b33c129dcbf11cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSPLLCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System PLL control register</p>
<p>Offset: 0x008 System PLL control (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00050">50</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6eedda331230ce9dfa634fd6bcac07f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSPLLSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System PLL status register </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00051">51</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02b3966b12f03d42b73676e3eed11cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSPLLSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C System PLL status (R/W ) </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00096">96</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a586714709ddf15d0a25adb66145a5c69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSRSTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Reset Status register</p>
<p>Offset: 0x030 System reset status Register (R/W ) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00059">59</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e2ae2a6a05bab271c62b5062a7fb9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSTCKCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System tick counter calibration register</p>
<p>Offset: 0x154 System tick counter calibration (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00091">91</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9e2f70e2fac5b9d0c2c5c48404d30129"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> SYSTICKCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSTICK clock divider register </p>

<p>Definition at line <a class="el" href="sysctl__13xx_8h_source.html#l00106">106</a> of file <a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6e488dca56af559e4431eb8f6640a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> TRACECLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARM trace clock divider register </p>

<p>Definition at line <a class="el" href="sysctl__13xx_8h_source.html#l00105">105</a> of file <a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29751a06e076a04df1f5879cc48b79aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> UARTCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x094 UART clock divider (R/W) </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00112">112</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a63f776d7d8198a77ecb1d1ad912f88df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> UARTFRGDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0F0 UART fractional divider SUB(R/W) </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00118">118</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f60f9bb1539efc78dfbd5d679421386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> UARTFRGMULT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0F4 UART fractional divider ADD(R/W) </p>

<p>Definition at line <a class="el" href="syscon__8xx_8h_source.html#l00119">119</a> of file <a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4903f5aecf1a3569d49434d5971203ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USARTCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART clock divider register </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00073">73</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c05ef994300c7b11e72add8cf35f9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBCLKCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock control register, LPC11UXX only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00096">96</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2fa8d4be919aa01b8405fdfeee62148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock source divider register, LPC11UXX only</p>
<p>USB clock source divider register, LPC134x only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00078">78</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1826335b3c7073b1ff28fdcbe413f663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock source select register, LPC11UXX only</p>
<p>USB clock source select register, LPC134x only</p>
<p>Offset: 0x108 (R/W) USB Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00076">76</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a178e2c3e61bcdfd3098662e14879ec13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBCLKST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock status register, LPC11UXX only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00097">97</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46797b8bb1da5abd9a3dab583d8ebd7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock source update enable register, LPC11UXX only</p>
<p>USB clock source update enable register, LPC1342/43 only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00077">77</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d84a860f45a01cbeedb9e5f67d1f07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBIntSt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C0 (R/W) USB Interrupt Status Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00116">116</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38216b0382c2bad3334f5cc01fe48d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBPLLCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB PLL clock source select register, LPC11UXX only</p>
<p>USB PLL clock source select register, LPC134x only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00063">63</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac75badbd11d05c4891862391a4a0a32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBPLLCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB PLL clock source update enable register, LPC11UXX only</p>
<p>USB PLL clock source update enable register, LPC1342/43 only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00064">64</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ccd10027d63a20a9a246522c5172e01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBPLLCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB PLL control register, LPC11UXX only</p>
<p>USB PLL control register, LPC134x only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00052">52</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2217a03ccd99584fceeba78e02ddb42f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> USBPLLSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB PLL status register, LPC11UXX only</p>
<p>USB PLL status register, LPC134x only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00053">53</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5f2472faf7a6c1be1908ffd8499c4a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> WDTCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDT clock divider register, some parts only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00082">82</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14abf356f37ad6ed885e857cb1090e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> WDTCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDT clock source select register, some parts only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00080">80</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fd41ab2223e6eafa56e898209b2adde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> WDTCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDT clock source update enable register, some parts only </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00081">81</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1e67c07557b6f8a151860e6be2d5419"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> WDTOSCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog Oscillator control register</p>
<p>Offset: 0x024 Watchdog oscillator control (R/W) </p>

<p>Definition at line <a class="el" href="sysctl__11xx_8h_source.html#l00056">56</a> of file <a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/nxp/v1.03/lpcopen_v1.03/lpcopen/software/lpc_core/lpc_chip/chip_11xx/<a class="el" href="sysctl__11xx_8h_source.html">sysctl_11xx.h</a></li>
<li>C:/nxp/v1.03/lpcopen_v1.03/lpcopen/software/lpc_core/lpc_chip/chip_13xx/<a class="el" href="sysctl__13xx_8h_source.html">sysctl_13xx.h</a></li>
<li>C:/nxp/v1.03/lpcopen_v1.03/lpcopen/software/lpc_core/lpc_chip/chip_17xx_40xx/<a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a></li>
<li>C:/nxp/v1.03/lpcopen_v1.03/lpcopen/software/lpc_core/lpc_chip/chip_8xx/<a class="el" href="syscon__8xx_8h_source.html">syscon_8xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html">LPC_SYSCTL_T</a></li>
    <li class="footer">Generated on Fri May 10 2013 10:43:15 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
