
TECLADO4x4_Y_LCD16x2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005390  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08005520  08005520  00015520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005668  08005668  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08005668  08005668  00015668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005670  08005670  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005670  08005670  00015670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005674  08005674  00015674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08005678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001038  20000018  08005690  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001050  08005690  00021050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010daf  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002687  00000000  00000000  00030df7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dc0  00000000  00000000  00033480  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c98  00000000  00000000  00034240  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027aa1  00000000  00000000  00034ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b724  00000000  00000000  0005c979  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f1e1c  00000000  00000000  0006809d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00159eb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003758  00000000  00000000  00159f34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005508 	.word	0x08005508

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	08005508 	.word	0x08005508

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	4a07      	ldr	r2, [pc, #28]	; (800050c <vApplicationGetIdleTaskMemory+0x2c>)
 80004f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	4a06      	ldr	r2, [pc, #24]	; (8000510 <vApplicationGetIdleTaskMemory+0x30>)
 80004f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000034 	.word	0x20000034
 8000510:	20000088 	.word	0x20000088

08000514 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000514:	b5b0      	push	{r4, r5, r7, lr}
 8000516:	b08a      	sub	sp, #40	; 0x28
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
 8000520:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000522:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000526:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 800052a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800052e:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000532:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000534:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000536:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000540:	68bb      	ldr	r3, [r7, #8]
 8000542:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4618      	mov	r0, r3
 800054a:	f000 f80e 	bl	800056a <Lcd_init>

	return lcd;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	461d      	mov	r5, r3
 8000552:	f107 0410 	add.w	r4, r7, #16
 8000556:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000558:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800055a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800055e:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000562:	68f8      	ldr	r0, [r7, #12]
 8000564:	3728      	adds	r7, #40	; 0x28
 8000566:	46bd      	mov	sp, r7
 8000568:	bdb0      	pop	{r4, r5, r7, pc}

0800056a <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 800056a:	b580      	push	{r7, lr}
 800056c:	b082      	sub	sp, #8
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	7d9b      	ldrb	r3, [r3, #22]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d10c      	bne.n	8000594 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 800057a:	2133      	movs	r1, #51	; 0x33
 800057c:	6878      	ldr	r0, [r7, #4]
 800057e:	f000 f855 	bl	800062c <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000582:	2132      	movs	r1, #50	; 0x32
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	f000 f851 	bl	800062c <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 800058a:	2128      	movs	r1, #40	; 0x28
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f000 f84d 	bl	800062c <lcd_write_command>
 8000592:	e003      	b.n	800059c <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000594:	2138      	movs	r1, #56	; 0x38
 8000596:	6878      	ldr	r0, [r7, #4]
 8000598:	f000 f848 	bl	800062c <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 800059c:	2101      	movs	r1, #1
 800059e:	6878      	ldr	r0, [r7, #4]
 80005a0:	f000 f844 	bl	800062c <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 80005a4:	210c      	movs	r1, #12
 80005a6:	6878      	ldr	r0, [r7, #4]
 80005a8:	f000 f840 	bl	800062c <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 80005ac:	2106      	movs	r1, #6
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f000 f83c 	bl	800062c <lcd_write_command>
}
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 80005c6:	2300      	movs	r3, #0
 80005c8:	73fb      	strb	r3, [r7, #15]
 80005ca:	e00a      	b.n	80005e2 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
 80005ce:	683a      	ldr	r2, [r7, #0]
 80005d0:	4413      	add	r3, r2
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f000 f856 	bl	8000688 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	3301      	adds	r3, #1
 80005e0:	73fb      	strb	r3, [r7, #15]
 80005e2:	7bfc      	ldrb	r4, [r7, #15]
 80005e4:	6838      	ldr	r0, [r7, #0]
 80005e6:	f7ff fdf3 	bl	80001d0 <strlen>
 80005ea:	4603      	mov	r3, r0
 80005ec:	429c      	cmp	r4, r3
 80005ee:	d3ed      	bcc.n	80005cc <Lcd_string+0x10>
	}
}
 80005f0:	bf00      	nop
 80005f2:	3714      	adds	r7, #20
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd90      	pop	{r4, r7, pc}

080005f8 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	460b      	mov	r3, r1
 8000602:	70fb      	strb	r3, [r7, #3]
 8000604:	4613      	mov	r3, r2
 8000606:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000608:	78fb      	ldrb	r3, [r7, #3]
 800060a:	4a07      	ldr	r2, [pc, #28]	; (8000628 <Lcd_cursor+0x30>)
 800060c:	5cd2      	ldrb	r2, [r2, r3]
 800060e:	78bb      	ldrb	r3, [r7, #2]
 8000610:	4413      	add	r3, r2
 8000612:	b2db      	uxtb	r3, r3
 8000614:	3b80      	subs	r3, #128	; 0x80
 8000616:	b2db      	uxtb	r3, r3
 8000618:	4619      	mov	r1, r3
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f000 f806 	bl	800062c <lcd_write_command>
	#endif
}
 8000620:	bf00      	nop
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	0800561c 	.word	0x0800561c

0800062c <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	6898      	ldr	r0, [r3, #8]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	899b      	ldrh	r3, [r3, #12]
 8000640:	2200      	movs	r2, #0
 8000642:	4619      	mov	r1, r3
 8000644:	f001 fd8a 	bl	800215c <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	7d9b      	ldrb	r3, [r3, #22]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d111      	bne.n	8000674 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8000650:	78fb      	ldrb	r3, [r7, #3]
 8000652:	091b      	lsrs	r3, r3, #4
 8000654:	b2db      	uxtb	r3, r3
 8000656:	2204      	movs	r2, #4
 8000658:	4619      	mov	r1, r3
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f000 f842 	bl	80006e4 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	f003 030f 	and.w	r3, r3, #15
 8000666:	b2db      	uxtb	r3, r3
 8000668:	2204      	movs	r2, #4
 800066a:	4619      	mov	r1, r3
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	f000 f839 	bl	80006e4 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8000672:	e005      	b.n	8000680 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	2208      	movs	r2, #8
 8000678:	4619      	mov	r1, r3
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	f000 f832 	bl	80006e4 <lcd_write>
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	6898      	ldr	r0, [r3, #8]
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	899b      	ldrh	r3, [r3, #12]
 800069c:	2201      	movs	r2, #1
 800069e:	4619      	mov	r1, r3
 80006a0:	f001 fd5c 	bl	800215c <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	7d9b      	ldrb	r3, [r3, #22]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d111      	bne.n	80006d0 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 80006ac:	78fb      	ldrb	r3, [r7, #3]
 80006ae:	091b      	lsrs	r3, r3, #4
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2204      	movs	r2, #4
 80006b4:	4619      	mov	r1, r3
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	f000 f814 	bl	80006e4 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	f003 030f 	and.w	r3, r3, #15
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	2204      	movs	r2, #4
 80006c6:	4619      	mov	r1, r3
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f000 f80b 	bl	80006e4 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 80006ce:	e005      	b.n	80006dc <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 80006d0:	78fb      	ldrb	r3, [r7, #3]
 80006d2:	2208      	movs	r2, #8
 80006d4:	4619      	mov	r1, r3
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f000 f804 	bl	80006e4 <lcd_write>
}
 80006dc:	bf00      	nop
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	460b      	mov	r3, r1
 80006ee:	70fb      	strb	r3, [r7, #3]
 80006f0:	4613      	mov	r3, r2
 80006f2:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80006f4:	2300      	movs	r3, #0
 80006f6:	73fb      	strb	r3, [r7, #15]
 80006f8:	e019      	b.n	800072e <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	009b      	lsls	r3, r3, #2
 8000702:	4413      	add	r3, r2
 8000704:	6818      	ldr	r0, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	685a      	ldr	r2, [r3, #4]
 800070a:	7bfb      	ldrb	r3, [r7, #15]
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	4413      	add	r3, r2
 8000710:	8819      	ldrh	r1, [r3, #0]
 8000712:	78fa      	ldrb	r2, [r7, #3]
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	fa42 f303 	asr.w	r3, r2, r3
 800071a:	b2db      	uxtb	r3, r3
 800071c:	f003 0301 	and.w	r3, r3, #1
 8000720:	b2db      	uxtb	r3, r3
 8000722:	461a      	mov	r2, r3
 8000724:	f001 fd1a 	bl	800215c <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	3301      	adds	r3, #1
 800072c:	73fb      	strb	r3, [r7, #15]
 800072e:	7bfa      	ldrb	r2, [r7, #15]
 8000730:	78bb      	ldrb	r3, [r7, #2]
 8000732:	429a      	cmp	r2, r3
 8000734:	d3e1      	bcc.n	80006fa <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6918      	ldr	r0, [r3, #16]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	8a9b      	ldrh	r3, [r3, #20]
 800073e:	2201      	movs	r2, #1
 8000740:	4619      	mov	r1, r3
 8000742:	f001 fd0b 	bl	800215c <HAL_GPIO_WritePin>
	DELAY(1);
 8000746:	2001      	movs	r0, #1
 8000748:	f001 fa40 	bl	8001bcc <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	6918      	ldr	r0, [r3, #16]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	8a9b      	ldrh	r3, [r3, #20]
 8000754:	2200      	movs	r2, #0
 8000756:	4619      	mov	r1, r3
 8000758:	f001 fd00 	bl	800215c <HAL_GPIO_WritePin>
}
 800075c:	bf00      	nop
 800075e:	3710      	adds	r7, #16
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000764:	b5b0      	push	{r4, r5, r7, lr}
 8000766:	b0ac      	sub	sp, #176	; 0xb0
 8000768:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076a:	f001 f9b3 	bl	8001ad4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800076e:	f000 f899 	bl	80008a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000772:	f000 f93d 	bl	80009f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000776:	f000 f90b 	bl	8000990 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Lcd_PortType ports[] = {
 800077a:	4b3e      	ldr	r3, [pc, #248]	; (8000874 <main+0x110>)
 800077c:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000780:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000782:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      	D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
      };

      Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 8000786:	4a3c      	ldr	r2, [pc, #240]	; (8000878 <main+0x114>)
 8000788:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800078c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000790:	e883 0003 	stmia.w	r3, {r0, r1}

      Lcd_HandleTypeDef lcd;

      lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 8000794:	4638      	mov	r0, r7
 8000796:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800079a:	f107 0190 	add.w	r1, r7, #144	; 0x90
 800079e:	2300      	movs	r3, #0
 80007a0:	9303      	str	r3, [sp, #12]
 80007a2:	2380      	movs	r3, #128	; 0x80
 80007a4:	9302      	str	r3, [sp, #8]
 80007a6:	4b35      	ldr	r3, [pc, #212]	; (800087c <main+0x118>)
 80007a8:	9301      	str	r3, [sp, #4]
 80007aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80007b4:	f7ff feae 	bl	8000514 <Lcd_create>
 80007b8:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80007bc:	463d      	mov	r5, r7
 80007be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80007c6:	e884 0003 	stmia.w	r4, {r0, r1}

      Lcd_string(&lcd, "*Bienvenido*");
 80007ca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007ce:	492c      	ldr	r1, [pc, #176]	; (8000880 <main+0x11c>)
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff fef3 	bl	80005bc <Lcd_string>

      Lcd_cursor(&lcd, 1,0);
 80007d6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007da:	2200      	movs	r2, #0
 80007dc:	2101      	movs	r1, #1
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff ff0a 	bl	80005f8 <Lcd_cursor>
      Lcd_string(&lcd, "Ingrese pin: ");
 80007e4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007e8:	4926      	ldr	r1, [pc, #152]	; (8000884 <main+0x120>)
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fee6 	bl	80005bc <Lcd_string>
//      Lcd_cursor(&lcd, 1,5);
//     Lcd_int(&lcd,cursor);



      lock_safe(); // inicializa seguro
 80007f0:	f001 f82e 	bl	8001850 <lock_safe>
//
      current_state = STATE0; //inicializamos el estado
 80007f4:	4b24      	ldr	r3, [pc, #144]	; (8000888 <main+0x124>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007fa:	4b24      	ldr	r3, [pc, #144]	; (800088c <main+0x128>)
 80007fc:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000800:	461d      	mov	r5, r3
 8000802:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000804:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000806:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800080a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800080e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f003 fc10 	bl	800403a <osThreadCreate>
 800081a:	4602      	mov	r2, r0
 800081c:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <main+0x12c>)
 800081e:	601a      	str	r2, [r3, #0]

  /* definition and creation of clave */
  osThreadDef(clave, StartTask02, osPriorityIdle, 0, 128);
 8000820:	4b1c      	ldr	r3, [pc, #112]	; (8000894 <main+0x130>)
 8000822:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000826:	461d      	mov	r5, r3
 8000828:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800082a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800082c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000830:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  claveHandle = osThreadCreate(osThread(clave), NULL);
 8000834:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f003 fbfd 	bl	800403a <osThreadCreate>
 8000840:	4602      	mov	r2, r0
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <main+0x134>)
 8000844:	601a      	str	r2, [r3, #0]

  /* definition and creation of imprimir */
  osThreadDef(imprimir, StartTask03, osPriorityIdle, 0, 128);
 8000846:	4b15      	ldr	r3, [pc, #84]	; (800089c <main+0x138>)
 8000848:	f107 041c 	add.w	r4, r7, #28
 800084c:	461d      	mov	r5, r3
 800084e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000850:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000852:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000856:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imprimirHandle = osThreadCreate(osThread(imprimir), NULL);
 800085a:	f107 031c 	add.w	r3, r7, #28
 800085e:	2100      	movs	r1, #0
 8000860:	4618      	mov	r0, r3
 8000862:	f003 fbea 	bl	800403a <osThreadCreate>
 8000866:	4602      	mov	r2, r0
 8000868:	4b0d      	ldr	r3, [pc, #52]	; (80008a0 <main+0x13c>)
 800086a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800086c:	f003 fbde 	bl	800402c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      while (1)
 8000870:	e7fe      	b.n	8000870 <main+0x10c>
 8000872:	bf00      	nop
 8000874:	08005540 	.word	0x08005540
 8000878:	08005550 	.word	0x08005550
 800087c:	48000800 	.word	0x48000800
 8000880:	08005520 	.word	0x08005520
 8000884:	08005530 	.word	0x08005530
 8000888:	20000f94 	.word	0x20000f94
 800088c:	08005564 	.word	0x08005564
 8000890:	20000f90 	.word	0x20000f90
 8000894:	08005588 	.word	0x08005588
 8000898:	20000fa0 	.word	0x20000fa0
 800089c:	080055b0 	.word	0x080055b0
 80008a0:	20001044 	.word	0x20001044

080008a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b0b8      	sub	sp, #224	; 0xe0
 80008a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008aa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80008ae:	2244      	movs	r2, #68	; 0x44
 80008b0:	2100      	movs	r1, #0
 80008b2:	4618      	mov	r0, r3
 80008b4:	f004 fe08 	bl	80054c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008c8:	463b      	mov	r3, r7
 80008ca:	2288      	movs	r2, #136	; 0x88
 80008cc:	2100      	movs	r1, #0
 80008ce:	4618      	mov	r0, r3
 80008d0:	f004 fdfa 	bl	80054c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d4:	2302      	movs	r3, #2
 80008d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008e2:	2310      	movs	r3, #16
 80008e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e8:	2302      	movs	r3, #2
 80008ea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008ee:	2302      	movs	r3, #2
 80008f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008f4:	2301      	movs	r3, #1
 80008f6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008fa:	230a      	movs	r3, #10
 80008fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000900:	2307      	movs	r3, #7
 8000902:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000906:	2302      	movs	r3, #2
 8000908:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800090c:	2302      	movs	r3, #2
 800090e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000912:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000916:	4618      	mov	r0, r3
 8000918:	f001 fc9c 	bl	8002254 <HAL_RCC_OscConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000922:	f000 ffe1 	bl	80018e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000926:	230f      	movs	r3, #15
 8000928:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092c:	2303      	movs	r3, #3
 800092e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000932:	2300      	movs	r3, #0
 8000934:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000944:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000948:	2104      	movs	r1, #4
 800094a:	4618      	mov	r0, r3
 800094c:	f002 f868 	bl	8002a20 <HAL_RCC_ClockConfig>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000956:	f000 ffc7 	bl	80018e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800095a:	2302      	movs	r3, #2
 800095c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800095e:	2300      	movs	r3, #0
 8000960:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000962:	463b      	mov	r3, r7
 8000964:	4618      	mov	r0, r3
 8000966:	f002 fa5f 	bl	8002e28 <HAL_RCCEx_PeriphCLKConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000970:	f000 ffba 	bl	80018e8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000974:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000978:	f001 fc16 	bl	80021a8 <HAL_PWREx_ControlVoltageScaling>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000982:	f000 ffb1 	bl	80018e8 <Error_Handler>
  }
}
 8000986:	bf00      	nop
 8000988:	37e0      	adds	r7, #224	; 0xe0
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000994:	4b14      	ldr	r3, [pc, #80]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 8000996:	4a15      	ldr	r2, [pc, #84]	; (80009ec <MX_USART2_UART_Init+0x5c>)
 8000998:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800099a:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 800099c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009a2:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009a8:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009b6:	220c      	movs	r2, #12
 80009b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009d4:	f002 fed8 	bl	8003788 <HAL_UART_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009de:	f000 ff83 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000fb4 	.word	0x20000fb4
 80009ec:	40004400 	.word	0x40004400

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08a      	sub	sp, #40	; 0x28
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	4b4d      	ldr	r3, [pc, #308]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0a:	4a4c      	ldr	r2, [pc, #304]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a0c:	f043 0304 	orr.w	r3, r3, #4
 8000a10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a12:	4b4a      	ldr	r3, [pc, #296]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	f003 0304 	and.w	r3, r3, #4
 8000a1a:	613b      	str	r3, [r7, #16]
 8000a1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1e:	4b47      	ldr	r3, [pc, #284]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a22:	4a46      	ldr	r2, [pc, #280]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a2a:	4b44      	ldr	r3, [pc, #272]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a36:	4b41      	ldr	r3, [pc, #260]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3a:	4a40      	ldr	r2, [pc, #256]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a42:	4b3e      	ldr	r3, [pc, #248]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	60bb      	str	r3, [r7, #8]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4e:	4b3b      	ldr	r3, [pc, #236]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a52:	4a3a      	ldr	r2, [pc, #232]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a54:	f043 0302 	orr.w	r3, r3, #2
 8000a58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a5a:	4b38      	ldr	r3, [pc, #224]	; (8000b3c <MX_GPIO_Init+0x14c>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RO_Pin|LD2_Pin|D7_Pin|RS_Pin
 8000a66:	2200      	movs	r2, #0
 8000a68:	f649 3122 	movw	r1, #39714	; 0x9b22
 8000a6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a70:	f001 fb74 	bl	800215c <HAL_GPIO_WritePin>
                          |F2_Pin|F1_Pin|VE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|F4_Pin|F3_Pin|D5_Pin
 8000a74:	2200      	movs	r2, #0
 8000a76:	f641 4130 	movw	r1, #7216	; 0x1c30
 8000a7a:	4831      	ldr	r0, [pc, #196]	; (8000b40 <MX_GPIO_Init+0x150>)
 8000a7c:	f001 fb6e 	bl	800215c <HAL_GPIO_WritePin>
                          |D4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2180      	movs	r1, #128	; 0x80
 8000a84:	482f      	ldr	r0, [pc, #188]	; (8000b44 <MX_GPIO_Init+0x154>)
 8000a86:	f001 fb69 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a90:	4b2d      	ldr	r3, [pc, #180]	; (8000b48 <MX_GPIO_Init+0x158>)
 8000a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4829      	ldr	r0, [pc, #164]	; (8000b44 <MX_GPIO_Init+0x154>)
 8000aa0:	f001 f99c 	bl	8001ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : RO_Pin LD2_Pin D7_Pin RS_Pin
                           F2_Pin F1_Pin VE_Pin */
  GPIO_InitStruct.Pin = RO_Pin|LD2_Pin|D7_Pin|RS_Pin
 8000aa4:	f649 3322 	movw	r3, #39714	; 0x9b22
 8000aa8:	617b      	str	r3, [r7, #20]
                          |F2_Pin|F1_Pin|VE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac0:	f001 f98c 	bl	8001ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : C2_Pin C1_Pin */
  GPIO_InitStruct.Pin = C2_Pin|C1_Pin;
 8000ac4:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8000ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000adc:	f001 f97e 	bl	8001ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin F4_Pin F3_Pin D5_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|F4_Pin|F3_Pin|D5_Pin
 8000ae0:	f641 4330 	movw	r3, #7216	; 0x1c30
 8000ae4:	617b      	str	r3, [r7, #20]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	4811      	ldr	r0, [pc, #68]	; (8000b40 <MX_GPIO_Init+0x150>)
 8000afa:	f001 f96f 	bl	8001ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C3_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin;
 8000afe:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4619      	mov	r1, r3
 8000b12:	480b      	ldr	r0, [pc, #44]	; (8000b40 <MX_GPIO_Init+0x150>)
 8000b14:	f001 f962 	bl	8001ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_Pin */
  GPIO_InitStruct.Pin = EN_Pin;
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4805      	ldr	r0, [pc, #20]	; (8000b44 <MX_GPIO_Init+0x154>)
 8000b30:	f001 f954 	bl	8001ddc <HAL_GPIO_Init>

}
 8000b34:	bf00      	nop
 8000b36:	3728      	adds	r7, #40	; 0x28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	48000400 	.word	0x48000400
 8000b44:	48000800 	.word	0x48000800
 8000b48:	10210000 	.word	0x10210000

08000b4c <contras_ciclo>:

/* USER CODE BEGIN 4 */


void contras_ciclo(int input){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	input = read_keypad();
 8000b54:	f000 fcd4 	bl	8001500 <read_keypad>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	607b      	str	r3, [r7, #4]
	           if(input !='F'){
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b46      	cmp	r3, #70	; 0x46
 8000b60:	f000 8381 	beq.w	8001266 <contras_ciclo+0x71a>
	         	  switch(current_state){
 8000b64:	4bae      	ldr	r3, [pc, #696]	; (8000e20 <contras_ciclo+0x2d4>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b04      	cmp	r3, #4
 8000b6a:	f200 837c 	bhi.w	8001266 <contras_ciclo+0x71a>
 8000b6e:	a201      	add	r2, pc, #4	; (adr r2, 8000b74 <contras_ciclo+0x28>)
 8000b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b74:	08000b89 	.word	0x08000b89
 8000b78:	08000d0b 	.word	0x08000d0b
 8000b7c:	08000ee9 	.word	0x08000ee9
 8000b80:	0800106b 	.word	0x0800106b
 8000b84:	08001247 	.word	0x08001247
	     			case STATE0:
						if(i<4){
 8000b88:	4ba6      	ldr	r3, [pc, #664]	; (8000e24 <contras_ciclo+0x2d8>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b03      	cmp	r3, #3
 8000b8e:	f300 80b4 	bgt.w	8000cfa <contras_ciclo+0x1ae>
							switch(input){
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	3b30      	subs	r3, #48	; 0x30
 8000b96:	2b09      	cmp	r3, #9
 8000b98:	f200 835e 	bhi.w	8001258 <contras_ciclo+0x70c>
 8000b9c:	a201      	add	r2, pc, #4	; (adr r2, 8000ba4 <contras_ciclo+0x58>)
 8000b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba2:	bf00      	nop
 8000ba4:	08000cdb 	.word	0x08000cdb
 8000ba8:	08000bcd 	.word	0x08000bcd
 8000bac:	08000beb 	.word	0x08000beb
 8000bb0:	08000c09 	.word	0x08000c09
 8000bb4:	08000c27 	.word	0x08000c27
 8000bb8:	08000c45 	.word	0x08000c45
 8000bbc:	08000c63 	.word	0x08000c63
 8000bc0:	08000c81 	.word	0x08000c81
 8000bc4:	08000c9f 	.word	0x08000c9f
 8000bc8:	08000cbd 	.word	0x08000cbd
								case '1':
								a1=1;
 8000bcc:	4b96      	ldr	r3, [pc, #600]	; (8000e28 <contras_ciclo+0x2dc>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]
								cursor("1");
 8000bd2:	4896      	ldr	r0, [pc, #600]	; (8000e2c <contras_ciclo+0x2e0>)
 8000bd4:	f000 fb6c 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000bd8:	4b91      	ldr	r3, [pc, #580]	; (8000e20 <contras_ciclo+0x2d4>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000bde:	4b91      	ldr	r3, [pc, #580]	; (8000e24 <contras_ciclo+0x2d8>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	3301      	adds	r3, #1
 8000be4:	4a8f      	ldr	r2, [pc, #572]	; (8000e24 <contras_ciclo+0x2d8>)
 8000be6:	6013      	str	r3, [r2, #0]
								break;
 8000be8:	e08e      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '2':
								a2=2;
 8000bea:	4b91      	ldr	r3, [pc, #580]	; (8000e30 <contras_ciclo+0x2e4>)
 8000bec:	2202      	movs	r2, #2
 8000bee:	701a      	strb	r2, [r3, #0]
								cursor("2");
 8000bf0:	4890      	ldr	r0, [pc, #576]	; (8000e34 <contras_ciclo+0x2e8>)
 8000bf2:	f000 fb5d 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000bf6:	4b8a      	ldr	r3, [pc, #552]	; (8000e20 <contras_ciclo+0x2d4>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000bfc:	4b89      	ldr	r3, [pc, #548]	; (8000e24 <contras_ciclo+0x2d8>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	3301      	adds	r3, #1
 8000c02:	4a88      	ldr	r2, [pc, #544]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c04:	6013      	str	r3, [r2, #0]
								break;
 8000c06:	e07f      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '3':
								a3=3;
 8000c08:	4b8b      	ldr	r3, [pc, #556]	; (8000e38 <contras_ciclo+0x2ec>)
 8000c0a:	2203      	movs	r2, #3
 8000c0c:	701a      	strb	r2, [r3, #0]
								cursor("3");
 8000c0e:	488b      	ldr	r0, [pc, #556]	; (8000e3c <contras_ciclo+0x2f0>)
 8000c10:	f000 fb4e 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000c14:	4b82      	ldr	r3, [pc, #520]	; (8000e20 <contras_ciclo+0x2d4>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c1a:	4b82      	ldr	r3, [pc, #520]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	4a80      	ldr	r2, [pc, #512]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c22:	6013      	str	r3, [r2, #0]
								break;
 8000c24:	e070      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '4':
								a4=4;
 8000c26:	4b86      	ldr	r3, [pc, #536]	; (8000e40 <contras_ciclo+0x2f4>)
 8000c28:	2204      	movs	r2, #4
 8000c2a:	701a      	strb	r2, [r3, #0]
								cursor("4");
 8000c2c:	4885      	ldr	r0, [pc, #532]	; (8000e44 <contras_ciclo+0x2f8>)
 8000c2e:	f000 fb3f 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000c32:	4b7b      	ldr	r3, [pc, #492]	; (8000e20 <contras_ciclo+0x2d4>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c38:	4b7a      	ldr	r3, [pc, #488]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	4a79      	ldr	r2, [pc, #484]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c40:	6013      	str	r3, [r2, #0]
								break;
 8000c42:	e061      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '5':
								a5=5;
 8000c44:	4b80      	ldr	r3, [pc, #512]	; (8000e48 <contras_ciclo+0x2fc>)
 8000c46:	2205      	movs	r2, #5
 8000c48:	701a      	strb	r2, [r3, #0]
								cursor("5");
 8000c4a:	4880      	ldr	r0, [pc, #512]	; (8000e4c <contras_ciclo+0x300>)
 8000c4c:	f000 fb30 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000c50:	4b73      	ldr	r3, [pc, #460]	; (8000e20 <contras_ciclo+0x2d4>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c56:	4b73      	ldr	r3, [pc, #460]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	4a71      	ldr	r2, [pc, #452]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c5e:	6013      	str	r3, [r2, #0]
								break;
 8000c60:	e052      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '6':
								a6=6;
 8000c62:	4b7b      	ldr	r3, [pc, #492]	; (8000e50 <contras_ciclo+0x304>)
 8000c64:	2206      	movs	r2, #6
 8000c66:	701a      	strb	r2, [r3, #0]
								cursor("6");
 8000c68:	487a      	ldr	r0, [pc, #488]	; (8000e54 <contras_ciclo+0x308>)
 8000c6a:	f000 fb21 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000c6e:	4b6c      	ldr	r3, [pc, #432]	; (8000e20 <contras_ciclo+0x2d4>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c74:	4b6b      	ldr	r3, [pc, #428]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	4a6a      	ldr	r2, [pc, #424]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c7c:	6013      	str	r3, [r2, #0]
								break;
 8000c7e:	e043      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '7':
								a7=7;
 8000c80:	4b75      	ldr	r3, [pc, #468]	; (8000e58 <contras_ciclo+0x30c>)
 8000c82:	2207      	movs	r2, #7
 8000c84:	701a      	strb	r2, [r3, #0]
								cursor("7");
 8000c86:	4875      	ldr	r0, [pc, #468]	; (8000e5c <contras_ciclo+0x310>)
 8000c88:	f000 fb12 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000c8c:	4b64      	ldr	r3, [pc, #400]	; (8000e20 <contras_ciclo+0x2d4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c92:	4b64      	ldr	r3, [pc, #400]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	3301      	adds	r3, #1
 8000c98:	4a62      	ldr	r2, [pc, #392]	; (8000e24 <contras_ciclo+0x2d8>)
 8000c9a:	6013      	str	r3, [r2, #0]
								break;
 8000c9c:	e034      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '8':
								a8=8;
 8000c9e:	4b70      	ldr	r3, [pc, #448]	; (8000e60 <contras_ciclo+0x314>)
 8000ca0:	2208      	movs	r2, #8
 8000ca2:	701a      	strb	r2, [r3, #0]
								cursor("8");
 8000ca4:	486f      	ldr	r0, [pc, #444]	; (8000e64 <contras_ciclo+0x318>)
 8000ca6:	f000 fb03 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000caa:	4b5d      	ldr	r3, [pc, #372]	; (8000e20 <contras_ciclo+0x2d4>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000cb0:	4b5c      	ldr	r3, [pc, #368]	; (8000e24 <contras_ciclo+0x2d8>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	4a5b      	ldr	r2, [pc, #364]	; (8000e24 <contras_ciclo+0x2d8>)
 8000cb8:	6013      	str	r3, [r2, #0]
								break;
 8000cba:	e025      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '9':
								a9=9;
 8000cbc:	4b6a      	ldr	r3, [pc, #424]	; (8000e68 <contras_ciclo+0x31c>)
 8000cbe:	2209      	movs	r2, #9
 8000cc0:	701a      	strb	r2, [r3, #0]
								cursor("9");
 8000cc2:	486a      	ldr	r0, [pc, #424]	; (8000e6c <contras_ciclo+0x320>)
 8000cc4:	f000 faf4 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000cc8:	4b55      	ldr	r3, [pc, #340]	; (8000e20 <contras_ciclo+0x2d4>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000cce:	4b55      	ldr	r3, [pc, #340]	; (8000e24 <contras_ciclo+0x2d8>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	4a53      	ldr	r2, [pc, #332]	; (8000e24 <contras_ciclo+0x2d8>)
 8000cd6:	6013      	str	r3, [r2, #0]
								break;
 8000cd8:	e016      	b.n	8000d08 <contras_ciclo+0x1bc>

								case '0':
								a0=0;
 8000cda:	4b65      	ldr	r3, [pc, #404]	; (8000e70 <contras_ciclo+0x324>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	701a      	strb	r2, [r3, #0]
								cursor("0");
 8000ce0:	4864      	ldr	r0, [pc, #400]	; (8000e74 <contras_ciclo+0x328>)
 8000ce2:	f000 fae5 	bl	80012b0 <cursor>
								current_state = STATE0;
 8000ce6:	4b4e      	ldr	r3, [pc, #312]	; (8000e20 <contras_ciclo+0x2d4>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000cec:	4b4d      	ldr	r3, [pc, #308]	; (8000e24 <contras_ciclo+0x2d8>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	4a4c      	ldr	r2, [pc, #304]	; (8000e24 <contras_ciclo+0x2d8>)
 8000cf4:	6013      	str	r3, [r2, #0]
								break;
 8000cf6:	bf00      	nop
 8000cf8:	e006      	b.n	8000d08 <contras_ciclo+0x1bc>
								}//switch
							}// if
						else{
							current_state = STATE0;
 8000cfa:	4b49      	ldr	r3, [pc, #292]	; (8000e20 <contras_ciclo+0x2d4>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
							error("");
 8000d00:	485d      	ldr	r0, [pc, #372]	; (8000e78 <contras_ciclo+0x32c>)
 8000d02:	f000 fba7 	bl	8001454 <error>
						}
	                break;
 8000d06:	e2a7      	b.n	8001258 <contras_ciclo+0x70c>
 8000d08:	e2a6      	b.n	8001258 <contras_ciclo+0x70c>
	     			case STATE1:
						if(i<4){
 8000d0a:	4b46      	ldr	r3, [pc, #280]	; (8000e24 <contras_ciclo+0x2d8>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2b03      	cmp	r3, #3
 8000d10:	f300 80e2 	bgt.w	8000ed8 <contras_ciclo+0x38c>
							switch(input){
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	3b30      	subs	r3, #48	; 0x30
 8000d18:	2b09      	cmp	r3, #9
 8000d1a:	f200 829f 	bhi.w	800125c <contras_ciclo+0x710>
 8000d1e:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <contras_ciclo+0x1d8>)
 8000d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d24:	08000eb9 	.word	0x08000eb9
 8000d28:	08000d4d 	.word	0x08000d4d
 8000d2c:	08000d6b 	.word	0x08000d6b
 8000d30:	08000d89 	.word	0x08000d89
 8000d34:	08000da7 	.word	0x08000da7
 8000d38:	08000dc5 	.word	0x08000dc5
 8000d3c:	08000de3 	.word	0x08000de3
 8000d40:	08000e01 	.word	0x08000e01
 8000d44:	08000e7d 	.word	0x08000e7d
 8000d48:	08000e9b 	.word	0x08000e9b
								case '1':
								a1=1;
 8000d4c:	4b36      	ldr	r3, [pc, #216]	; (8000e28 <contras_ciclo+0x2dc>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
								cursor("1");
 8000d52:	4836      	ldr	r0, [pc, #216]	; (8000e2c <contras_ciclo+0x2e0>)
 8000d54:	f000 faac 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000d58:	4b31      	ldr	r3, [pc, #196]	; (8000e20 <contras_ciclo+0x2d4>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d5e:	4b31      	ldr	r3, [pc, #196]	; (8000e24 <contras_ciclo+0x2d8>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	3301      	adds	r3, #1
 8000d64:	4a2f      	ldr	r2, [pc, #188]	; (8000e24 <contras_ciclo+0x2d8>)
 8000d66:	6013      	str	r3, [r2, #0]
								break;
 8000d68:	e0bd      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '2':
								a2=2;
 8000d6a:	4b31      	ldr	r3, [pc, #196]	; (8000e30 <contras_ciclo+0x2e4>)
 8000d6c:	2202      	movs	r2, #2
 8000d6e:	701a      	strb	r2, [r3, #0]
								cursor("2");
 8000d70:	4830      	ldr	r0, [pc, #192]	; (8000e34 <contras_ciclo+0x2e8>)
 8000d72:	f000 fa9d 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000d76:	4b2a      	ldr	r3, [pc, #168]	; (8000e20 <contras_ciclo+0x2d4>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d7c:	4b29      	ldr	r3, [pc, #164]	; (8000e24 <contras_ciclo+0x2d8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	3301      	adds	r3, #1
 8000d82:	4a28      	ldr	r2, [pc, #160]	; (8000e24 <contras_ciclo+0x2d8>)
 8000d84:	6013      	str	r3, [r2, #0]
								break;
 8000d86:	e0ae      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '3':
								a3=3;
 8000d88:	4b2b      	ldr	r3, [pc, #172]	; (8000e38 <contras_ciclo+0x2ec>)
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	701a      	strb	r2, [r3, #0]
								cursor("3");
 8000d8e:	482b      	ldr	r0, [pc, #172]	; (8000e3c <contras_ciclo+0x2f0>)
 8000d90:	f000 fa8e 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000d94:	4b22      	ldr	r3, [pc, #136]	; (8000e20 <contras_ciclo+0x2d4>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d9a:	4b22      	ldr	r3, [pc, #136]	; (8000e24 <contras_ciclo+0x2d8>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	4a20      	ldr	r2, [pc, #128]	; (8000e24 <contras_ciclo+0x2d8>)
 8000da2:	6013      	str	r3, [r2, #0]
								break;
 8000da4:	e09f      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '4':
								a4=4;
 8000da6:	4b26      	ldr	r3, [pc, #152]	; (8000e40 <contras_ciclo+0x2f4>)
 8000da8:	2204      	movs	r2, #4
 8000daa:	701a      	strb	r2, [r3, #0]
								cursor("4");
 8000dac:	4825      	ldr	r0, [pc, #148]	; (8000e44 <contras_ciclo+0x2f8>)
 8000dae:	f000 fa7f 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000db2:	4b1b      	ldr	r3, [pc, #108]	; (8000e20 <contras_ciclo+0x2d4>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000db8:	4b1a      	ldr	r3, [pc, #104]	; (8000e24 <contras_ciclo+0x2d8>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	4a19      	ldr	r2, [pc, #100]	; (8000e24 <contras_ciclo+0x2d8>)
 8000dc0:	6013      	str	r3, [r2, #0]
								break;
 8000dc2:	e090      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '5':
								a5=5;
 8000dc4:	4b20      	ldr	r3, [pc, #128]	; (8000e48 <contras_ciclo+0x2fc>)
 8000dc6:	2205      	movs	r2, #5
 8000dc8:	701a      	strb	r2, [r3, #0]
								cursor("5");
 8000dca:	4820      	ldr	r0, [pc, #128]	; (8000e4c <contras_ciclo+0x300>)
 8000dcc:	f000 fa70 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000dd0:	4b13      	ldr	r3, [pc, #76]	; (8000e20 <contras_ciclo+0x2d4>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000dd6:	4b13      	ldr	r3, [pc, #76]	; (8000e24 <contras_ciclo+0x2d8>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	4a11      	ldr	r2, [pc, #68]	; (8000e24 <contras_ciclo+0x2d8>)
 8000dde:	6013      	str	r3, [r2, #0]
								break;
 8000de0:	e081      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '6':
								a6=6;
 8000de2:	4b1b      	ldr	r3, [pc, #108]	; (8000e50 <contras_ciclo+0x304>)
 8000de4:	2206      	movs	r2, #6
 8000de6:	701a      	strb	r2, [r3, #0]
								cursor("6");
 8000de8:	481a      	ldr	r0, [pc, #104]	; (8000e54 <contras_ciclo+0x308>)
 8000dea:	f000 fa61 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000dee:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <contras_ciclo+0x2d4>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000df4:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <contras_ciclo+0x2d8>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <contras_ciclo+0x2d8>)
 8000dfc:	6013      	str	r3, [r2, #0]
								break;
 8000dfe:	e072      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '7':
								a7=7;
 8000e00:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <contras_ciclo+0x30c>)
 8000e02:	2207      	movs	r2, #7
 8000e04:	701a      	strb	r2, [r3, #0]
								cursor("7");
 8000e06:	4815      	ldr	r0, [pc, #84]	; (8000e5c <contras_ciclo+0x310>)
 8000e08:	f000 fa52 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000e0c:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <contras_ciclo+0x2d4>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000e12:	4b04      	ldr	r3, [pc, #16]	; (8000e24 <contras_ciclo+0x2d8>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	3301      	adds	r3, #1
 8000e18:	4a02      	ldr	r2, [pc, #8]	; (8000e24 <contras_ciclo+0x2d8>)
 8000e1a:	6013      	str	r3, [r2, #0]
								break;
 8000e1c:	e063      	b.n	8000ee6 <contras_ciclo+0x39a>
 8000e1e:	bf00      	nop
 8000e20:	20000f94 	.word	0x20000f94
 8000e24:	20000288 	.word	0x20000288
 8000e28:	20000f98 	.word	0x20000f98
 8000e2c:	080055cc 	.word	0x080055cc
 8000e30:	20000f9d 	.word	0x20000f9d
 8000e34:	080055d0 	.word	0x080055d0
 8000e38:	20000f99 	.word	0x20000f99
 8000e3c:	080055d4 	.word	0x080055d4
 8000e40:	20001048 	.word	0x20001048
 8000e44:	080055d8 	.word	0x080055d8
 8000e48:	20000f9c 	.word	0x20000f9c
 8000e4c:	080055dc 	.word	0x080055dc
 8000e50:	20001040 	.word	0x20001040
 8000e54:	080055e0 	.word	0x080055e0
 8000e58:	20000f9b 	.word	0x20000f9b
 8000e5c:	080055e4 	.word	0x080055e4
 8000e60:	20000f96 	.word	0x20000f96
 8000e64:	080055e8 	.word	0x080055e8
 8000e68:	20000f95 	.word	0x20000f95
 8000e6c:	080055ec 	.word	0x080055ec
 8000e70:	2000103f 	.word	0x2000103f
 8000e74:	080055f0 	.word	0x080055f0
 8000e78:	080055f4 	.word	0x080055f4

								case '8':
								a8=8;
 8000e7c:	4ba9      	ldr	r3, [pc, #676]	; (8001124 <contras_ciclo+0x5d8>)
 8000e7e:	2208      	movs	r2, #8
 8000e80:	701a      	strb	r2, [r3, #0]
								cursor("8");
 8000e82:	48a9      	ldr	r0, [pc, #676]	; (8001128 <contras_ciclo+0x5dc>)
 8000e84:	f000 fa14 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000e88:	4ba8      	ldr	r3, [pc, #672]	; (800112c <contras_ciclo+0x5e0>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000e8e:	4ba8      	ldr	r3, [pc, #672]	; (8001130 <contras_ciclo+0x5e4>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	3301      	adds	r3, #1
 8000e94:	4aa6      	ldr	r2, [pc, #664]	; (8001130 <contras_ciclo+0x5e4>)
 8000e96:	6013      	str	r3, [r2, #0]
								break;
 8000e98:	e025      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '9':
								a9=9;
 8000e9a:	4ba6      	ldr	r3, [pc, #664]	; (8001134 <contras_ciclo+0x5e8>)
 8000e9c:	2209      	movs	r2, #9
 8000e9e:	701a      	strb	r2, [r3, #0]
								cursor("9");
 8000ea0:	48a5      	ldr	r0, [pc, #660]	; (8001138 <contras_ciclo+0x5ec>)
 8000ea2:	f000 fa05 	bl	80012b0 <cursor>
								current_state = STATE1;
 8000ea6:	4ba1      	ldr	r3, [pc, #644]	; (800112c <contras_ciclo+0x5e0>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000eac:	4ba0      	ldr	r3, [pc, #640]	; (8001130 <contras_ciclo+0x5e4>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	4a9f      	ldr	r2, [pc, #636]	; (8001130 <contras_ciclo+0x5e4>)
 8000eb4:	6013      	str	r3, [r2, #0]
								break;
 8000eb6:	e016      	b.n	8000ee6 <contras_ciclo+0x39a>

								case '0':
								a0=0;
 8000eb8:	4ba0      	ldr	r3, [pc, #640]	; (800113c <contras_ciclo+0x5f0>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
								cursor("0");
 8000ebe:	48a0      	ldr	r0, [pc, #640]	; (8001140 <contras_ciclo+0x5f4>)
 8000ec0:	f000 f9f6 	bl	80012b0 <cursor>
								current_state = STATE2;
 8000ec4:	4b99      	ldr	r3, [pc, #612]	; (800112c <contras_ciclo+0x5e0>)
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000eca:	4b99      	ldr	r3, [pc, #612]	; (8001130 <contras_ciclo+0x5e4>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	4a97      	ldr	r2, [pc, #604]	; (8001130 <contras_ciclo+0x5e4>)
 8000ed2:	6013      	str	r3, [r2, #0]
								break;
 8000ed4:	bf00      	nop
 8000ed6:	e006      	b.n	8000ee6 <contras_ciclo+0x39a>
								}//switch
							}// if
						else{
							current_state = STATE0;
 8000ed8:	4b94      	ldr	r3, [pc, #592]	; (800112c <contras_ciclo+0x5e0>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	701a      	strb	r2, [r3, #0]
							error("");
 8000ede:	4899      	ldr	r0, [pc, #612]	; (8001144 <contras_ciclo+0x5f8>)
 8000ee0:	f000 fab8 	bl	8001454 <error>
						}
	                break;
 8000ee4:	e1ba      	b.n	800125c <contras_ciclo+0x710>
 8000ee6:	e1b9      	b.n	800125c <contras_ciclo+0x710>
	     			case STATE2:
						if(i<4){
 8000ee8:	4b91      	ldr	r3, [pc, #580]	; (8001130 <contras_ciclo+0x5e4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b03      	cmp	r3, #3
 8000eee:	f300 80b4 	bgt.w	800105a <contras_ciclo+0x50e>
							switch(input){
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3b30      	subs	r3, #48	; 0x30
 8000ef6:	2b09      	cmp	r3, #9
 8000ef8:	f200 81b2 	bhi.w	8001260 <contras_ciclo+0x714>
 8000efc:	a201      	add	r2, pc, #4	; (adr r2, 8000f04 <contras_ciclo+0x3b8>)
 8000efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f02:	bf00      	nop
 8000f04:	0800103b 	.word	0x0800103b
 8000f08:	08000f2d 	.word	0x08000f2d
 8000f0c:	08000f4b 	.word	0x08000f4b
 8000f10:	08000f69 	.word	0x08000f69
 8000f14:	08000f87 	.word	0x08000f87
 8000f18:	08000fa5 	.word	0x08000fa5
 8000f1c:	08000fc3 	.word	0x08000fc3
 8000f20:	08000fe1 	.word	0x08000fe1
 8000f24:	08000fff 	.word	0x08000fff
 8000f28:	0800101d 	.word	0x0800101d
								case '1':
								a1=1;
 8000f2c:	4b86      	ldr	r3, [pc, #536]	; (8001148 <contras_ciclo+0x5fc>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
								cursor("1");
 8000f32:	4886      	ldr	r0, [pc, #536]	; (800114c <contras_ciclo+0x600>)
 8000f34:	f000 f9bc 	bl	80012b0 <cursor>
								current_state = STATE3;
 8000f38:	4b7c      	ldr	r3, [pc, #496]	; (800112c <contras_ciclo+0x5e0>)
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f3e:	4b7c      	ldr	r3, [pc, #496]	; (8001130 <contras_ciclo+0x5e4>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	3301      	adds	r3, #1
 8000f44:	4a7a      	ldr	r2, [pc, #488]	; (8001130 <contras_ciclo+0x5e4>)
 8000f46:	6013      	str	r3, [r2, #0]
								break;
 8000f48:	e08e      	b.n	8001068 <contras_ciclo+0x51c>

								case '2':
								a2=2;
 8000f4a:	4b81      	ldr	r3, [pc, #516]	; (8001150 <contras_ciclo+0x604>)
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	701a      	strb	r2, [r3, #0]
								cursor("2");
 8000f50:	4880      	ldr	r0, [pc, #512]	; (8001154 <contras_ciclo+0x608>)
 8000f52:	f000 f9ad 	bl	80012b0 <cursor>
								current_state = STATE2;
 8000f56:	4b75      	ldr	r3, [pc, #468]	; (800112c <contras_ciclo+0x5e0>)
 8000f58:	2202      	movs	r2, #2
 8000f5a:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f5c:	4b74      	ldr	r3, [pc, #464]	; (8001130 <contras_ciclo+0x5e4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	3301      	adds	r3, #1
 8000f62:	4a73      	ldr	r2, [pc, #460]	; (8001130 <contras_ciclo+0x5e4>)
 8000f64:	6013      	str	r3, [r2, #0]
								break;
 8000f66:	e07f      	b.n	8001068 <contras_ciclo+0x51c>

								case '3':
								a3=3;
 8000f68:	4b7b      	ldr	r3, [pc, #492]	; (8001158 <contras_ciclo+0x60c>)
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	701a      	strb	r2, [r3, #0]
								cursor("3");
 8000f6e:	487b      	ldr	r0, [pc, #492]	; (800115c <contras_ciclo+0x610>)
 8000f70:	f000 f99e 	bl	80012b0 <cursor>
								current_state = STATE2;
 8000f74:	4b6d      	ldr	r3, [pc, #436]	; (800112c <contras_ciclo+0x5e0>)
 8000f76:	2202      	movs	r2, #2
 8000f78:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f7a:	4b6d      	ldr	r3, [pc, #436]	; (8001130 <contras_ciclo+0x5e4>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	4a6b      	ldr	r2, [pc, #428]	; (8001130 <contras_ciclo+0x5e4>)
 8000f82:	6013      	str	r3, [r2, #0]
								break;
 8000f84:	e070      	b.n	8001068 <contras_ciclo+0x51c>

								case '4':
								a4=4;
 8000f86:	4b76      	ldr	r3, [pc, #472]	; (8001160 <contras_ciclo+0x614>)
 8000f88:	2204      	movs	r2, #4
 8000f8a:	701a      	strb	r2, [r3, #0]
								cursor("4");
 8000f8c:	4875      	ldr	r0, [pc, #468]	; (8001164 <contras_ciclo+0x618>)
 8000f8e:	f000 f98f 	bl	80012b0 <cursor>
								current_state = STATE2;
 8000f92:	4b66      	ldr	r3, [pc, #408]	; (800112c <contras_ciclo+0x5e0>)
 8000f94:	2202      	movs	r2, #2
 8000f96:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f98:	4b65      	ldr	r3, [pc, #404]	; (8001130 <contras_ciclo+0x5e4>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	4a64      	ldr	r2, [pc, #400]	; (8001130 <contras_ciclo+0x5e4>)
 8000fa0:	6013      	str	r3, [r2, #0]
								break;
 8000fa2:	e061      	b.n	8001068 <contras_ciclo+0x51c>

								case '5':
								a5=5;
 8000fa4:	4b70      	ldr	r3, [pc, #448]	; (8001168 <contras_ciclo+0x61c>)
 8000fa6:	2205      	movs	r2, #5
 8000fa8:	701a      	strb	r2, [r3, #0]
								cursor("5");
 8000faa:	4870      	ldr	r0, [pc, #448]	; (800116c <contras_ciclo+0x620>)
 8000fac:	f000 f980 	bl	80012b0 <cursor>
								current_state = STATE2;
 8000fb0:	4b5e      	ldr	r3, [pc, #376]	; (800112c <contras_ciclo+0x5e0>)
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000fb6:	4b5e      	ldr	r3, [pc, #376]	; (8001130 <contras_ciclo+0x5e4>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	4a5c      	ldr	r2, [pc, #368]	; (8001130 <contras_ciclo+0x5e4>)
 8000fbe:	6013      	str	r3, [r2, #0]
								break;
 8000fc0:	e052      	b.n	8001068 <contras_ciclo+0x51c>

								case '6':
								a6=6;
 8000fc2:	4b6b      	ldr	r3, [pc, #428]	; (8001170 <contras_ciclo+0x624>)
 8000fc4:	2206      	movs	r2, #6
 8000fc6:	701a      	strb	r2, [r3, #0]
								cursor("6");
 8000fc8:	486a      	ldr	r0, [pc, #424]	; (8001174 <contras_ciclo+0x628>)
 8000fca:	f000 f971 	bl	80012b0 <cursor>
								current_state = STATE2;
 8000fce:	4b57      	ldr	r3, [pc, #348]	; (800112c <contras_ciclo+0x5e0>)
 8000fd0:	2202      	movs	r2, #2
 8000fd2:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000fd4:	4b56      	ldr	r3, [pc, #344]	; (8001130 <contras_ciclo+0x5e4>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	4a55      	ldr	r2, [pc, #340]	; (8001130 <contras_ciclo+0x5e4>)
 8000fdc:	6013      	str	r3, [r2, #0]
								break;
 8000fde:	e043      	b.n	8001068 <contras_ciclo+0x51c>

								case '7':
								a7=7;
 8000fe0:	4b65      	ldr	r3, [pc, #404]	; (8001178 <contras_ciclo+0x62c>)
 8000fe2:	2207      	movs	r2, #7
 8000fe4:	701a      	strb	r2, [r3, #0]
								cursor("7");
 8000fe6:	4865      	ldr	r0, [pc, #404]	; (800117c <contras_ciclo+0x630>)
 8000fe8:	f000 f962 	bl	80012b0 <cursor>
								current_state = STATE2;
 8000fec:	4b4f      	ldr	r3, [pc, #316]	; (800112c <contras_ciclo+0x5e0>)
 8000fee:	2202      	movs	r2, #2
 8000ff0:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000ff2:	4b4f      	ldr	r3, [pc, #316]	; (8001130 <contras_ciclo+0x5e4>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	4a4d      	ldr	r2, [pc, #308]	; (8001130 <contras_ciclo+0x5e4>)
 8000ffa:	6013      	str	r3, [r2, #0]
								break;
 8000ffc:	e034      	b.n	8001068 <contras_ciclo+0x51c>

								case '8':
								a8=8;
 8000ffe:	4b49      	ldr	r3, [pc, #292]	; (8001124 <contras_ciclo+0x5d8>)
 8001000:	2208      	movs	r2, #8
 8001002:	701a      	strb	r2, [r3, #0]
								cursor("8");
 8001004:	4848      	ldr	r0, [pc, #288]	; (8001128 <contras_ciclo+0x5dc>)
 8001006:	f000 f953 	bl	80012b0 <cursor>
								current_state = STATE2;
 800100a:	4b48      	ldr	r3, [pc, #288]	; (800112c <contras_ciclo+0x5e0>)
 800100c:	2202      	movs	r2, #2
 800100e:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001010:	4b47      	ldr	r3, [pc, #284]	; (8001130 <contras_ciclo+0x5e4>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	4a46      	ldr	r2, [pc, #280]	; (8001130 <contras_ciclo+0x5e4>)
 8001018:	6013      	str	r3, [r2, #0]
								break;
 800101a:	e025      	b.n	8001068 <contras_ciclo+0x51c>

								case '9':
								a9=9;
 800101c:	4b45      	ldr	r3, [pc, #276]	; (8001134 <contras_ciclo+0x5e8>)
 800101e:	2209      	movs	r2, #9
 8001020:	701a      	strb	r2, [r3, #0]
								cursor("9");
 8001022:	4845      	ldr	r0, [pc, #276]	; (8001138 <contras_ciclo+0x5ec>)
 8001024:	f000 f944 	bl	80012b0 <cursor>
								current_state = STATE2;
 8001028:	4b40      	ldr	r3, [pc, #256]	; (800112c <contras_ciclo+0x5e0>)
 800102a:	2202      	movs	r2, #2
 800102c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 800102e:	4b40      	ldr	r3, [pc, #256]	; (8001130 <contras_ciclo+0x5e4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	4a3e      	ldr	r2, [pc, #248]	; (8001130 <contras_ciclo+0x5e4>)
 8001036:	6013      	str	r3, [r2, #0]
								break;
 8001038:	e016      	b.n	8001068 <contras_ciclo+0x51c>

								case '0':
								a0=0;
 800103a:	4b40      	ldr	r3, [pc, #256]	; (800113c <contras_ciclo+0x5f0>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
								cursor("0");
 8001040:	483f      	ldr	r0, [pc, #252]	; (8001140 <contras_ciclo+0x5f4>)
 8001042:	f000 f935 	bl	80012b0 <cursor>
								current_state = STATE2;
 8001046:	4b39      	ldr	r3, [pc, #228]	; (800112c <contras_ciclo+0x5e0>)
 8001048:	2202      	movs	r2, #2
 800104a:	701a      	strb	r2, [r3, #0]
								i=i+1;
 800104c:	4b38      	ldr	r3, [pc, #224]	; (8001130 <contras_ciclo+0x5e4>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	3301      	adds	r3, #1
 8001052:	4a37      	ldr	r2, [pc, #220]	; (8001130 <contras_ciclo+0x5e4>)
 8001054:	6013      	str	r3, [r2, #0]
								break;
 8001056:	bf00      	nop
 8001058:	e006      	b.n	8001068 <contras_ciclo+0x51c>
								}//switch
							}// if
						else{
							current_state = STATE0;
 800105a:	4b34      	ldr	r3, [pc, #208]	; (800112c <contras_ciclo+0x5e0>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
							error("");
 8001060:	4838      	ldr	r0, [pc, #224]	; (8001144 <contras_ciclo+0x5f8>)
 8001062:	f000 f9f7 	bl	8001454 <error>
						}
	     			break;
 8001066:	e0fb      	b.n	8001260 <contras_ciclo+0x714>
 8001068:	e0fa      	b.n	8001260 <contras_ciclo+0x714>
	     			case STATE3:
						if(i<4){
 800106a:	4b31      	ldr	r3, [pc, #196]	; (8001130 <contras_ciclo+0x5e4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2b03      	cmp	r3, #3
 8001070:	f300 80e1 	bgt.w	8001236 <contras_ciclo+0x6ea>
							switch(input){
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3b30      	subs	r3, #48	; 0x30
 8001078:	2b09      	cmp	r3, #9
 800107a:	f200 80f3 	bhi.w	8001264 <contras_ciclo+0x718>
 800107e:	a201      	add	r2, pc, #4	; (adr r2, 8001084 <contras_ciclo+0x538>)
 8001080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001084:	08001217 	.word	0x08001217
 8001088:	080010ad 	.word	0x080010ad
 800108c:	080010cb 	.word	0x080010cb
 8001090:	080010e9 	.word	0x080010e9
 8001094:	08001107 	.word	0x08001107
 8001098:	08001181 	.word	0x08001181
 800109c:	0800119f 	.word	0x0800119f
 80010a0:	080011bd 	.word	0x080011bd
 80010a4:	080011db 	.word	0x080011db
 80010a8:	080011f9 	.word	0x080011f9
								case '1':
								a1=1;
 80010ac:	4b26      	ldr	r3, [pc, #152]	; (8001148 <contras_ciclo+0x5fc>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	701a      	strb	r2, [r3, #0]
								cursor("1");
 80010b2:	4826      	ldr	r0, [pc, #152]	; (800114c <contras_ciclo+0x600>)
 80010b4:	f000 f8fc 	bl	80012b0 <cursor>
								current_state = STATE3;
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <contras_ciclo+0x5e0>)
 80010ba:	2203      	movs	r2, #3
 80010bc:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80010be:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <contras_ciclo+0x5e4>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	3301      	adds	r3, #1
 80010c4:	4a1a      	ldr	r2, [pc, #104]	; (8001130 <contras_ciclo+0x5e4>)
 80010c6:	6013      	str	r3, [r2, #0]
								break;
 80010c8:	e0bc      	b.n	8001244 <contras_ciclo+0x6f8>

								case '2':
								a2=2;
 80010ca:	4b21      	ldr	r3, [pc, #132]	; (8001150 <contras_ciclo+0x604>)
 80010cc:	2202      	movs	r2, #2
 80010ce:	701a      	strb	r2, [r3, #0]
								cursor("2");
 80010d0:	4820      	ldr	r0, [pc, #128]	; (8001154 <contras_ciclo+0x608>)
 80010d2:	f000 f8ed 	bl	80012b0 <cursor>
								current_state = STATE3;
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <contras_ciclo+0x5e0>)
 80010d8:	2203      	movs	r2, #3
 80010da:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <contras_ciclo+0x5e4>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	3301      	adds	r3, #1
 80010e2:	4a13      	ldr	r2, [pc, #76]	; (8001130 <contras_ciclo+0x5e4>)
 80010e4:	6013      	str	r3, [r2, #0]
								break;
 80010e6:	e0ad      	b.n	8001244 <contras_ciclo+0x6f8>

								case '3':
								a3=3;
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <contras_ciclo+0x60c>)
 80010ea:	2203      	movs	r2, #3
 80010ec:	701a      	strb	r2, [r3, #0]
								cursor("3");
 80010ee:	481b      	ldr	r0, [pc, #108]	; (800115c <contras_ciclo+0x610>)
 80010f0:	f000 f8de 	bl	80012b0 <cursor>
								current_state = STATE3;
 80010f4:	4b0d      	ldr	r3, [pc, #52]	; (800112c <contras_ciclo+0x5e0>)
 80010f6:	2203      	movs	r2, #3
 80010f8:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80010fa:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <contras_ciclo+0x5e4>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	3301      	adds	r3, #1
 8001100:	4a0b      	ldr	r2, [pc, #44]	; (8001130 <contras_ciclo+0x5e4>)
 8001102:	6013      	str	r3, [r2, #0]
								break;
 8001104:	e09e      	b.n	8001244 <contras_ciclo+0x6f8>

								case '4':
								a4=4;
 8001106:	4b16      	ldr	r3, [pc, #88]	; (8001160 <contras_ciclo+0x614>)
 8001108:	2204      	movs	r2, #4
 800110a:	701a      	strb	r2, [r3, #0]
								cursor("4");
 800110c:	4815      	ldr	r0, [pc, #84]	; (8001164 <contras_ciclo+0x618>)
 800110e:	f000 f8cf 	bl	80012b0 <cursor>
								current_state = STATE3;
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <contras_ciclo+0x5e0>)
 8001114:	2203      	movs	r2, #3
 8001116:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001118:	4b05      	ldr	r3, [pc, #20]	; (8001130 <contras_ciclo+0x5e4>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	3301      	adds	r3, #1
 800111e:	4a04      	ldr	r2, [pc, #16]	; (8001130 <contras_ciclo+0x5e4>)
 8001120:	6013      	str	r3, [r2, #0]
								break;
 8001122:	e08f      	b.n	8001244 <contras_ciclo+0x6f8>
 8001124:	20000f96 	.word	0x20000f96
 8001128:	080055e8 	.word	0x080055e8
 800112c:	20000f94 	.word	0x20000f94
 8001130:	20000288 	.word	0x20000288
 8001134:	20000f95 	.word	0x20000f95
 8001138:	080055ec 	.word	0x080055ec
 800113c:	2000103f 	.word	0x2000103f
 8001140:	080055f0 	.word	0x080055f0
 8001144:	080055f4 	.word	0x080055f4
 8001148:	20000f98 	.word	0x20000f98
 800114c:	080055cc 	.word	0x080055cc
 8001150:	20000f9d 	.word	0x20000f9d
 8001154:	080055d0 	.word	0x080055d0
 8001158:	20000f99 	.word	0x20000f99
 800115c:	080055d4 	.word	0x080055d4
 8001160:	20001048 	.word	0x20001048
 8001164:	080055d8 	.word	0x080055d8
 8001168:	20000f9c 	.word	0x20000f9c
 800116c:	080055dc 	.word	0x080055dc
 8001170:	20001040 	.word	0x20001040
 8001174:	080055e0 	.word	0x080055e0
 8001178:	20000f9b 	.word	0x20000f9b
 800117c:	080055e4 	.word	0x080055e4

								case '5':
								a5=5;
 8001180:	4b3b      	ldr	r3, [pc, #236]	; (8001270 <contras_ciclo+0x724>)
 8001182:	2205      	movs	r2, #5
 8001184:	701a      	strb	r2, [r3, #0]
								cursor("5");
 8001186:	483b      	ldr	r0, [pc, #236]	; (8001274 <contras_ciclo+0x728>)
 8001188:	f000 f892 	bl	80012b0 <cursor>
								current_state = STATE3;
 800118c:	4b3a      	ldr	r3, [pc, #232]	; (8001278 <contras_ciclo+0x72c>)
 800118e:	2203      	movs	r2, #3
 8001190:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001192:	4b3a      	ldr	r3, [pc, #232]	; (800127c <contras_ciclo+0x730>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	3301      	adds	r3, #1
 8001198:	4a38      	ldr	r2, [pc, #224]	; (800127c <contras_ciclo+0x730>)
 800119a:	6013      	str	r3, [r2, #0]
								break;
 800119c:	e052      	b.n	8001244 <contras_ciclo+0x6f8>

								case '6':
								a6=6;
 800119e:	4b38      	ldr	r3, [pc, #224]	; (8001280 <contras_ciclo+0x734>)
 80011a0:	2206      	movs	r2, #6
 80011a2:	701a      	strb	r2, [r3, #0]
								cursor("6");
 80011a4:	4837      	ldr	r0, [pc, #220]	; (8001284 <contras_ciclo+0x738>)
 80011a6:	f000 f883 	bl	80012b0 <cursor>
								current_state = STATE3;
 80011aa:	4b33      	ldr	r3, [pc, #204]	; (8001278 <contras_ciclo+0x72c>)
 80011ac:	2203      	movs	r2, #3
 80011ae:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80011b0:	4b32      	ldr	r3, [pc, #200]	; (800127c <contras_ciclo+0x730>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	4a31      	ldr	r2, [pc, #196]	; (800127c <contras_ciclo+0x730>)
 80011b8:	6013      	str	r3, [r2, #0]
								break;
 80011ba:	e043      	b.n	8001244 <contras_ciclo+0x6f8>

								case '7':
								a7=7;
 80011bc:	4b32      	ldr	r3, [pc, #200]	; (8001288 <contras_ciclo+0x73c>)
 80011be:	2207      	movs	r2, #7
 80011c0:	701a      	strb	r2, [r3, #0]
								cursor("7");
 80011c2:	4832      	ldr	r0, [pc, #200]	; (800128c <contras_ciclo+0x740>)
 80011c4:	f000 f874 	bl	80012b0 <cursor>
								current_state = STATE4;
 80011c8:	4b2b      	ldr	r3, [pc, #172]	; (8001278 <contras_ciclo+0x72c>)
 80011ca:	2204      	movs	r2, #4
 80011cc:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80011ce:	4b2b      	ldr	r3, [pc, #172]	; (800127c <contras_ciclo+0x730>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3301      	adds	r3, #1
 80011d4:	4a29      	ldr	r2, [pc, #164]	; (800127c <contras_ciclo+0x730>)
 80011d6:	6013      	str	r3, [r2, #0]
								break;
 80011d8:	e034      	b.n	8001244 <contras_ciclo+0x6f8>

								case '8':
								a8=8;
 80011da:	4b2d      	ldr	r3, [pc, #180]	; (8001290 <contras_ciclo+0x744>)
 80011dc:	2208      	movs	r2, #8
 80011de:	701a      	strb	r2, [r3, #0]
								cursor("8");
 80011e0:	482c      	ldr	r0, [pc, #176]	; (8001294 <contras_ciclo+0x748>)
 80011e2:	f000 f865 	bl	80012b0 <cursor>
								current_state = STATE3;
 80011e6:	4b24      	ldr	r3, [pc, #144]	; (8001278 <contras_ciclo+0x72c>)
 80011e8:	2203      	movs	r2, #3
 80011ea:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80011ec:	4b23      	ldr	r3, [pc, #140]	; (800127c <contras_ciclo+0x730>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	3301      	adds	r3, #1
 80011f2:	4a22      	ldr	r2, [pc, #136]	; (800127c <contras_ciclo+0x730>)
 80011f4:	6013      	str	r3, [r2, #0]
								break;
 80011f6:	e025      	b.n	8001244 <contras_ciclo+0x6f8>

								case '9':
								a9=9;
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <contras_ciclo+0x74c>)
 80011fa:	2209      	movs	r2, #9
 80011fc:	701a      	strb	r2, [r3, #0]
								cursor("9");
 80011fe:	4827      	ldr	r0, [pc, #156]	; (800129c <contras_ciclo+0x750>)
 8001200:	f000 f856 	bl	80012b0 <cursor>
								current_state = STATE3;
 8001204:	4b1c      	ldr	r3, [pc, #112]	; (8001278 <contras_ciclo+0x72c>)
 8001206:	2203      	movs	r2, #3
 8001208:	701a      	strb	r2, [r3, #0]
								i=i+1;
 800120a:	4b1c      	ldr	r3, [pc, #112]	; (800127c <contras_ciclo+0x730>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	3301      	adds	r3, #1
 8001210:	4a1a      	ldr	r2, [pc, #104]	; (800127c <contras_ciclo+0x730>)
 8001212:	6013      	str	r3, [r2, #0]
								break;
 8001214:	e016      	b.n	8001244 <contras_ciclo+0x6f8>

								case '0':
								a0=0;
 8001216:	4b22      	ldr	r3, [pc, #136]	; (80012a0 <contras_ciclo+0x754>)
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]
								cursor("0");
 800121c:	4821      	ldr	r0, [pc, #132]	; (80012a4 <contras_ciclo+0x758>)
 800121e:	f000 f847 	bl	80012b0 <cursor>
								current_state = STATE3;
 8001222:	4b15      	ldr	r3, [pc, #84]	; (8001278 <contras_ciclo+0x72c>)
 8001224:	2203      	movs	r2, #3
 8001226:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001228:	4b14      	ldr	r3, [pc, #80]	; (800127c <contras_ciclo+0x730>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	3301      	adds	r3, #1
 800122e:	4a13      	ldr	r2, [pc, #76]	; (800127c <contras_ciclo+0x730>)
 8001230:	6013      	str	r3, [r2, #0]
								break;
 8001232:	bf00      	nop
 8001234:	e006      	b.n	8001244 <contras_ciclo+0x6f8>
								}//switch
							}// if
						else{
							current_state = STATE0;
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <contras_ciclo+0x72c>)
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
							error("");
 800123c:	481a      	ldr	r0, [pc, #104]	; (80012a8 <contras_ciclo+0x75c>)
 800123e:	f000 f909 	bl	8001454 <error>
						}
					break;
 8001242:	e00f      	b.n	8001264 <contras_ciclo+0x718>
 8001244:	e00e      	b.n	8001264 <contras_ciclo+0x718>
	     			case STATE4:
						unlock_safe();
 8001246:	f000 fb15 	bl	8001874 <unlock_safe>
						cursor("*");
 800124a:	4818      	ldr	r0, [pc, #96]	; (80012ac <contras_ciclo+0x760>)
 800124c:	f000 f830 	bl	80012b0 <cursor>
						open("");
 8001250:	4815      	ldr	r0, [pc, #84]	; (80012a8 <contras_ciclo+0x75c>)
 8001252:	f000 f8a9 	bl	80013a8 <open>
					break;
 8001256:	e006      	b.n	8001266 <contras_ciclo+0x71a>
	                break;
 8001258:	bf00      	nop
 800125a:	e004      	b.n	8001266 <contras_ciclo+0x71a>
	                break;
 800125c:	bf00      	nop
 800125e:	e002      	b.n	8001266 <contras_ciclo+0x71a>
	     			break;
 8001260:	bf00      	nop
 8001262:	e000      	b.n	8001266 <contras_ciclo+0x71a>
					break;
 8001264:	bf00      	nop

	     		  	  } // switch(current_state)
	           } //if(input !='F')
} //funcion
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000f9c 	.word	0x20000f9c
 8001274:	080055dc 	.word	0x080055dc
 8001278:	20000f94 	.word	0x20000f94
 800127c:	20000288 	.word	0x20000288
 8001280:	20001040 	.word	0x20001040
 8001284:	080055e0 	.word	0x080055e0
 8001288:	20000f9b 	.word	0x20000f9b
 800128c:	080055e4 	.word	0x080055e4
 8001290:	20000f96 	.word	0x20000f96
 8001294:	080055e8 	.word	0x080055e8
 8001298:	20000f95 	.word	0x20000f95
 800129c:	080055ec 	.word	0x080055ec
 80012a0:	2000103f 	.word	0x2000103f
 80012a4:	080055f0 	.word	0x080055f0
 80012a8:	080055f4 	.word	0x080055f4
 80012ac:	080055f8 	.word	0x080055f8

080012b0 <cursor>:

uint32_t pos=5;
uint32_t post=5;
char contra[11];

void cursor (char* val){
 80012b0:	b5b0      	push	{r4, r5, r7, lr}
 80012b2:	b098      	sub	sp, #96	; 0x60
 80012b4:	af04      	add	r7, sp, #16
 80012b6:	61f8      	str	r0, [r7, #28]
if(pos==5){
 80012b8:	4b35      	ldr	r3, [pc, #212]	; (8001390 <cursor+0xe0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b05      	cmp	r3, #5
 80012be:	d104      	bne.n	80012ca <cursor+0x1a>
	strcpy(str, val);
 80012c0:	69f9      	ldr	r1, [r7, #28]
 80012c2:	4834      	ldr	r0, [pc, #208]	; (8001394 <cursor+0xe4>)
 80012c4:	f004 f917 	bl	80054f6 <strcpy>
 80012c8:	e003      	b.n	80012d2 <cursor+0x22>
}
else{
	strcat(str, val);
 80012ca:	69f9      	ldr	r1, [r7, #28]
 80012cc:	4831      	ldr	r0, [pc, #196]	; (8001394 <cursor+0xe4>)
 80012ce:	f004 f903 	bl	80054d8 <strcat>
}
 Lcd_PortType ports[] = {D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port};
 80012d2:	4b31      	ldr	r3, [pc, #196]	; (8001398 <cursor+0xe8>)
 80012d4:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80012d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 80012de:	4a2f      	ldr	r2, [pc, #188]	; (800139c <cursor+0xec>)
 80012e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012e8:	e883 0003 	stmia.w	r3, {r0, r1}

		  Lcd_HandleTypeDef lcd;

		  lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 80012ec:	4638      	mov	r0, r7
 80012ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80012f2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80012f6:	2300      	movs	r3, #0
 80012f8:	9303      	str	r3, [sp, #12]
 80012fa:	2380      	movs	r3, #128	; 0x80
 80012fc:	9302      	str	r3, [sp, #8]
 80012fe:	4b28      	ldr	r3, [pc, #160]	; (80013a0 <cursor+0xf0>)
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800130c:	f7ff f902 	bl	8000514 <Lcd_create>
 8001310:	f107 0420 	add.w	r4, r7, #32
 8001314:	463d      	mov	r5, r7
 8001316:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001318:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800131a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800131e:	e884 0003 	stmia.w	r4, {r0, r1}

		  Lcd_cursor(&lcd, 1,0);
 8001322:	f107 0320 	add.w	r3, r7, #32
 8001326:	2200      	movs	r2, #0
 8001328:	2101      	movs	r1, #1
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f964 	bl	80005f8 <Lcd_cursor>
		  Lcd_string(&lcd, "pin:");
 8001330:	f107 0320 	add.w	r3, r7, #32
 8001334:	491b      	ldr	r1, [pc, #108]	; (80013a4 <cursor+0xf4>)
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff f940 	bl	80005bc <Lcd_string>
		  Lcd_cursor(&lcd, 1,pos);
 800133c:	4b14      	ldr	r3, [pc, #80]	; (8001390 <cursor+0xe0>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	b2da      	uxtb	r2, r3
 8001342:	f107 0320 	add.w	r3, r7, #32
 8001346:	2101      	movs	r1, #1
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff f955 	bl	80005f8 <Lcd_cursor>
		  Lcd_string(&lcd,val);
 800134e:	f107 0320 	add.w	r3, r7, #32
 8001352:	69f9      	ldr	r1, [r7, #28]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f931 	bl	80005bc <Lcd_string>
		  pos=pos+1;
 800135a:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <cursor+0xe0>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	3301      	adds	r3, #1
 8001360:	4a0b      	ldr	r2, [pc, #44]	; (8001390 <cursor+0xe0>)
 8001362:	6013      	str	r3, [r2, #0]
		  if (pos==9){
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <cursor+0xe0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b09      	cmp	r3, #9
 800136a:	d10c      	bne.n	8001386 <cursor+0xd6>
			  Lcd_cursor(&lcd, 1,5);
 800136c:	f107 0320 	add.w	r3, r7, #32
 8001370:	2205      	movs	r2, #5
 8001372:	2101      	movs	r1, #1
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff f93f 	bl	80005f8 <Lcd_cursor>
			  Lcd_string(&lcd,str);
 800137a:	f107 0320 	add.w	r3, r7, #32
 800137e:	4905      	ldr	r1, [pc, #20]	; (8001394 <cursor+0xe4>)
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f91b 	bl	80005bc <Lcd_string>
		  }

}
 8001386:	bf00      	nop
 8001388:	3750      	adds	r7, #80	; 0x50
 800138a:	46bd      	mov	sp, r7
 800138c:	bdb0      	pop	{r4, r5, r7, pc}
 800138e:	bf00      	nop
 8001390:	20000000 	.word	0x20000000
 8001394:	20001034 	.word	0x20001034
 8001398:	08005540 	.word	0x08005540
 800139c:	08005550 	.word	0x08005550
 80013a0:	48000800 	.word	0x48000800
 80013a4:	080055fc 	.word	0x080055fc

080013a8 <open>:



void open(char* posicion){
 80013a8:	b5b0      	push	{r4, r5, r7, lr}
 80013aa:	b098      	sub	sp, #96	; 0x60
 80013ac:	af04      	add	r7, sp, #16
 80013ae:	61f8      	str	r0, [r7, #28]


 Lcd_PortType ports[] = {
 80013b0:	4b23      	ldr	r3, [pc, #140]	; (8001440 <open+0x98>)
 80013b2:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80013b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
		  };

		  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 80013bc:	4a21      	ldr	r2, [pc, #132]	; (8001444 <open+0x9c>)
 80013be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80013c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013c6:	e883 0003 	stmia.w	r3, {r0, r1}

		  Lcd_HandleTypeDef lcd;

		  lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 80013ca:	4638      	mov	r0, r7
 80013cc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80013d0:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80013d4:	2300      	movs	r3, #0
 80013d6:	9303      	str	r3, [sp, #12]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	9302      	str	r3, [sp, #8]
 80013dc:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <open+0xa0>)
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013ea:	f7ff f893 	bl	8000514 <Lcd_create>
 80013ee:	f107 0420 	add.w	r4, r7, #32
 80013f2:	463d      	mov	r5, r7
 80013f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013fc:	e884 0003 	stmia.w	r4, {r0, r1}


	 Lcd_cursor(&lcd, 1,0);
 8001400:	f107 0320 	add.w	r3, r7, #32
 8001404:	2200      	movs	r2, #0
 8001406:	2101      	movs	r1, #1
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff f8f5 	bl	80005f8 <Lcd_cursor>
	 Lcd_string(&lcd, "Abierto");
 800140e:	f107 0320 	add.w	r3, r7, #32
 8001412:	490e      	ldr	r1, [pc, #56]	; (800144c <open+0xa4>)
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff f8d1 	bl	80005bc <Lcd_string>
	 Lcd_cursor(&lcd, 1,post);
 800141a:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <open+0xa8>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	b2da      	uxtb	r2, r3
 8001420:	f107 0320 	add.w	r3, r7, #32
 8001424:	2101      	movs	r1, #1
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff f8e6 	bl	80005f8 <Lcd_cursor>
     Lcd_string(&lcd,posicion);
 800142c:	f107 0320 	add.w	r3, r7, #32
 8001430:	69f9      	ldr	r1, [r7, #28]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff f8c2 	bl	80005bc <Lcd_string>


 }
 8001438:	bf00      	nop
 800143a:	3750      	adds	r7, #80	; 0x50
 800143c:	46bd      	mov	sp, r7
 800143e:	bdb0      	pop	{r4, r5, r7, pc}
 8001440:	08005540 	.word	0x08005540
 8001444:	08005550 	.word	0x08005550
 8001448:	48000800 	.word	0x48000800
 800144c:	08005604 	.word	0x08005604
 8001450:	20000004 	.word	0x20000004

08001454 <error>:


void error (char* posicion){
 8001454:	b5b0      	push	{r4, r5, r7, lr}
 8001456:	b098      	sub	sp, #96	; 0x60
 8001458:	af04      	add	r7, sp, #16
 800145a:	61f8      	str	r0, [r7, #28]


 Lcd_PortType ports[] = {
 800145c:	4b23      	ldr	r3, [pc, #140]	; (80014ec <error+0x98>)
 800145e:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8001462:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001464:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
		  };

		  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 8001468:	4a21      	ldr	r2, [pc, #132]	; (80014f0 <error+0x9c>)
 800146a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800146e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001472:	e883 0003 	stmia.w	r3, {r0, r1}

		  Lcd_HandleTypeDef lcd;

		  lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 8001476:	4638      	mov	r0, r7
 8001478:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800147c:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001480:	2300      	movs	r3, #0
 8001482:	9303      	str	r3, [sp, #12]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	9302      	str	r3, [sp, #8]
 8001488:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <error+0xa0>)
 800148a:	9301      	str	r3, [sp, #4]
 800148c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001496:	f7ff f83d 	bl	8000514 <Lcd_create>
 800149a:	f107 0420 	add.w	r4, r7, #32
 800149e:	463d      	mov	r5, r7
 80014a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014a4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014a8:	e884 0003 	stmia.w	r4, {r0, r1}


	 Lcd_cursor(&lcd, 1,0);
 80014ac:	f107 0320 	add.w	r3, r7, #32
 80014b0:	2200      	movs	r2, #0
 80014b2:	2101      	movs	r1, #1
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f89f 	bl	80005f8 <Lcd_cursor>
	 Lcd_string(&lcd, "ERROR");
 80014ba:	f107 0320 	add.w	r3, r7, #32
 80014be:	490e      	ldr	r1, [pc, #56]	; (80014f8 <error+0xa4>)
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff f87b 	bl	80005bc <Lcd_string>
	 Lcd_cursor(&lcd, 1,post);
 80014c6:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <error+0xa8>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	f107 0320 	add.w	r3, r7, #32
 80014d0:	2101      	movs	r1, #1
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff f890 	bl	80005f8 <Lcd_cursor>
     Lcd_string(&lcd,posicion);
 80014d8:	f107 0320 	add.w	r3, r7, #32
 80014dc:	69f9      	ldr	r1, [r7, #28]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff f86c 	bl	80005bc <Lcd_string>


 }
 80014e4:	bf00      	nop
 80014e6:	3750      	adds	r7, #80	; 0x50
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bdb0      	pop	{r4, r5, r7, pc}
 80014ec:	08005540 	.word	0x08005540
 80014f0:	08005550 	.word	0x08005550
 80014f4:	48000800 	.word	0x48000800
 80014f8:	0800560c 	.word	0x0800560c
 80014fc:	20000004 	.word	0x20000004

08001500 <read_keypad>:

char read_keypad(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	/* tomar la fila 1 en bajo y hacer las demas en altos */
	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800150a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800150e:	f000 fe25 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_SET);
 8001512:	2201      	movs	r2, #1
 8001514:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151c:	f000 fe1e 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_SET);
 8001520:	2201      	movs	r2, #1
 8001522:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001526:	48c9      	ldr	r0, [pc, #804]	; (800184c <read_keypad+0x34c>)
 8001528:	f000 fe18 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_SET);
 800152c:	2201      	movs	r2, #1
 800152e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001532:	48c6      	ldr	r0, [pc, #792]	; (800184c <read_keypad+0x34c>)
 8001534:	f000 fe12 	bl	800215c <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 8001538:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001540:	f000 fdf4 	bl	800212c <HAL_GPIO_ReadPin>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d10b      	bne.n	8001562 <read_keypad+0x62>
	{
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800154a:	bf00      	nop
 800154c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001550:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001554:	f000 fdea 	bl	800212c <HAL_GPIO_ReadPin>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f6      	beq.n	800154c <read_keypad+0x4c>
	    return '1';
 800155e:	2331      	movs	r3, #49	; 0x31
 8001560:	e171      	b.n	8001846 <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 8001562:	2140      	movs	r1, #64	; 0x40
 8001564:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001568:	f000 fde0 	bl	800212c <HAL_GPIO_ReadPin>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d10a      	bne.n	8001588 <read_keypad+0x88>
	{
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001572:	bf00      	nop
 8001574:	2140      	movs	r1, #64	; 0x40
 8001576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800157a:	f000 fdd7 	bl	800212c <HAL_GPIO_ReadPin>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f7      	beq.n	8001574 <read_keypad+0x74>
		return '2';
 8001584:	2332      	movs	r3, #50	; 0x32
 8001586:	e15e      	b.n	8001846 <read_keypad+0x346>
    }

	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 8001588:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800158c:	48af      	ldr	r0, [pc, #700]	; (800184c <read_keypad+0x34c>)
 800158e:	f000 fdcd 	bl	800212c <HAL_GPIO_ReadPin>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d10a      	bne.n	80015ae <read_keypad+0xae>
	{
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001598:	bf00      	nop
 800159a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800159e:	48ab      	ldr	r0, [pc, #684]	; (800184c <read_keypad+0x34c>)
 80015a0:	f000 fdc4 	bl	800212c <HAL_GPIO_ReadPin>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0f7      	beq.n	800159a <read_keypad+0x9a>
		return '3';
 80015aa:	2333      	movs	r3, #51	; 0x33
 80015ac:	e14b      	b.n	8001846 <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 80015ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015b2:	48a6      	ldr	r0, [pc, #664]	; (800184c <read_keypad+0x34c>)
 80015b4:	f000 fdba 	bl	800212c <HAL_GPIO_ReadPin>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10a      	bne.n	80015d4 <read_keypad+0xd4>
	{
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80015be:	bf00      	nop
 80015c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015c4:	48a1      	ldr	r0, [pc, #644]	; (800184c <read_keypad+0x34c>)
 80015c6:	f000 fdb1 	bl	800212c <HAL_GPIO_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f7      	beq.n	80015c0 <read_keypad+0xc0>
		return 'A';
 80015d0:	2341      	movs	r3, #65	; 0x41
 80015d2:	e138      	b.n	8001846 <read_keypad+0x346>
	}


	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80015d4:	2201      	movs	r2, #1
 80015d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015de:	f000 fdbd 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_RESET);
 80015e2:	2200      	movs	r2, #0
 80015e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ec:	f000 fdb6 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_SET);
 80015f0:	2201      	movs	r2, #1
 80015f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015f6:	4895      	ldr	r0, [pc, #596]	; (800184c <read_keypad+0x34c>)
 80015f8:	f000 fdb0 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_SET);
 80015fc:	2201      	movs	r2, #1
 80015fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001602:	4892      	ldr	r0, [pc, #584]	; (800184c <read_keypad+0x34c>)
 8001604:	f000 fdaa 	bl	800215c <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 8001608:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800160c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001610:	f000 fd8c 	bl	800212c <HAL_GPIO_ReadPin>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10b      	bne.n	8001632 <read_keypad+0x132>
	{
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800161a:	bf00      	nop
 800161c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001624:	f000 fd82 	bl	800212c <HAL_GPIO_ReadPin>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f6      	beq.n	800161c <read_keypad+0x11c>
		return '4';
 800162e:	2334      	movs	r3, #52	; 0x34
 8001630:	e109      	b.n	8001846 <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 8001632:	2140      	movs	r1, #64	; 0x40
 8001634:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001638:	f000 fd78 	bl	800212c <HAL_GPIO_ReadPin>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d10a      	bne.n	8001658 <read_keypad+0x158>
	{
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001642:	bf00      	nop
 8001644:	2140      	movs	r1, #64	; 0x40
 8001646:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164a:	f000 fd6f 	bl	800212c <HAL_GPIO_ReadPin>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f7      	beq.n	8001644 <read_keypad+0x144>
		return '5';
 8001654:	2335      	movs	r3, #53	; 0x35
 8001656:	e0f6      	b.n	8001846 <read_keypad+0x346>
	 }

	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 8001658:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800165c:	487b      	ldr	r0, [pc, #492]	; (800184c <read_keypad+0x34c>)
 800165e:	f000 fd65 	bl	800212c <HAL_GPIO_ReadPin>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10a      	bne.n	800167e <read_keypad+0x17e>
	{
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001668:	bf00      	nop
 800166a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800166e:	4877      	ldr	r0, [pc, #476]	; (800184c <read_keypad+0x34c>)
 8001670:	f000 fd5c 	bl	800212c <HAL_GPIO_ReadPin>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0f7      	beq.n	800166a <read_keypad+0x16a>
		return '6';
 800167a:	2336      	movs	r3, #54	; 0x36
 800167c:	e0e3      	b.n	8001846 <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 800167e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001682:	4872      	ldr	r0, [pc, #456]	; (800184c <read_keypad+0x34c>)
 8001684:	f000 fd52 	bl	800212c <HAL_GPIO_ReadPin>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d10a      	bne.n	80016a4 <read_keypad+0x1a4>
	{
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800168e:	bf00      	nop
 8001690:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001694:	486d      	ldr	r0, [pc, #436]	; (800184c <read_keypad+0x34c>)
 8001696:	f000 fd49 	bl	800212c <HAL_GPIO_ReadPin>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d0f7      	beq.n	8001690 <read_keypad+0x190>
		return 'B';
 80016a0:	2342      	movs	r3, #66	; 0x42
 80016a2:	e0d0      	b.n	8001846 <read_keypad+0x346>
	}


	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80016a4:	2201      	movs	r2, #1
 80016a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ae:	f000 fd55 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_SET);
 80016b2:	2201      	movs	r2, #1
 80016b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016bc:	f000 fd4e 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c6:	4861      	ldr	r0, [pc, #388]	; (800184c <read_keypad+0x34c>)
 80016c8:	f000 fd48 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_SET);
 80016cc:	2201      	movs	r2, #1
 80016ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016d2:	485e      	ldr	r0, [pc, #376]	; (800184c <read_keypad+0x34c>)
 80016d4:	f000 fd42 	bl	800215c <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 80016d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e0:	f000 fd24 	bl	800212c <HAL_GPIO_ReadPin>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10b      	bne.n	8001702 <read_keypad+0x202>
	{
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80016ea:	bf00      	nop
 80016ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f4:	f000 fd1a 	bl	800212c <HAL_GPIO_ReadPin>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d0f6      	beq.n	80016ec <read_keypad+0x1ec>
		return '7';
 80016fe:	2337      	movs	r3, #55	; 0x37
 8001700:	e0a1      	b.n	8001846 <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 8001702:	2140      	movs	r1, #64	; 0x40
 8001704:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001708:	f000 fd10 	bl	800212c <HAL_GPIO_ReadPin>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10a      	bne.n	8001728 <read_keypad+0x228>
	{
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001712:	bf00      	nop
 8001714:	2140      	movs	r1, #64	; 0x40
 8001716:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171a:	f000 fd07 	bl	800212c <HAL_GPIO_ReadPin>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d0f7      	beq.n	8001714 <read_keypad+0x214>
		return '8';
 8001724:	2338      	movs	r3, #56	; 0x38
 8001726:	e08e      	b.n	8001846 <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 8001728:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800172c:	4847      	ldr	r0, [pc, #284]	; (800184c <read_keypad+0x34c>)
 800172e:	f000 fcfd 	bl	800212c <HAL_GPIO_ReadPin>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d10a      	bne.n	800174e <read_keypad+0x24e>
	{
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001738:	bf00      	nop
 800173a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800173e:	4843      	ldr	r0, [pc, #268]	; (800184c <read_keypad+0x34c>)
 8001740:	f000 fcf4 	bl	800212c <HAL_GPIO_ReadPin>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0f7      	beq.n	800173a <read_keypad+0x23a>
		return '9';
 800174a:	2339      	movs	r3, #57	; 0x39
 800174c:	e07b      	b.n	8001846 <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 800174e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001752:	483e      	ldr	r0, [pc, #248]	; (800184c <read_keypad+0x34c>)
 8001754:	f000 fcea 	bl	800212c <HAL_GPIO_ReadPin>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10a      	bne.n	8001774 <read_keypad+0x274>
	{
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800175e:	bf00      	nop
 8001760:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001764:	4839      	ldr	r0, [pc, #228]	; (800184c <read_keypad+0x34c>)
 8001766:	f000 fce1 	bl	800212c <HAL_GPIO_ReadPin>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f7      	beq.n	8001760 <read_keypad+0x260>
		return 'C';
 8001770:	2343      	movs	r3, #67	; 0x43
 8001772:	e068      	b.n	8001846 <read_keypad+0x346>
	}


	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8001774:	2201      	movs	r2, #1
 8001776:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800177a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800177e:	f000 fced 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_SET);
 8001782:	2201      	movs	r2, #1
 8001784:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178c:	f000 fce6 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_SET);
 8001790:	2201      	movs	r2, #1
 8001792:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001796:	482d      	ldr	r0, [pc, #180]	; (800184c <read_keypad+0x34c>)
 8001798:	f000 fce0 	bl	800215c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_RESET);
 800179c:	2200      	movs	r2, #0
 800179e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017a2:	482a      	ldr	r0, [pc, #168]	; (800184c <read_keypad+0x34c>)
 80017a4:	f000 fcda 	bl	800215c <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 80017a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017b0:	f000 fcbc 	bl	800212c <HAL_GPIO_ReadPin>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d10b      	bne.n	80017d2 <read_keypad+0x2d2>
		{
		  while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80017ba:	bf00      	nop
 80017bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017c4:	f000 fcb2 	bl	800212c <HAL_GPIO_ReadPin>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d0f6      	beq.n	80017bc <read_keypad+0x2bc>
		  return '*';
 80017ce:	232a      	movs	r3, #42	; 0x2a
 80017d0:	e039      	b.n	8001846 <read_keypad+0x346>
		}

		if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 80017d2:	2140      	movs	r1, #64	; 0x40
 80017d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d8:	f000 fca8 	bl	800212c <HAL_GPIO_ReadPin>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d10a      	bne.n	80017f8 <read_keypad+0x2f8>
		{
		  while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80017e2:	bf00      	nop
 80017e4:	2140      	movs	r1, #64	; 0x40
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ea:	f000 fc9f 	bl	800212c <HAL_GPIO_ReadPin>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f7      	beq.n	80017e4 <read_keypad+0x2e4>
		  return '0';
 80017f4:	2330      	movs	r3, #48	; 0x30
 80017f6:	e026      	b.n	8001846 <read_keypad+0x346>
		 }

		if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 80017f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017fc:	4813      	ldr	r0, [pc, #76]	; (800184c <read_keypad+0x34c>)
 80017fe:	f000 fc95 	bl	800212c <HAL_GPIO_ReadPin>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d10a      	bne.n	800181e <read_keypad+0x31e>
		{
			while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001808:	bf00      	nop
 800180a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800180e:	480f      	ldr	r0, [pc, #60]	; (800184c <read_keypad+0x34c>)
 8001810:	f000 fc8c 	bl	800212c <HAL_GPIO_ReadPin>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d0f7      	beq.n	800180a <read_keypad+0x30a>
			return '#';
 800181a:	2323      	movs	r3, #35	; 0x23
 800181c:	e013      	b.n	8001846 <read_keypad+0x346>
		}

		if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 800181e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001822:	480a      	ldr	r0, [pc, #40]	; (800184c <read_keypad+0x34c>)
 8001824:	f000 fc82 	bl	800212c <HAL_GPIO_ReadPin>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10a      	bne.n	8001844 <read_keypad+0x344>
		{
			while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800182e:	bf00      	nop
 8001830:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001834:	4805      	ldr	r0, [pc, #20]	; (800184c <read_keypad+0x34c>)
 8001836:	f000 fc79 	bl	800212c <HAL_GPIO_ReadPin>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0f7      	beq.n	8001830 <read_keypad+0x330>
			return 'D';
 8001840:	2344      	movs	r3, #68	; 0x44
 8001842:	e000      	b.n	8001846 <read_keypad+0x346>
		}
		return 'F';
 8001844:	2346      	movs	r3, #70	; 0x46
}
 8001846:	4618      	mov	r0, r3
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	48000400 	.word	0x48000400

08001850 <lock_safe>:

    void lock_safe(void)
    {
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(VE_GPIO_Port, VE_Pin, GPIO_PIN_RESET);
 8001854:	2200      	movs	r2, #0
 8001856:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800185a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185e:	f000 fc7d 	bl	800215c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(RO_GPIO_Port, RO_Pin, GPIO_PIN_SET);
 8001862:	2201      	movs	r2, #1
 8001864:	2102      	movs	r1, #2
 8001866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186a:	f000 fc77 	bl	800215c <HAL_GPIO_WritePin>
    }
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <unlock_safe>:


    void unlock_safe(void)
    {
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
     cursor("0");
 8001878:	4808      	ldr	r0, [pc, #32]	; (800189c <unlock_safe+0x28>)
 800187a:	f7ff fd19 	bl	80012b0 <cursor>
	 HAL_GPIO_WritePin(VE_GPIO_Port, VE_Pin, GPIO_PIN_SET);
 800187e:	2201      	movs	r2, #1
 8001880:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001888:	f000 fc68 	bl	800215c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(RO_GPIO_Port, RO_Pin, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	2102      	movs	r1, #2
 8001890:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001894:	f000 fc62 	bl	800215c <HAL_GPIO_WritePin>
     }
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}
 800189c:	080055f0 	.word	0x080055f0

080018a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(input != 'F')
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <StartDefaultTask+0x24>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b46      	cmp	r3, #70	; 0x46
 80018ae:	d004      	beq.n	80018ba <StartDefaultTask+0x1a>
	  {
		  contras_ciclo(input);
 80018b0:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <StartDefaultTask+0x24>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff f949 	bl	8000b4c <contras_ciclo>
	  }

    osDelay(1);
 80018ba:	2001      	movs	r0, #1
 80018bc:	f002 fc09 	bl	80040d2 <osDelay>
	  if(input != 'F')
 80018c0:	e7f2      	b.n	80018a8 <StartDefaultTask+0x8>
 80018c2:	bf00      	nop
 80018c4:	20000f97 	.word	0x20000f97

080018c8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	for(;;)
  {
    osDelay(1);
 80018d0:	2001      	movs	r0, #1
 80018d2:	f002 fbfe 	bl	80040d2 <osDelay>
 80018d6:	e7fb      	b.n	80018d0 <StartTask02+0x8>

080018d8 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {

    osDelay(1);
 80018e0:	2001      	movs	r0, #1
 80018e2:	f002 fbf6 	bl	80040d2 <osDelay>
 80018e6:	e7fb      	b.n	80018e0 <StartTask03+0x8>

080018e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
	...

080018f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	4b0f      	ldr	r3, [pc, #60]	; (800193c <HAL_MspInit+0x44>)
 8001900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001902:	4a0e      	ldr	r2, [pc, #56]	; (800193c <HAL_MspInit+0x44>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6613      	str	r3, [r2, #96]	; 0x60
 800190a:	4b0c      	ldr	r3, [pc, #48]	; (800193c <HAL_MspInit+0x44>)
 800190c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <HAL_MspInit+0x44>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191a:	4a08      	ldr	r2, [pc, #32]	; (800193c <HAL_MspInit+0x44>)
 800191c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001920:	6593      	str	r3, [r2, #88]	; 0x58
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <HAL_MspInit+0x44>)
 8001924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40021000 	.word	0x40021000

08001940 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	; 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a17      	ldr	r2, [pc, #92]	; (80019bc <HAL_UART_MspInit+0x7c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d128      	bne.n	80019b4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001962:	4b17      	ldr	r3, [pc, #92]	; (80019c0 <HAL_UART_MspInit+0x80>)
 8001964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001966:	4a16      	ldr	r2, [pc, #88]	; (80019c0 <HAL_UART_MspInit+0x80>)
 8001968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800196c:	6593      	str	r3, [r2, #88]	; 0x58
 800196e:	4b14      	ldr	r3, [pc, #80]	; (80019c0 <HAL_UART_MspInit+0x80>)
 8001970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <HAL_UART_MspInit+0x80>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197e:	4a10      	ldr	r2, [pc, #64]	; (80019c0 <HAL_UART_MspInit+0x80>)
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001986:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <HAL_UART_MspInit+0x80>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001992:	230c      	movs	r3, #12
 8001994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001996:	2302      	movs	r3, #2
 8001998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019a2:	2307      	movs	r3, #7
 80019a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a6:	f107 0314 	add.w	r3, r7, #20
 80019aa:	4619      	mov	r1, r3
 80019ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b0:	f000 fa14 	bl	8001ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019b4:	bf00      	nop
 80019b6:	3728      	adds	r7, #40	; 0x28
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40004400 	.word	0x40004400
 80019c0:	40021000 	.word	0x40021000

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019d6:	e7fe      	b.n	80019d6 <HardFault_Handler+0x4>

080019d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019dc:	e7fe      	b.n	80019dc <MemManage_Handler+0x4>

080019de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e2:	e7fe      	b.n	80019e2 <BusFault_Handler+0x4>

080019e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <UsageFault_Handler+0x4>

080019ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019fc:	f000 f8c6 	bl	8001b8c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001a00:	f003 f8de 	bl	8004bc0 <xTaskGetSchedulerState>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d001      	beq.n	8001a0e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001a0a:	f003 fb15 	bl	8005038 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a18:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <SystemInit+0x64>)
 8001a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a1e:	4a16      	ldr	r2, [pc, #88]	; (8001a78 <SystemInit+0x64>)
 8001a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a28:	4b14      	ldr	r3, [pc, #80]	; (8001a7c <SystemInit+0x68>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a13      	ldr	r2, [pc, #76]	; (8001a7c <SystemInit+0x68>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a34:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <SystemInit+0x68>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a3a:	4b10      	ldr	r3, [pc, #64]	; (8001a7c <SystemInit+0x68>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a0f      	ldr	r2, [pc, #60]	; (8001a7c <SystemInit+0x68>)
 8001a40:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001a44:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001a48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	; (8001a7c <SystemInit+0x68>)
 8001a4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a50:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a52:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <SystemInit+0x68>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a09      	ldr	r2, [pc, #36]	; (8001a7c <SystemInit+0x68>)
 8001a58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a5c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a5e:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <SystemInit+0x68>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a64:	4b04      	ldr	r3, [pc, #16]	; (8001a78 <SystemInit+0x64>)
 8001a66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a6a:	609a      	str	r2, [r3, #8]
#endif
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000ed00 	.word	0xe000ed00
 8001a7c:	40021000 	.word	0x40021000

08001a80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ab8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a84:	f7ff ffc6 	bl	8001a14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001a88:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001a8a:	e003      	b.n	8001a94 <LoopCopyDataInit>

08001a8c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001a8e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001a90:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001a92:	3104      	adds	r1, #4

08001a94 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a94:	480a      	ldr	r0, [pc, #40]	; (8001ac0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001a96:	4b0b      	ldr	r3, [pc, #44]	; (8001ac4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001a98:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a9a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001a9c:	d3f6      	bcc.n	8001a8c <CopyDataInit>
	ldr	r2, =_sbss
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ac8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001aa0:	e002      	b.n	8001aa8 <LoopFillZerobss>

08001aa2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001aa2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001aa4:	f842 3b04 	str.w	r3, [r2], #4

08001aa8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001aa8:	4b08      	ldr	r3, [pc, #32]	; (8001acc <LoopForever+0x16>)
	cmp	r2, r3
 8001aaa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001aac:	d3f9      	bcc.n	8001aa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aae:	f003 fce7 	bl	8005480 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ab2:	f7fe fe57 	bl	8000764 <main>

08001ab6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ab6:	e7fe      	b.n	8001ab6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ab8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001abc:	08005678 	.word	0x08005678
	ldr	r0, =_sdata
 8001ac0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001ac4:	20000018 	.word	0x20000018
	ldr	r2, =_sbss
 8001ac8:	20000018 	.word	0x20000018
	ldr	r3, = _ebss
 8001acc:	20001050 	.word	0x20001050

08001ad0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ad0:	e7fe      	b.n	8001ad0 <ADC1_2_IRQHandler>
	...

08001ad4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ada:	2300      	movs	r3, #0
 8001adc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ade:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <HAL_Init+0x3c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	; (8001b10 <HAL_Init+0x3c>)
 8001ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aea:	2003      	movs	r0, #3
 8001aec:	f000 f942 	bl	8001d74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001af0:	2000      	movs	r0, #0
 8001af2:	f000 f80f 	bl	8001b14 <HAL_InitTick>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d002      	beq.n	8001b02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	71fb      	strb	r3, [r7, #7]
 8001b00:	e001      	b.n	8001b06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b02:	f7ff fef9 	bl	80018f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b06:	79fb      	ldrb	r3, [r7, #7]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40022000 	.word	0x40022000

08001b14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b20:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <HAL_InitTick+0x6c>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d023      	beq.n	8001b70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b28:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <HAL_InitTick+0x70>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <HAL_InitTick+0x6c>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4619      	mov	r1, r3
 8001b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 f93f 	bl	8001dc2 <HAL_SYSTICK_Config>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10f      	bne.n	8001b6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b0f      	cmp	r3, #15
 8001b4e:	d809      	bhi.n	8001b64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b50:	2200      	movs	r2, #0
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295
 8001b58:	f000 f917 	bl	8001d8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b5c:	4a0a      	ldr	r2, [pc, #40]	; (8001b88 <HAL_InitTick+0x74>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6013      	str	r3, [r2, #0]
 8001b62:	e007      	b.n	8001b74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	73fb      	strb	r3, [r7, #15]
 8001b68:	e004      	b.n	8001b74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	73fb      	strb	r3, [r7, #15]
 8001b6e:	e001      	b.n	8001b74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000010 	.word	0x20000010
 8001b84:	20000008 	.word	0x20000008
 8001b88:	2000000c 	.word	0x2000000c

08001b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <HAL_IncTick+0x20>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	461a      	mov	r2, r3
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_IncTick+0x24>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <HAL_IncTick+0x24>)
 8001b9e:	6013      	str	r3, [r2, #0]
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000010 	.word	0x20000010
 8001bb0:	2000104c 	.word	0x2000104c

08001bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bb8:	4b03      	ldr	r3, [pc, #12]	; (8001bc8 <HAL_GetTick+0x14>)
 8001bba:	681b      	ldr	r3, [r3, #0]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	2000104c 	.word	0x2000104c

08001bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bd4:	f7ff ffee 	bl	8001bb4 <HAL_GetTick>
 8001bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be4:	d005      	beq.n	8001bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_Delay+0x40>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4413      	add	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bf2:	bf00      	nop
 8001bf4:	f7ff ffde 	bl	8001bb4 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d8f7      	bhi.n	8001bf4 <HAL_Delay+0x28>
  {
  }
}
 8001c04:	bf00      	nop
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000010 	.word	0x20000010

08001c10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <__NVIC_SetPriorityGrouping+0x44>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c42:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <__NVIC_SetPriorityGrouping+0x44>)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	60d3      	str	r3, [r2, #12]
}
 8001c48:	bf00      	nop
 8001c4a:	3714      	adds	r7, #20
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c5c:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <__NVIC_GetPriorityGrouping+0x18>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	f003 0307 	and.w	r3, r3, #7
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6039      	str	r1, [r7, #0]
 8001c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	db0a      	blt.n	8001c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	490c      	ldr	r1, [pc, #48]	; (8001cc0 <__NVIC_SetPriority+0x4c>)
 8001c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c92:	0112      	lsls	r2, r2, #4
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	440b      	add	r3, r1
 8001c98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c9c:	e00a      	b.n	8001cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	4908      	ldr	r1, [pc, #32]	; (8001cc4 <__NVIC_SetPriority+0x50>)
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	f003 030f 	and.w	r3, r3, #15
 8001caa:	3b04      	subs	r3, #4
 8001cac:	0112      	lsls	r2, r2, #4
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	761a      	strb	r2, [r3, #24]
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	e000e100 	.word	0xe000e100
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	; 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	f1c3 0307 	rsb	r3, r3, #7
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	bf28      	it	cs
 8001ce6:	2304      	movcs	r3, #4
 8001ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	3304      	adds	r3, #4
 8001cee:	2b06      	cmp	r3, #6
 8001cf0:	d902      	bls.n	8001cf8 <NVIC_EncodePriority+0x30>
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	3b03      	subs	r3, #3
 8001cf6:	e000      	b.n	8001cfa <NVIC_EncodePriority+0x32>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43da      	mvns	r2, r3
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	401a      	ands	r2, r3
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d10:	f04f 31ff 	mov.w	r1, #4294967295
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1a:	43d9      	mvns	r1, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d20:	4313      	orrs	r3, r2
         );
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3724      	adds	r7, #36	; 0x24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
	...

08001d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d40:	d301      	bcc.n	8001d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d42:	2301      	movs	r3, #1
 8001d44:	e00f      	b.n	8001d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d46:	4a0a      	ldr	r2, [pc, #40]	; (8001d70 <SysTick_Config+0x40>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d4e:	210f      	movs	r1, #15
 8001d50:	f04f 30ff 	mov.w	r0, #4294967295
 8001d54:	f7ff ff8e 	bl	8001c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d58:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <SysTick_Config+0x40>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d5e:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <SysTick_Config+0x40>)
 8001d60:	2207      	movs	r2, #7
 8001d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	e000e010 	.word	0xe000e010

08001d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f7ff ff47 	bl	8001c10 <__NVIC_SetPriorityGrouping>
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b086      	sub	sp, #24
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	4603      	mov	r3, r0
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	607a      	str	r2, [r7, #4]
 8001d96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d9c:	f7ff ff5c 	bl	8001c58 <__NVIC_GetPriorityGrouping>
 8001da0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	68b9      	ldr	r1, [r7, #8]
 8001da6:	6978      	ldr	r0, [r7, #20]
 8001da8:	f7ff ff8e 	bl	8001cc8 <NVIC_EncodePriority>
 8001dac:	4602      	mov	r2, r0
 8001dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001db2:	4611      	mov	r1, r2
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff ff5d 	bl	8001c74 <__NVIC_SetPriority>
}
 8001dba:	bf00      	nop
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b082      	sub	sp, #8
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f7ff ffb0 	bl	8001d30 <SysTick_Config>
 8001dd0:	4603      	mov	r3, r0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b087      	sub	sp, #28
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dea:	e17f      	b.n	80020ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	2101      	movs	r1, #1
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	fa01 f303 	lsl.w	r3, r1, r3
 8001df8:	4013      	ands	r3, r2
 8001dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 8171 	beq.w	80020e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d00b      	beq.n	8001e24 <HAL_GPIO_Init+0x48>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d007      	beq.n	8001e24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e18:	2b11      	cmp	r3, #17
 8001e1a:	d003      	beq.n	8001e24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b12      	cmp	r3, #18
 8001e22:	d130      	bne.n	8001e86 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	2203      	movs	r2, #3
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68da      	ldr	r2, [r3, #12]
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	43db      	mvns	r3, r3
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	4013      	ands	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	091b      	lsrs	r3, r3, #4
 8001e70:	f003 0201 	and.w	r2, r3, #1
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f003 0303 	and.w	r3, r3, #3
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d118      	bne.n	8001ec4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e98:	2201      	movs	r2, #1
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	08db      	lsrs	r3, r3, #3
 8001eae:	f003 0201 	and.w	r2, r3, #1
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	2203      	movs	r2, #3
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d003      	beq.n	8001f04 <HAL_GPIO_Init+0x128>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b12      	cmp	r3, #18
 8001f02:	d123      	bne.n	8001f4c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	08da      	lsrs	r2, r3, #3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3208      	adds	r2, #8
 8001f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	220f      	movs	r2, #15
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4013      	ands	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	691a      	ldr	r2, [r3, #16]
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	08da      	lsrs	r2, r3, #3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3208      	adds	r2, #8
 8001f46:	6939      	ldr	r1, [r7, #16]
 8001f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	2203      	movs	r2, #3
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	4013      	ands	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f003 0203 	and.w	r2, r3, #3
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80ac 	beq.w	80020e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8e:	4b5e      	ldr	r3, [pc, #376]	; (8002108 <HAL_GPIO_Init+0x32c>)
 8001f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f92:	4a5d      	ldr	r2, [pc, #372]	; (8002108 <HAL_GPIO_Init+0x32c>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6613      	str	r3, [r2, #96]	; 0x60
 8001f9a:	4b5b      	ldr	r3, [pc, #364]	; (8002108 <HAL_GPIO_Init+0x32c>)
 8001f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fa6:	4a59      	ldr	r2, [pc, #356]	; (800210c <HAL_GPIO_Init+0x330>)
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	089b      	lsrs	r3, r3, #2
 8001fac:	3302      	adds	r3, #2
 8001fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	220f      	movs	r2, #15
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fd0:	d025      	beq.n	800201e <HAL_GPIO_Init+0x242>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a4e      	ldr	r2, [pc, #312]	; (8002110 <HAL_GPIO_Init+0x334>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d01f      	beq.n	800201a <HAL_GPIO_Init+0x23e>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a4d      	ldr	r2, [pc, #308]	; (8002114 <HAL_GPIO_Init+0x338>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d019      	beq.n	8002016 <HAL_GPIO_Init+0x23a>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a4c      	ldr	r2, [pc, #304]	; (8002118 <HAL_GPIO_Init+0x33c>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d013      	beq.n	8002012 <HAL_GPIO_Init+0x236>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a4b      	ldr	r2, [pc, #300]	; (800211c <HAL_GPIO_Init+0x340>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d00d      	beq.n	800200e <HAL_GPIO_Init+0x232>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a4a      	ldr	r2, [pc, #296]	; (8002120 <HAL_GPIO_Init+0x344>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d007      	beq.n	800200a <HAL_GPIO_Init+0x22e>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a49      	ldr	r2, [pc, #292]	; (8002124 <HAL_GPIO_Init+0x348>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d101      	bne.n	8002006 <HAL_GPIO_Init+0x22a>
 8002002:	2306      	movs	r3, #6
 8002004:	e00c      	b.n	8002020 <HAL_GPIO_Init+0x244>
 8002006:	2307      	movs	r3, #7
 8002008:	e00a      	b.n	8002020 <HAL_GPIO_Init+0x244>
 800200a:	2305      	movs	r3, #5
 800200c:	e008      	b.n	8002020 <HAL_GPIO_Init+0x244>
 800200e:	2304      	movs	r3, #4
 8002010:	e006      	b.n	8002020 <HAL_GPIO_Init+0x244>
 8002012:	2303      	movs	r3, #3
 8002014:	e004      	b.n	8002020 <HAL_GPIO_Init+0x244>
 8002016:	2302      	movs	r3, #2
 8002018:	e002      	b.n	8002020 <HAL_GPIO_Init+0x244>
 800201a:	2301      	movs	r3, #1
 800201c:	e000      	b.n	8002020 <HAL_GPIO_Init+0x244>
 800201e:	2300      	movs	r3, #0
 8002020:	697a      	ldr	r2, [r7, #20]
 8002022:	f002 0203 	and.w	r2, r2, #3
 8002026:	0092      	lsls	r2, r2, #2
 8002028:	4093      	lsls	r3, r2
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002030:	4936      	ldr	r1, [pc, #216]	; (800210c <HAL_GPIO_Init+0x330>)
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	089b      	lsrs	r3, r3, #2
 8002036:	3302      	adds	r3, #2
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800203e:	4b3a      	ldr	r3, [pc, #232]	; (8002128 <HAL_GPIO_Init+0x34c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	43db      	mvns	r3, r3
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4013      	ands	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4313      	orrs	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002062:	4a31      	ldr	r2, [pc, #196]	; (8002128 <HAL_GPIO_Init+0x34c>)
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002068:	4b2f      	ldr	r3, [pc, #188]	; (8002128 <HAL_GPIO_Init+0x34c>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	43db      	mvns	r3, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4013      	ands	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	4313      	orrs	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800208c:	4a26      	ldr	r2, [pc, #152]	; (8002128 <HAL_GPIO_Init+0x34c>)
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002092:	4b25      	ldr	r3, [pc, #148]	; (8002128 <HAL_GPIO_Init+0x34c>)
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	43db      	mvns	r3, r3
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	4013      	ands	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020b6:	4a1c      	ldr	r2, [pc, #112]	; (8002128 <HAL_GPIO_Init+0x34c>)
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020bc:	4b1a      	ldr	r3, [pc, #104]	; (8002128 <HAL_GPIO_Init+0x34c>)
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4013      	ands	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4313      	orrs	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020e0:	4a11      	ldr	r2, [pc, #68]	; (8002128 <HAL_GPIO_Init+0x34c>)
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	3301      	adds	r3, #1
 80020ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	fa22 f303 	lsr.w	r3, r2, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f47f ae78 	bne.w	8001dec <HAL_GPIO_Init+0x10>
  }
}
 80020fc:	bf00      	nop
 80020fe:	371c      	adds	r7, #28
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	40021000 	.word	0x40021000
 800210c:	40010000 	.word	0x40010000
 8002110:	48000400 	.word	0x48000400
 8002114:	48000800 	.word	0x48000800
 8002118:	48000c00 	.word	0x48000c00
 800211c:	48001000 	.word	0x48001000
 8002120:	48001400 	.word	0x48001400
 8002124:	48001800 	.word	0x48001800
 8002128:	40010400 	.word	0x40010400

0800212c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691a      	ldr	r2, [r3, #16]
 800213c:	887b      	ldrh	r3, [r7, #2]
 800213e:	4013      	ands	r3, r2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d002      	beq.n	800214a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002144:	2301      	movs	r3, #1
 8002146:	73fb      	strb	r3, [r7, #15]
 8002148:	e001      	b.n	800214e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800214a:	2300      	movs	r3, #0
 800214c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800214e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002150:	4618      	mov	r0, r3
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	460b      	mov	r3, r1
 8002166:	807b      	strh	r3, [r7, #2]
 8002168:	4613      	mov	r3, r2
 800216a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800216c:	787b      	ldrb	r3, [r7, #1]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002172:	887a      	ldrh	r2, [r7, #2]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002178:	e002      	b.n	8002180 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800217a:	887a      	ldrh	r2, [r7, #2]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002190:	4b04      	ldr	r3, [pc, #16]	; (80021a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002198:	4618      	mov	r0, r3
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40007000 	.word	0x40007000

080021a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021b6:	d130      	bne.n	800221a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021b8:	4b23      	ldr	r3, [pc, #140]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021c4:	d038      	beq.n	8002238 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021c6:	4b20      	ldr	r3, [pc, #128]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021ce:	4a1e      	ldr	r2, [pc, #120]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021d6:	4b1d      	ldr	r3, [pc, #116]	; (800224c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2232      	movs	r2, #50	; 0x32
 80021dc:	fb02 f303 	mul.w	r3, r2, r3
 80021e0:	4a1b      	ldr	r2, [pc, #108]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80021e2:	fba2 2303 	umull	r2, r3, r2, r3
 80021e6:	0c9b      	lsrs	r3, r3, #18
 80021e8:	3301      	adds	r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021ec:	e002      	b.n	80021f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	3b01      	subs	r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021f4:	4b14      	ldr	r3, [pc, #80]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002200:	d102      	bne.n	8002208 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1f2      	bne.n	80021ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002208:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002214:	d110      	bne.n	8002238 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e00f      	b.n	800223a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800221a:	4b0b      	ldr	r3, [pc, #44]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002226:	d007      	beq.n	8002238 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002228:	4b07      	ldr	r3, [pc, #28]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002230:	4a05      	ldr	r2, [pc, #20]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002236:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40007000 	.word	0x40007000
 800224c:	20000008 	.word	0x20000008
 8002250:	431bde83 	.word	0x431bde83

08002254 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e3d4      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002266:	4ba1      	ldr	r3, [pc, #644]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f003 030c 	and.w	r3, r3, #12
 800226e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002270:	4b9e      	ldr	r3, [pc, #632]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 80e4 	beq.w	8002450 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d007      	beq.n	800229e <HAL_RCC_OscConfig+0x4a>
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	2b0c      	cmp	r3, #12
 8002292:	f040 808b 	bne.w	80023ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	2b01      	cmp	r3, #1
 800229a:	f040 8087 	bne.w	80023ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800229e:	4b93      	ldr	r3, [pc, #588]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d005      	beq.n	80022b6 <HAL_RCC_OscConfig+0x62>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e3ac      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a1a      	ldr	r2, [r3, #32]
 80022ba:	4b8c      	ldr	r3, [pc, #560]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0308 	and.w	r3, r3, #8
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d004      	beq.n	80022d0 <HAL_RCC_OscConfig+0x7c>
 80022c6:	4b89      	ldr	r3, [pc, #548]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022ce:	e005      	b.n	80022dc <HAL_RCC_OscConfig+0x88>
 80022d0:	4b86      	ldr	r3, [pc, #536]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80022d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022d6:	091b      	lsrs	r3, r3, #4
 80022d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022dc:	4293      	cmp	r3, r2
 80022de:	d223      	bcs.n	8002328 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 fd3f 	bl	8002d68 <RCC_SetFlashLatencyFromMSIRange>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e38d      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022f4:	4b7d      	ldr	r3, [pc, #500]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a7c      	ldr	r2, [pc, #496]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80022fa:	f043 0308 	orr.w	r3, r3, #8
 80022fe:	6013      	str	r3, [r2, #0]
 8002300:	4b7a      	ldr	r3, [pc, #488]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	4977      	ldr	r1, [pc, #476]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 800230e:	4313      	orrs	r3, r2
 8002310:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002312:	4b76      	ldr	r3, [pc, #472]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	021b      	lsls	r3, r3, #8
 8002320:	4972      	ldr	r1, [pc, #456]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002322:	4313      	orrs	r3, r2
 8002324:	604b      	str	r3, [r1, #4]
 8002326:	e025      	b.n	8002374 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002328:	4b70      	ldr	r3, [pc, #448]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a6f      	ldr	r2, [pc, #444]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 800232e:	f043 0308 	orr.w	r3, r3, #8
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	4b6d      	ldr	r3, [pc, #436]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	496a      	ldr	r1, [pc, #424]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002346:	4b69      	ldr	r3, [pc, #420]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	021b      	lsls	r3, r3, #8
 8002354:	4965      	ldr	r1, [pc, #404]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002356:	4313      	orrs	r3, r2
 8002358:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d109      	bne.n	8002374 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fcff 	bl	8002d68 <RCC_SetFlashLatencyFromMSIRange>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e34d      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002374:	f000 fc36 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8002378:	4601      	mov	r1, r0
 800237a:	4b5c      	ldr	r3, [pc, #368]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	091b      	lsrs	r3, r3, #4
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	4a5a      	ldr	r2, [pc, #360]	; (80024f0 <HAL_RCC_OscConfig+0x29c>)
 8002386:	5cd3      	ldrb	r3, [r2, r3]
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	fa21 f303 	lsr.w	r3, r1, r3
 8002390:	4a58      	ldr	r2, [pc, #352]	; (80024f4 <HAL_RCC_OscConfig+0x2a0>)
 8002392:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002394:	4b58      	ldr	r3, [pc, #352]	; (80024f8 <HAL_RCC_OscConfig+0x2a4>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff fbbb 	bl	8001b14 <HAL_InitTick>
 800239e:	4603      	mov	r3, r0
 80023a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d052      	beq.n	800244e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
 80023aa:	e331      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d032      	beq.n	800241a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023b4:	4b4d      	ldr	r3, [pc, #308]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a4c      	ldr	r2, [pc, #304]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023c0:	f7ff fbf8 	bl	8001bb4 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023c8:	f7ff fbf4 	bl	8001bb4 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e31a      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023da:	4b44      	ldr	r3, [pc, #272]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0f0      	beq.n	80023c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023e6:	4b41      	ldr	r3, [pc, #260]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a40      	ldr	r2, [pc, #256]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80023ec:	f043 0308 	orr.w	r3, r3, #8
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	4b3e      	ldr	r3, [pc, #248]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	493b      	ldr	r1, [pc, #236]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002400:	4313      	orrs	r3, r2
 8002402:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002404:	4b39      	ldr	r3, [pc, #228]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	69db      	ldr	r3, [r3, #28]
 8002410:	021b      	lsls	r3, r3, #8
 8002412:	4936      	ldr	r1, [pc, #216]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002414:	4313      	orrs	r3, r2
 8002416:	604b      	str	r3, [r1, #4]
 8002418:	e01a      	b.n	8002450 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800241a:	4b34      	ldr	r3, [pc, #208]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a33      	ldr	r2, [pc, #204]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002426:	f7ff fbc5 	bl	8001bb4 <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800242e:	f7ff fbc1 	bl	8001bb4 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e2e7      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002440:	4b2a      	ldr	r3, [pc, #168]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f0      	bne.n	800242e <HAL_RCC_OscConfig+0x1da>
 800244c:	e000      	b.n	8002450 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800244e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	d074      	beq.n	8002546 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	2b08      	cmp	r3, #8
 8002460:	d005      	beq.n	800246e <HAL_RCC_OscConfig+0x21a>
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	2b0c      	cmp	r3, #12
 8002466:	d10e      	bne.n	8002486 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	2b03      	cmp	r3, #3
 800246c:	d10b      	bne.n	8002486 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800246e:	4b1f      	ldr	r3, [pc, #124]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d064      	beq.n	8002544 <HAL_RCC_OscConfig+0x2f0>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d160      	bne.n	8002544 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e2c4      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800248e:	d106      	bne.n	800249e <HAL_RCC_OscConfig+0x24a>
 8002490:	4b16      	ldr	r3, [pc, #88]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a15      	ldr	r2, [pc, #84]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 8002496:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249a:	6013      	str	r3, [r2, #0]
 800249c:	e01d      	b.n	80024da <HAL_RCC_OscConfig+0x286>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024a6:	d10c      	bne.n	80024c2 <HAL_RCC_OscConfig+0x26e>
 80024a8:	4b10      	ldr	r3, [pc, #64]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a0f      	ldr	r2, [pc, #60]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024b2:	6013      	str	r3, [r2, #0]
 80024b4:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a0c      	ldr	r2, [pc, #48]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	e00b      	b.n	80024da <HAL_RCC_OscConfig+0x286>
 80024c2:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a09      	ldr	r2, [pc, #36]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	4b07      	ldr	r3, [pc, #28]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a06      	ldr	r2, [pc, #24]	; (80024ec <HAL_RCC_OscConfig+0x298>)
 80024d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d01c      	beq.n	800251c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e2:	f7ff fb67 	bl	8001bb4 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024e8:	e011      	b.n	800250e <HAL_RCC_OscConfig+0x2ba>
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000
 80024f0:	08005620 	.word	0x08005620
 80024f4:	20000008 	.word	0x20000008
 80024f8:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024fc:	f7ff fb5a 	bl	8001bb4 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b64      	cmp	r3, #100	; 0x64
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e280      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800250e:	4baf      	ldr	r3, [pc, #700]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0x2a8>
 800251a:	e014      	b.n	8002546 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251c:	f7ff fb4a 	bl	8001bb4 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002524:	f7ff fb46 	bl	8001bb4 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b64      	cmp	r3, #100	; 0x64
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e26c      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002536:	4ba5      	ldr	r3, [pc, #660]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1f0      	bne.n	8002524 <HAL_RCC_OscConfig+0x2d0>
 8002542:	e000      	b.n	8002546 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d060      	beq.n	8002614 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	2b04      	cmp	r3, #4
 8002556:	d005      	beq.n	8002564 <HAL_RCC_OscConfig+0x310>
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	2b0c      	cmp	r3, #12
 800255c:	d119      	bne.n	8002592 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d116      	bne.n	8002592 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002564:	4b99      	ldr	r3, [pc, #612]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <HAL_RCC_OscConfig+0x328>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e249      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800257c:	4b93      	ldr	r3, [pc, #588]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	061b      	lsls	r3, r3, #24
 800258a:	4990      	ldr	r1, [pc, #576]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800258c:	4313      	orrs	r3, r2
 800258e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002590:	e040      	b.n	8002614 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d023      	beq.n	80025e2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800259a:	4b8c      	ldr	r3, [pc, #560]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a8b      	ldr	r2, [pc, #556]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80025a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a6:	f7ff fb05 	bl	8001bb4 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ae:	f7ff fb01 	bl	8001bb4 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e227      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025c0:	4b82      	ldr	r3, [pc, #520]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f0      	beq.n	80025ae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025cc:	4b7f      	ldr	r3, [pc, #508]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	061b      	lsls	r3, r3, #24
 80025da:	497c      	ldr	r1, [pc, #496]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
 80025e0:	e018      	b.n	8002614 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e2:	4b7a      	ldr	r3, [pc, #488]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a79      	ldr	r2, [pc, #484]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80025e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7ff fae1 	bl	8001bb4 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f6:	f7ff fadd 	bl	8001bb4 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e203      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002608:	4b70      	ldr	r3, [pc, #448]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f0      	bne.n	80025f6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0308 	and.w	r3, r3, #8
 800261c:	2b00      	cmp	r3, #0
 800261e:	d03c      	beq.n	800269a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d01c      	beq.n	8002662 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002628:	4b68      	ldr	r3, [pc, #416]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800262a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800262e:	4a67      	ldr	r2, [pc, #412]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002638:	f7ff fabc 	bl	8001bb4 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002640:	f7ff fab8 	bl	8001bb4 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e1de      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002652:	4b5e      	ldr	r3, [pc, #376]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002654:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0ef      	beq.n	8002640 <HAL_RCC_OscConfig+0x3ec>
 8002660:	e01b      	b.n	800269a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002662:	4b5a      	ldr	r3, [pc, #360]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002664:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002668:	4a58      	ldr	r2, [pc, #352]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800266a:	f023 0301 	bic.w	r3, r3, #1
 800266e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002672:	f7ff fa9f 	bl	8001bb4 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800267a:	f7ff fa9b 	bl	8001bb4 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e1c1      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800268c:	4b4f      	ldr	r3, [pc, #316]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800268e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1ef      	bne.n	800267a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f000 80a6 	beq.w	80027f4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a8:	2300      	movs	r3, #0
 80026aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026ac:	4b47      	ldr	r3, [pc, #284]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80026ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10d      	bne.n	80026d4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b8:	4b44      	ldr	r3, [pc, #272]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80026ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026bc:	4a43      	ldr	r2, [pc, #268]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80026be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026c2:	6593      	str	r3, [r2, #88]	; 0x58
 80026c4:	4b41      	ldr	r3, [pc, #260]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 80026c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026d0:	2301      	movs	r3, #1
 80026d2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d4:	4b3e      	ldr	r3, [pc, #248]	; (80027d0 <HAL_RCC_OscConfig+0x57c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d118      	bne.n	8002712 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026e0:	4b3b      	ldr	r3, [pc, #236]	; (80027d0 <HAL_RCC_OscConfig+0x57c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a3a      	ldr	r2, [pc, #232]	; (80027d0 <HAL_RCC_OscConfig+0x57c>)
 80026e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ec:	f7ff fa62 	bl	8001bb4 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f4:	f7ff fa5e 	bl	8001bb4 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e184      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002706:	4b32      	ldr	r3, [pc, #200]	; (80027d0 <HAL_RCC_OscConfig+0x57c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270e:	2b00      	cmp	r3, #0
 8002710:	d0f0      	beq.n	80026f4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d108      	bne.n	800272c <HAL_RCC_OscConfig+0x4d8>
 800271a:	4b2c      	ldr	r3, [pc, #176]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800271c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002720:	4a2a      	ldr	r2, [pc, #168]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800272a:	e024      	b.n	8002776 <HAL_RCC_OscConfig+0x522>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b05      	cmp	r3, #5
 8002732:	d110      	bne.n	8002756 <HAL_RCC_OscConfig+0x502>
 8002734:	4b25      	ldr	r3, [pc, #148]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800273a:	4a24      	ldr	r2, [pc, #144]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800273c:	f043 0304 	orr.w	r3, r3, #4
 8002740:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002744:	4b21      	ldr	r3, [pc, #132]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274a:	4a20      	ldr	r2, [pc, #128]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002754:	e00f      	b.n	8002776 <HAL_RCC_OscConfig+0x522>
 8002756:	4b1d      	ldr	r3, [pc, #116]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275c:	4a1b      	ldr	r2, [pc, #108]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800275e:	f023 0301 	bic.w	r3, r3, #1
 8002762:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002766:	4b19      	ldr	r3, [pc, #100]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 8002768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276c:	4a17      	ldr	r2, [pc, #92]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800276e:	f023 0304 	bic.w	r3, r3, #4
 8002772:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d016      	beq.n	80027ac <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277e:	f7ff fa19 	bl	8001bb4 <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002784:	e00a      	b.n	800279c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002786:	f7ff fa15 	bl	8001bb4 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	f241 3288 	movw	r2, #5000	; 0x1388
 8002794:	4293      	cmp	r3, r2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e139      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800279c:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <HAL_RCC_OscConfig+0x578>)
 800279e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0ed      	beq.n	8002786 <HAL_RCC_OscConfig+0x532>
 80027aa:	e01a      	b.n	80027e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ac:	f7ff fa02 	bl	8001bb4 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027b2:	e00f      	b.n	80027d4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b4:	f7ff f9fe 	bl	8001bb4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d906      	bls.n	80027d4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e122      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
 80027ca:	bf00      	nop
 80027cc:	40021000 	.word	0x40021000
 80027d0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027d4:	4b90      	ldr	r3, [pc, #576]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80027d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1e8      	bne.n	80027b4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027e2:	7ffb      	ldrb	r3, [r7, #31]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d105      	bne.n	80027f4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027e8:	4b8b      	ldr	r3, [pc, #556]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80027ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ec:	4a8a      	ldr	r2, [pc, #552]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80027ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027f2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 8108 	beq.w	8002a0e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002802:	2b02      	cmp	r3, #2
 8002804:	f040 80d0 	bne.w	80029a8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002808:	4b83      	ldr	r3, [pc, #524]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	f003 0203 	and.w	r2, r3, #3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002818:	429a      	cmp	r2, r3
 800281a:	d130      	bne.n	800287e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	3b01      	subs	r3, #1
 8002828:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800282a:	429a      	cmp	r2, r3
 800282c:	d127      	bne.n	800287e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002838:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800283a:	429a      	cmp	r2, r3
 800283c:	d11f      	bne.n	800287e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002848:	2a07      	cmp	r2, #7
 800284a:	bf14      	ite	ne
 800284c:	2201      	movne	r2, #1
 800284e:	2200      	moveq	r2, #0
 8002850:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002852:	4293      	cmp	r3, r2
 8002854:	d113      	bne.n	800287e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002860:	085b      	lsrs	r3, r3, #1
 8002862:	3b01      	subs	r3, #1
 8002864:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002866:	429a      	cmp	r2, r3
 8002868:	d109      	bne.n	800287e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002874:	085b      	lsrs	r3, r3, #1
 8002876:	3b01      	subs	r3, #1
 8002878:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800287a:	429a      	cmp	r2, r3
 800287c:	d06e      	beq.n	800295c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	2b0c      	cmp	r3, #12
 8002882:	d069      	beq.n	8002958 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002884:	4b64      	ldr	r3, [pc, #400]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d105      	bne.n	800289c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002890:	4b61      	ldr	r3, [pc, #388]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d001      	beq.n	80028a0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e0b7      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80028a0:	4b5d      	ldr	r3, [pc, #372]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a5c      	ldr	r2, [pc, #368]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80028a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028aa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028ac:	f7ff f982 	bl	8001bb4 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b4:	f7ff f97e 	bl	8001bb4 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e0a4      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028c6:	4b54      	ldr	r3, [pc, #336]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1f0      	bne.n	80028b4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028d2:	4b51      	ldr	r3, [pc, #324]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80028d4:	68da      	ldr	r2, [r3, #12]
 80028d6:	4b51      	ldr	r3, [pc, #324]	; (8002a1c <HAL_RCC_OscConfig+0x7c8>)
 80028d8:	4013      	ands	r3, r2
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028e2:	3a01      	subs	r2, #1
 80028e4:	0112      	lsls	r2, r2, #4
 80028e6:	4311      	orrs	r1, r2
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028ec:	0212      	lsls	r2, r2, #8
 80028ee:	4311      	orrs	r1, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028f4:	0852      	lsrs	r2, r2, #1
 80028f6:	3a01      	subs	r2, #1
 80028f8:	0552      	lsls	r2, r2, #21
 80028fa:	4311      	orrs	r1, r2
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002900:	0852      	lsrs	r2, r2, #1
 8002902:	3a01      	subs	r2, #1
 8002904:	0652      	lsls	r2, r2, #25
 8002906:	4311      	orrs	r1, r2
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800290c:	0912      	lsrs	r2, r2, #4
 800290e:	0452      	lsls	r2, r2, #17
 8002910:	430a      	orrs	r2, r1
 8002912:	4941      	ldr	r1, [pc, #260]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 8002914:	4313      	orrs	r3, r2
 8002916:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002918:	4b3f      	ldr	r3, [pc, #252]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a3e      	ldr	r2, [pc, #248]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800291e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002922:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002924:	4b3c      	ldr	r3, [pc, #240]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	4a3b      	ldr	r2, [pc, #236]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800292a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800292e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002930:	f7ff f940 	bl	8001bb4 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002938:	f7ff f93c 	bl	8001bb4 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e062      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800294a:	4b33      	ldr	r3, [pc, #204]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002956:	e05a      	b.n	8002a0e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e059      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800295c:	4b2e      	ldr	r3, [pc, #184]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d152      	bne.n	8002a0e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002968:	4b2b      	ldr	r3, [pc, #172]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a2a      	ldr	r2, [pc, #168]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800296e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002972:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002974:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	4a27      	ldr	r2, [pc, #156]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800297a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800297e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002980:	f7ff f918 	bl	8001bb4 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002988:	f7ff f914 	bl	8001bb4 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e03a      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800299a:	4b1f      	ldr	r3, [pc, #124]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d0f0      	beq.n	8002988 <HAL_RCC_OscConfig+0x734>
 80029a6:	e032      	b.n	8002a0e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	2b0c      	cmp	r3, #12
 80029ac:	d02d      	beq.n	8002a0a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ae:	4b1a      	ldr	r3, [pc, #104]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a19      	ldr	r2, [pc, #100]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029b8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80029ba:	4b17      	ldr	r3, [pc, #92]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d105      	bne.n	80029d2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80029c6:	4b14      	ldr	r3, [pc, #80]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	4a13      	ldr	r2, [pc, #76]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029cc:	f023 0303 	bic.w	r3, r3, #3
 80029d0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029d2:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	4a10      	ldr	r2, [pc, #64]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029d8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80029dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e2:	f7ff f8e7 	bl	8001bb4 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029e8:	e008      	b.n	80029fc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ea:	f7ff f8e3 	bl	8001bb4 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e009      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <HAL_RCC_OscConfig+0x7c4>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1f0      	bne.n	80029ea <HAL_RCC_OscConfig+0x796>
 8002a08:	e001      	b.n	8002a0e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3720      	adds	r7, #32
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	f99d808c 	.word	0xf99d808c

08002a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0c8      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a34:	4b66      	ldr	r3, [pc, #408]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d910      	bls.n	8002a64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a42:	4b63      	ldr	r3, [pc, #396]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f023 0207 	bic.w	r2, r3, #7
 8002a4a:	4961      	ldr	r1, [pc, #388]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a52:	4b5f      	ldr	r3, [pc, #380]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0307 	and.w	r3, r3, #7
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d001      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e0b0      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d04c      	beq.n	8002b0a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	2b03      	cmp	r3, #3
 8002a76:	d107      	bne.n	8002a88 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a78:	4b56      	ldr	r3, [pc, #344]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d121      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e09e      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d107      	bne.n	8002aa0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a90:	4b50      	ldr	r3, [pc, #320]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d115      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e092      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d107      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002aa8:	4b4a      	ldr	r3, [pc, #296]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d109      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e086      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab8:	4b46      	ldr	r3, [pc, #280]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e07e      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ac8:	4b42      	ldr	r3, [pc, #264]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f023 0203 	bic.w	r2, r3, #3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	493f      	ldr	r1, [pc, #252]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ada:	f7ff f86b 	bl	8001bb4 <HAL_GetTick>
 8002ade:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae0:	e00a      	b.n	8002af8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae2:	f7ff f867 	bl	8001bb4 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e066      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af8:	4b36      	ldr	r3, [pc, #216]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 020c 	and.w	r2, r3, #12
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d1eb      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d008      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b16:	4b2f      	ldr	r3, [pc, #188]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	492c      	ldr	r1, [pc, #176]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b28:	4b29      	ldr	r3, [pc, #164]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0307 	and.w	r3, r3, #7
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d210      	bcs.n	8002b58 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b26      	ldr	r3, [pc, #152]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 0207 	bic.w	r2, r3, #7
 8002b3e:	4924      	ldr	r1, [pc, #144]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b22      	ldr	r3, [pc, #136]	; (8002bd0 <HAL_RCC_ClockConfig+0x1b0>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e036      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d008      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b64:	4b1b      	ldr	r3, [pc, #108]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4918      	ldr	r1, [pc, #96]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d009      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b82:	4b14      	ldr	r3, [pc, #80]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	4910      	ldr	r1, [pc, #64]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b96:	f000 f825 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8002b9a:	4601      	mov	r1, r0
 8002b9c:	4b0d      	ldr	r3, [pc, #52]	; (8002bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	4a0c      	ldr	r2, [pc, #48]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002ba8:	5cd3      	ldrb	r3, [r2, r3]
 8002baa:	f003 031f 	and.w	r3, r3, #31
 8002bae:	fa21 f303 	lsr.w	r3, r1, r3
 8002bb2:	4a0a      	ldr	r2, [pc, #40]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002bb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fe ffaa 	bl	8001b14 <HAL_InitTick>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	72fb      	strb	r3, [r7, #11]

  return status;
 8002bc4:	7afb      	ldrb	r3, [r7, #11]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40022000 	.word	0x40022000
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	08005620 	.word	0x08005620
 8002bdc:	20000008 	.word	0x20000008
 8002be0:	2000000c 	.word	0x2000000c

08002be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b089      	sub	sp, #36	; 0x24
 8002be8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bf2:	4b3d      	ldr	r3, [pc, #244]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bfc:	4b3a      	ldr	r3, [pc, #232]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	f003 0303 	and.w	r3, r3, #3
 8002c04:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d005      	beq.n	8002c18 <HAL_RCC_GetSysClockFreq+0x34>
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	2b0c      	cmp	r3, #12
 8002c10:	d121      	bne.n	8002c56 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d11e      	bne.n	8002c56 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c18:	4b33      	ldr	r3, [pc, #204]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0308 	and.w	r3, r3, #8
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d107      	bne.n	8002c34 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c24:	4b30      	ldr	r3, [pc, #192]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c2a:	0a1b      	lsrs	r3, r3, #8
 8002c2c:	f003 030f 	and.w	r3, r3, #15
 8002c30:	61fb      	str	r3, [r7, #28]
 8002c32:	e005      	b.n	8002c40 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c34:	4b2c      	ldr	r3, [pc, #176]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	091b      	lsrs	r3, r3, #4
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c40:	4a2a      	ldr	r2, [pc, #168]	; (8002cec <HAL_RCC_GetSysClockFreq+0x108>)
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c48:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10d      	bne.n	8002c6c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c54:	e00a      	b.n	8002c6c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	d102      	bne.n	8002c62 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c5c:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c5e:	61bb      	str	r3, [r7, #24]
 8002c60:	e004      	b.n	8002c6c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	2b08      	cmp	r3, #8
 8002c66:	d101      	bne.n	8002c6c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c68:	4b22      	ldr	r3, [pc, #136]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c6a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	2b0c      	cmp	r3, #12
 8002c70:	d133      	bne.n	8002cda <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c72:	4b1d      	ldr	r3, [pc, #116]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f003 0303 	and.w	r3, r3, #3
 8002c7a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d002      	beq.n	8002c88 <HAL_RCC_GetSysClockFreq+0xa4>
 8002c82:	2b03      	cmp	r3, #3
 8002c84:	d003      	beq.n	8002c8e <HAL_RCC_GetSysClockFreq+0xaa>
 8002c86:	e005      	b.n	8002c94 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c88:	4b19      	ldr	r3, [pc, #100]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c8a:	617b      	str	r3, [r7, #20]
      break;
 8002c8c:	e005      	b.n	8002c9a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c8e:	4b19      	ldr	r3, [pc, #100]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c90:	617b      	str	r3, [r7, #20]
      break;
 8002c92:	e002      	b.n	8002c9a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	617b      	str	r3, [r7, #20]
      break;
 8002c98:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c9a:	4b13      	ldr	r3, [pc, #76]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	091b      	lsrs	r3, r3, #4
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ca8:	4b0f      	ldr	r3, [pc, #60]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	0a1b      	lsrs	r3, r3, #8
 8002cae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	fb02 f203 	mul.w	r2, r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cbe:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cc0:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	0e5b      	lsrs	r3, r3, #25
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	3301      	adds	r3, #1
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002cda:	69bb      	ldr	r3, [r7, #24]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3724      	adds	r7, #36	; 0x24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	08005638 	.word	0x08005638
 8002cf0:	00f42400 	.word	0x00f42400
 8002cf4:	007a1200 	.word	0x007a1200

08002cf8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cfc:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	20000008 	.word	0x20000008

08002d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d14:	f7ff fff0 	bl	8002cf8 <HAL_RCC_GetHCLKFreq>
 8002d18:	4601      	mov	r1, r0
 8002d1a:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	0a1b      	lsrs	r3, r3, #8
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	4a04      	ldr	r2, [pc, #16]	; (8002d38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d26:	5cd3      	ldrb	r3, [r2, r3]
 8002d28:	f003 031f 	and.w	r3, r3, #31
 8002d2c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40021000 	.word	0x40021000
 8002d38:	08005630 	.word	0x08005630

08002d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d40:	f7ff ffda 	bl	8002cf8 <HAL_RCC_GetHCLKFreq>
 8002d44:	4601      	mov	r1, r0
 8002d46:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	0adb      	lsrs	r3, r3, #11
 8002d4c:	f003 0307 	and.w	r3, r3, #7
 8002d50:	4a04      	ldr	r2, [pc, #16]	; (8002d64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d52:	5cd3      	ldrb	r3, [r2, r3]
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40021000 	.word	0x40021000
 8002d64:	08005630 	.word	0x08005630

08002d68 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d70:	2300      	movs	r3, #0
 8002d72:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d74:	4b2a      	ldr	r3, [pc, #168]	; (8002e20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d80:	f7ff fa04 	bl	800218c <HAL_PWREx_GetVoltageRange>
 8002d84:	6178      	str	r0, [r7, #20]
 8002d86:	e014      	b.n	8002db2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d88:	4b25      	ldr	r3, [pc, #148]	; (8002e20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8c:	4a24      	ldr	r2, [pc, #144]	; (8002e20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d92:	6593      	str	r3, [r2, #88]	; 0x58
 8002d94:	4b22      	ldr	r3, [pc, #136]	; (8002e20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002da0:	f7ff f9f4 	bl	800218c <HAL_PWREx_GetVoltageRange>
 8002da4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002da6:	4b1e      	ldr	r3, [pc, #120]	; (8002e20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002daa:	4a1d      	ldr	r2, [pc, #116]	; (8002e20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002db0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002db8:	d10b      	bne.n	8002dd2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b80      	cmp	r3, #128	; 0x80
 8002dbe:	d919      	bls.n	8002df4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2ba0      	cmp	r3, #160	; 0xa0
 8002dc4:	d902      	bls.n	8002dcc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	613b      	str	r3, [r7, #16]
 8002dca:	e013      	b.n	8002df4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002dcc:	2301      	movs	r3, #1
 8002dce:	613b      	str	r3, [r7, #16]
 8002dd0:	e010      	b.n	8002df4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b80      	cmp	r3, #128	; 0x80
 8002dd6:	d902      	bls.n	8002dde <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002dd8:	2303      	movs	r3, #3
 8002dda:	613b      	str	r3, [r7, #16]
 8002ddc:	e00a      	b.n	8002df4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b80      	cmp	r3, #128	; 0x80
 8002de2:	d102      	bne.n	8002dea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002de4:	2302      	movs	r3, #2
 8002de6:	613b      	str	r3, [r7, #16]
 8002de8:	e004      	b.n	8002df4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2b70      	cmp	r3, #112	; 0x70
 8002dee:	d101      	bne.n	8002df4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002df0:	2301      	movs	r3, #1
 8002df2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002df4:	4b0b      	ldr	r3, [pc, #44]	; (8002e24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f023 0207 	bic.w	r2, r3, #7
 8002dfc:	4909      	ldr	r1, [pc, #36]	; (8002e24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e04:	4b07      	ldr	r3, [pc, #28]	; (8002e24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d001      	beq.n	8002e16 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e000      	b.n	8002e18 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40022000 	.word	0x40022000

08002e28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e30:	2300      	movs	r3, #0
 8002e32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e34:	2300      	movs	r3, #0
 8002e36:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d03f      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e4c:	d01c      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002e4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e52:	d802      	bhi.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00e      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002e58:	e01f      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002e5a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e5e:	d003      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002e60:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e64:	d01c      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002e66:	e018      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e68:	4b85      	ldr	r3, [pc, #532]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	4a84      	ldr	r2, [pc, #528]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e72:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e74:	e015      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3304      	adds	r3, #4
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 fab9 	bl	80033f4 <RCCEx_PLLSAI1_Config>
 8002e82:	4603      	mov	r3, r0
 8002e84:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e86:	e00c      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3320      	adds	r3, #32
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fba0 	bl	80035d4 <RCCEx_PLLSAI2_Config>
 8002e94:	4603      	mov	r3, r0
 8002e96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e98:	e003      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	74fb      	strb	r3, [r7, #19]
      break;
 8002e9e:	e000      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002ea0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10b      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ea8:	4b75      	ldr	r3, [pc, #468]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002eb6:	4972      	ldr	r1, [pc, #456]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002ebe:	e001      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ec0:	7cfb      	ldrb	r3, [r7, #19]
 8002ec2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d03f      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ed4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ed8:	d01c      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002eda:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ede:	d802      	bhi.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00e      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002ee4:	e01f      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002ee6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002eea:	d003      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002eec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ef0:	d01c      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002ef2:	e018      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ef4:	4b62      	ldr	r3, [pc, #392]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	4a61      	ldr	r2, [pc, #388]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002efa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f00:	e015      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	3304      	adds	r3, #4
 8002f06:	2100      	movs	r1, #0
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f000 fa73 	bl	80033f4 <RCCEx_PLLSAI1_Config>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f12:	e00c      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3320      	adds	r3, #32
 8002f18:	2100      	movs	r1, #0
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f000 fb5a 	bl	80035d4 <RCCEx_PLLSAI2_Config>
 8002f20:	4603      	mov	r3, r0
 8002f22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f24:	e003      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	74fb      	strb	r3, [r7, #19]
      break;
 8002f2a:	e000      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002f2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f2e:	7cfb      	ldrb	r3, [r7, #19]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d10b      	bne.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f34:	4b52      	ldr	r3, [pc, #328]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f42:	494f      	ldr	r1, [pc, #316]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f4a:	e001      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f4c:	7cfb      	ldrb	r3, [r7, #19]
 8002f4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 80a0 	beq.w	800309e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f62:	4b47      	ldr	r3, [pc, #284]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e000      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002f72:	2300      	movs	r3, #0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00d      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f78:	4b41      	ldr	r3, [pc, #260]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7c:	4a40      	ldr	r2, [pc, #256]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f82:	6593      	str	r3, [r2, #88]	; 0x58
 8002f84:	4b3e      	ldr	r3, [pc, #248]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8c:	60bb      	str	r3, [r7, #8]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f90:	2301      	movs	r3, #1
 8002f92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f94:	4b3b      	ldr	r3, [pc, #236]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a3a      	ldr	r2, [pc, #232]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fa0:	f7fe fe08 	bl	8001bb4 <HAL_GetTick>
 8002fa4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fa6:	e009      	b.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa8:	f7fe fe04 	bl	8001bb4 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d902      	bls.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	74fb      	strb	r3, [r7, #19]
        break;
 8002fba:	e005      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fbc:	4b31      	ldr	r3, [pc, #196]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0ef      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002fc8:	7cfb      	ldrb	r3, [r7, #19]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d15c      	bne.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fce:	4b2c      	ldr	r3, [pc, #176]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fd8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d01f      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d019      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fec:	4b24      	ldr	r3, [pc, #144]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ff6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ff8:	4b21      	ldr	r3, [pc, #132]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ffe:	4a20      	ldr	r2, [pc, #128]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003004:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003008:	4b1d      	ldr	r3, [pc, #116]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800300a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300e:	4a1c      	ldr	r2, [pc, #112]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003010:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003014:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003018:	4a19      	ldr	r2, [pc, #100]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d016      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302a:	f7fe fdc3 	bl	8001bb4 <HAL_GetTick>
 800302e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003030:	e00b      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003032:	f7fe fdbf 	bl	8001bb4 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003040:	4293      	cmp	r3, r2
 8003042:	d902      	bls.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	74fb      	strb	r3, [r7, #19]
            break;
 8003048:	e006      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800304a:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800304c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ec      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003058:	7cfb      	ldrb	r3, [r7, #19]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10c      	bne.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800305e:	4b08      	ldr	r3, [pc, #32]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003064:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800306e:	4904      	ldr	r1, [pc, #16]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003070:	4313      	orrs	r3, r2
 8003072:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003076:	e009      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003078:	7cfb      	ldrb	r3, [r7, #19]
 800307a:	74bb      	strb	r3, [r7, #18]
 800307c:	e006      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x264>
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000
 8003084:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003088:	7cfb      	ldrb	r3, [r7, #19]
 800308a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800308c:	7c7b      	ldrb	r3, [r7, #17]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d105      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003092:	4b9e      	ldr	r3, [pc, #632]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003096:	4a9d      	ldr	r2, [pc, #628]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003098:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800309c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00a      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030aa:	4b98      	ldr	r3, [pc, #608]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b0:	f023 0203 	bic.w	r2, r3, #3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b8:	4994      	ldr	r1, [pc, #592]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00a      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030cc:	4b8f      	ldr	r3, [pc, #572]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d2:	f023 020c 	bic.w	r2, r3, #12
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030da:	498c      	ldr	r1, [pc, #560]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0304 	and.w	r3, r3, #4
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00a      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030ee:	4b87      	ldr	r3, [pc, #540]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fc:	4983      	ldr	r1, [pc, #524]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0308 	and.w	r3, r3, #8
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00a      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003110:	4b7e      	ldr	r3, [pc, #504]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003116:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311e:	497b      	ldr	r1, [pc, #492]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003120:	4313      	orrs	r3, r2
 8003122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0310 	and.w	r3, r3, #16
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00a      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003132:	4b76      	ldr	r3, [pc, #472]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003134:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003138:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003140:	4972      	ldr	r1, [pc, #456]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0320 	and.w	r3, r3, #32
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00a      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003154:	4b6d      	ldr	r3, [pc, #436]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003162:	496a      	ldr	r1, [pc, #424]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00a      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003176:	4b65      	ldr	r3, [pc, #404]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003184:	4961      	ldr	r1, [pc, #388]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00a      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003198:	4b5c      	ldr	r3, [pc, #368]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800319a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031a6:	4959      	ldr	r1, [pc, #356]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00a      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031ba:	4b54      	ldr	r3, [pc, #336]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031c8:	4950      	ldr	r1, [pc, #320]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00a      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031dc:	4b4b      	ldr	r3, [pc, #300]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ea:	4948      	ldr	r1, [pc, #288]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031fe:	4b43      	ldr	r3, [pc, #268]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003204:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320c:	493f      	ldr	r1, [pc, #252]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d028      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003220:	4b3a      	ldr	r3, [pc, #232]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003226:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800322e:	4937      	ldr	r1, [pc, #220]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800323a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800323e:	d106      	bne.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003240:	4b32      	ldr	r3, [pc, #200]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	4a31      	ldr	r2, [pc, #196]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003246:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800324a:	60d3      	str	r3, [r2, #12]
 800324c:	e011      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003252:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003256:	d10c      	bne.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3304      	adds	r3, #4
 800325c:	2101      	movs	r1, #1
 800325e:	4618      	mov	r0, r3
 8003260:	f000 f8c8 	bl	80033f4 <RCCEx_PLLSAI1_Config>
 8003264:	4603      	mov	r3, r0
 8003266:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003268:	7cfb      	ldrb	r3, [r7, #19]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800326e:	7cfb      	ldrb	r3, [r7, #19]
 8003270:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d028      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800327e:	4b23      	ldr	r3, [pc, #140]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003284:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800328c:	491f      	ldr	r1, [pc, #124]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800328e:	4313      	orrs	r3, r2
 8003290:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003298:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800329c:	d106      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800329e:	4b1b      	ldr	r3, [pc, #108]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	4a1a      	ldr	r2, [pc, #104]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032a8:	60d3      	str	r3, [r2, #12]
 80032aa:	e011      	b.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032b4:	d10c      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3304      	adds	r3, #4
 80032ba:	2101      	movs	r1, #1
 80032bc:	4618      	mov	r0, r3
 80032be:	f000 f899 	bl	80033f4 <RCCEx_PLLSAI1_Config>
 80032c2:	4603      	mov	r3, r0
 80032c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032c6:	7cfb      	ldrb	r3, [r7, #19]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80032cc:	7cfb      	ldrb	r3, [r7, #19]
 80032ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d02b      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032dc:	4b0b      	ldr	r3, [pc, #44]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032ea:	4908      	ldr	r1, [pc, #32]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032fa:	d109      	bne.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032fc:	4b03      	ldr	r3, [pc, #12]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	4a02      	ldr	r2, [pc, #8]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003302:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003306:	60d3      	str	r3, [r2, #12]
 8003308:	e014      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800330a:	bf00      	nop
 800330c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003314:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003318:	d10c      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3304      	adds	r3, #4
 800331e:	2101      	movs	r1, #1
 8003320:	4618      	mov	r0, r3
 8003322:	f000 f867 	bl	80033f4 <RCCEx_PLLSAI1_Config>
 8003326:	4603      	mov	r3, r0
 8003328:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800332a:	7cfb      	ldrb	r3, [r7, #19]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8003330:	7cfb      	ldrb	r3, [r7, #19]
 8003332:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d02f      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003340:	4b2b      	ldr	r3, [pc, #172]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003346:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800334e:	4928      	ldr	r1, [pc, #160]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003350:	4313      	orrs	r3, r2
 8003352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800335a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800335e:	d10d      	bne.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	3304      	adds	r3, #4
 8003364:	2102      	movs	r1, #2
 8003366:	4618      	mov	r0, r3
 8003368:	f000 f844 	bl	80033f4 <RCCEx_PLLSAI1_Config>
 800336c:	4603      	mov	r3, r0
 800336e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d014      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003376:	7cfb      	ldrb	r3, [r7, #19]
 8003378:	74bb      	strb	r3, [r7, #18]
 800337a:	e011      	b.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003380:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003384:	d10c      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	3320      	adds	r3, #32
 800338a:	2102      	movs	r1, #2
 800338c:	4618      	mov	r0, r3
 800338e:	f000 f921 	bl	80035d4 <RCCEx_PLLSAI2_Config>
 8003392:	4603      	mov	r3, r0
 8003394:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003396:	7cfb      	ldrb	r3, [r7, #19]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800339c:	7cfb      	ldrb	r3, [r7, #19]
 800339e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00a      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033ac:	4b10      	ldr	r3, [pc, #64]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033ba:	490d      	ldr	r1, [pc, #52]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00b      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033ce:	4b08      	ldr	r3, [pc, #32]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033de:	4904      	ldr	r1, [pc, #16]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80033e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40021000 	.word	0x40021000

080033f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003402:	4b73      	ldr	r3, [pc, #460]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	f003 0303 	and.w	r3, r3, #3
 800340a:	2b00      	cmp	r3, #0
 800340c:	d018      	beq.n	8003440 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800340e:	4b70      	ldr	r3, [pc, #448]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	f003 0203 	and.w	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d10d      	bne.n	800343a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
       ||
 8003422:	2b00      	cmp	r3, #0
 8003424:	d009      	beq.n	800343a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003426:	4b6a      	ldr	r3, [pc, #424]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	091b      	lsrs	r3, r3, #4
 800342c:	f003 0307 	and.w	r3, r3, #7
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
       ||
 8003436:	429a      	cmp	r2, r3
 8003438:	d044      	beq.n	80034c4 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	73fb      	strb	r3, [r7, #15]
 800343e:	e041      	b.n	80034c4 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2b02      	cmp	r3, #2
 8003446:	d00c      	beq.n	8003462 <RCCEx_PLLSAI1_Config+0x6e>
 8003448:	2b03      	cmp	r3, #3
 800344a:	d013      	beq.n	8003474 <RCCEx_PLLSAI1_Config+0x80>
 800344c:	2b01      	cmp	r3, #1
 800344e:	d120      	bne.n	8003492 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003450:	4b5f      	ldr	r3, [pc, #380]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d11d      	bne.n	8003498 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003460:	e01a      	b.n	8003498 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003462:	4b5b      	ldr	r3, [pc, #364]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800346a:	2b00      	cmp	r3, #0
 800346c:	d116      	bne.n	800349c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003472:	e013      	b.n	800349c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003474:	4b56      	ldr	r3, [pc, #344]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10f      	bne.n	80034a0 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003480:	4b53      	ldr	r3, [pc, #332]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d109      	bne.n	80034a0 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003490:	e006      	b.n	80034a0 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
      break;
 8003496:	e004      	b.n	80034a2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003498:	bf00      	nop
 800349a:	e002      	b.n	80034a2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800349c:	bf00      	nop
 800349e:	e000      	b.n	80034a2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80034a0:	bf00      	nop
    }

    if(status == HAL_OK)
 80034a2:	7bfb      	ldrb	r3, [r7, #15]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10d      	bne.n	80034c4 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80034a8:	4b49      	ldr	r3, [pc, #292]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6819      	ldr	r1, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	3b01      	subs	r3, #1
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	430b      	orrs	r3, r1
 80034be:	4944      	ldr	r1, [pc, #272]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d17d      	bne.n	80035c6 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80034ca:	4b41      	ldr	r3, [pc, #260]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a40      	ldr	r2, [pc, #256]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034d0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034d6:	f7fe fb6d 	bl	8001bb4 <HAL_GetTick>
 80034da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034dc:	e009      	b.n	80034f2 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034de:	f7fe fb69 	bl	8001bb4 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d902      	bls.n	80034f2 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	73fb      	strb	r3, [r7, #15]
        break;
 80034f0:	e005      	b.n	80034fe <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034f2:	4b37      	ldr	r3, [pc, #220]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1ef      	bne.n	80034de <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d160      	bne.n	80035c6 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d111      	bne.n	800352e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800350a:	4b31      	ldr	r3, [pc, #196]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6892      	ldr	r2, [r2, #8]
 800351a:	0211      	lsls	r1, r2, #8
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	68d2      	ldr	r2, [r2, #12]
 8003520:	0912      	lsrs	r2, r2, #4
 8003522:	0452      	lsls	r2, r2, #17
 8003524:	430a      	orrs	r2, r1
 8003526:	492a      	ldr	r1, [pc, #168]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003528:	4313      	orrs	r3, r2
 800352a:	610b      	str	r3, [r1, #16]
 800352c:	e027      	b.n	800357e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d112      	bne.n	800355a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003534:	4b26      	ldr	r3, [pc, #152]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800353c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	6892      	ldr	r2, [r2, #8]
 8003544:	0211      	lsls	r1, r2, #8
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6912      	ldr	r2, [r2, #16]
 800354a:	0852      	lsrs	r2, r2, #1
 800354c:	3a01      	subs	r2, #1
 800354e:	0552      	lsls	r2, r2, #21
 8003550:	430a      	orrs	r2, r1
 8003552:	491f      	ldr	r1, [pc, #124]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003554:	4313      	orrs	r3, r2
 8003556:	610b      	str	r3, [r1, #16]
 8003558:	e011      	b.n	800357e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800355a:	4b1d      	ldr	r3, [pc, #116]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003562:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6892      	ldr	r2, [r2, #8]
 800356a:	0211      	lsls	r1, r2, #8
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6952      	ldr	r2, [r2, #20]
 8003570:	0852      	lsrs	r2, r2, #1
 8003572:	3a01      	subs	r2, #1
 8003574:	0652      	lsls	r2, r2, #25
 8003576:	430a      	orrs	r2, r1
 8003578:	4915      	ldr	r1, [pc, #84]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800357a:	4313      	orrs	r3, r2
 800357c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800357e:	4b14      	ldr	r3, [pc, #80]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a13      	ldr	r2, [pc, #76]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003584:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003588:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358a:	f7fe fb13 	bl	8001bb4 <HAL_GetTick>
 800358e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003590:	e009      	b.n	80035a6 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003592:	f7fe fb0f 	bl	8001bb4 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d902      	bls.n	80035a6 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	73fb      	strb	r3, [r7, #15]
          break;
 80035a4:	e005      	b.n	80035b2 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035a6:	4b0a      	ldr	r3, [pc, #40]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0ef      	beq.n	8003592 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d106      	bne.n	80035c6 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80035b8:	4b05      	ldr	r3, [pc, #20]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	4903      	ldr	r1, [pc, #12]	; (80035d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40021000 	.word	0x40021000

080035d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035e2:	4b68      	ldr	r3, [pc, #416]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	f003 0303 	and.w	r3, r3, #3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d018      	beq.n	8003620 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80035ee:	4b65      	ldr	r3, [pc, #404]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f003 0203 	and.w	r2, r3, #3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d10d      	bne.n	800361a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
       ||
 8003602:	2b00      	cmp	r3, #0
 8003604:	d009      	beq.n	800361a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003606:	4b5f      	ldr	r3, [pc, #380]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	091b      	lsrs	r3, r3, #4
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
       ||
 8003616:	429a      	cmp	r2, r3
 8003618:	d044      	beq.n	80036a4 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	73fb      	strb	r3, [r7, #15]
 800361e:	e041      	b.n	80036a4 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b02      	cmp	r3, #2
 8003626:	d00c      	beq.n	8003642 <RCCEx_PLLSAI2_Config+0x6e>
 8003628:	2b03      	cmp	r3, #3
 800362a:	d013      	beq.n	8003654 <RCCEx_PLLSAI2_Config+0x80>
 800362c:	2b01      	cmp	r3, #1
 800362e:	d120      	bne.n	8003672 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003630:	4b54      	ldr	r3, [pc, #336]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d11d      	bne.n	8003678 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003640:	e01a      	b.n	8003678 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003642:	4b50      	ldr	r3, [pc, #320]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800364a:	2b00      	cmp	r3, #0
 800364c:	d116      	bne.n	800367c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003652:	e013      	b.n	800367c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003654:	4b4b      	ldr	r3, [pc, #300]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d10f      	bne.n	8003680 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003660:	4b48      	ldr	r3, [pc, #288]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d109      	bne.n	8003680 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003670:	e006      	b.n	8003680 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	73fb      	strb	r3, [r7, #15]
      break;
 8003676:	e004      	b.n	8003682 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003678:	bf00      	nop
 800367a:	e002      	b.n	8003682 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800367c:	bf00      	nop
 800367e:	e000      	b.n	8003682 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003680:	bf00      	nop
    }

    if(status == HAL_OK)
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10d      	bne.n	80036a4 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003688:	4b3e      	ldr	r3, [pc, #248]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6819      	ldr	r1, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	3b01      	subs	r3, #1
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	430b      	orrs	r3, r1
 800369e:	4939      	ldr	r1, [pc, #228]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d167      	bne.n	800377a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80036aa:	4b36      	ldr	r3, [pc, #216]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a35      	ldr	r2, [pc, #212]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036b6:	f7fe fa7d 	bl	8001bb4 <HAL_GetTick>
 80036ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036bc:	e009      	b.n	80036d2 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036be:	f7fe fa79 	bl	8001bb4 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d902      	bls.n	80036d2 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	73fb      	strb	r3, [r7, #15]
        break;
 80036d0:	e005      	b.n	80036de <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036d2:	4b2c      	ldr	r3, [pc, #176]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1ef      	bne.n	80036be <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d14a      	bne.n	800377a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d111      	bne.n	800370e <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036ea:	4b26      	ldr	r3, [pc, #152]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80036f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	6892      	ldr	r2, [r2, #8]
 80036fa:	0211      	lsls	r1, r2, #8
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	68d2      	ldr	r2, [r2, #12]
 8003700:	0912      	lsrs	r2, r2, #4
 8003702:	0452      	lsls	r2, r2, #17
 8003704:	430a      	orrs	r2, r1
 8003706:	491f      	ldr	r1, [pc, #124]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003708:	4313      	orrs	r3, r2
 800370a:	614b      	str	r3, [r1, #20]
 800370c:	e011      	b.n	8003732 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800370e:	4b1d      	ldr	r3, [pc, #116]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003716:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	6892      	ldr	r2, [r2, #8]
 800371e:	0211      	lsls	r1, r2, #8
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6912      	ldr	r2, [r2, #16]
 8003724:	0852      	lsrs	r2, r2, #1
 8003726:	3a01      	subs	r2, #1
 8003728:	0652      	lsls	r2, r2, #25
 800372a:	430a      	orrs	r2, r1
 800372c:	4915      	ldr	r1, [pc, #84]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 800372e:	4313      	orrs	r3, r2
 8003730:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003732:	4b14      	ldr	r3, [pc, #80]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a13      	ldr	r2, [pc, #76]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800373c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373e:	f7fe fa39 	bl	8001bb4 <HAL_GetTick>
 8003742:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003744:	e009      	b.n	800375a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003746:	f7fe fa35 	bl	8001bb4 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d902      	bls.n	800375a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	73fb      	strb	r3, [r7, #15]
          break;
 8003758:	e005      	b.n	8003766 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800375a:	4b0a      	ldr	r3, [pc, #40]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d0ef      	beq.n	8003746 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003766:	7bfb      	ldrb	r3, [r7, #15]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d106      	bne.n	800377a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800376c:	4b05      	ldr	r3, [pc, #20]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 800376e:	695a      	ldr	r2, [r3, #20]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	695b      	ldr	r3, [r3, #20]
 8003774:	4903      	ldr	r1, [pc, #12]	; (8003784 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003776:	4313      	orrs	r3, r2
 8003778:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800377a:	7bfb      	ldrb	r3, [r7, #15]
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40021000 	.word	0x40021000

08003788 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e040      	b.n	800381c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d106      	bne.n	80037b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f7fe f8c8 	bl	8001940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2224      	movs	r2, #36	; 0x24
 80037b4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0201 	bic.w	r2, r2, #1
 80037c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 f82c 	bl	8003824 <UART_SetConfig>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d101      	bne.n	80037d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e022      	b.n	800381c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 faaa 	bl	8003d38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685a      	ldr	r2, [r3, #4]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689a      	ldr	r2, [r3, #8]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003802:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0201 	orr.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f000 fb31 	bl	8003e7c <UART_CheckIdleState>
 800381a:	4603      	mov	r3, r0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003824:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003828:	b088      	sub	sp, #32
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800382e:	2300      	movs	r3, #0
 8003830:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	431a      	orrs	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	4313      	orrs	r3, r2
 8003848:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	4bac      	ldr	r3, [pc, #688]	; (8003b04 <UART_SetConfig+0x2e0>)
 8003852:	4013      	ands	r3, r2
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6812      	ldr	r2, [r2, #0]
 8003858:	69f9      	ldr	r1, [r7, #28]
 800385a:	430b      	orrs	r3, r1
 800385c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68da      	ldr	r2, [r3, #12]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4aa2      	ldr	r2, [pc, #648]	; (8003b08 <UART_SetConfig+0x2e4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d004      	beq.n	800388e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	69fa      	ldr	r2, [r7, #28]
 800388a:	4313      	orrs	r3, r2
 800388c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	69fa      	ldr	r2, [r7, #28]
 800389e:	430a      	orrs	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a99      	ldr	r2, [pc, #612]	; (8003b0c <UART_SetConfig+0x2e8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d121      	bne.n	80038f0 <UART_SetConfig+0xcc>
 80038ac:	4b98      	ldr	r3, [pc, #608]	; (8003b10 <UART_SetConfig+0x2ec>)
 80038ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	2b03      	cmp	r3, #3
 80038b8:	d816      	bhi.n	80038e8 <UART_SetConfig+0xc4>
 80038ba:	a201      	add	r2, pc, #4	; (adr r2, 80038c0 <UART_SetConfig+0x9c>)
 80038bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c0:	080038d1 	.word	0x080038d1
 80038c4:	080038dd 	.word	0x080038dd
 80038c8:	080038d7 	.word	0x080038d7
 80038cc:	080038e3 	.word	0x080038e3
 80038d0:	2301      	movs	r3, #1
 80038d2:	76fb      	strb	r3, [r7, #27]
 80038d4:	e0e8      	b.n	8003aa8 <UART_SetConfig+0x284>
 80038d6:	2302      	movs	r3, #2
 80038d8:	76fb      	strb	r3, [r7, #27]
 80038da:	e0e5      	b.n	8003aa8 <UART_SetConfig+0x284>
 80038dc:	2304      	movs	r3, #4
 80038de:	76fb      	strb	r3, [r7, #27]
 80038e0:	e0e2      	b.n	8003aa8 <UART_SetConfig+0x284>
 80038e2:	2308      	movs	r3, #8
 80038e4:	76fb      	strb	r3, [r7, #27]
 80038e6:	e0df      	b.n	8003aa8 <UART_SetConfig+0x284>
 80038e8:	2310      	movs	r3, #16
 80038ea:	76fb      	strb	r3, [r7, #27]
 80038ec:	bf00      	nop
 80038ee:	e0db      	b.n	8003aa8 <UART_SetConfig+0x284>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a87      	ldr	r2, [pc, #540]	; (8003b14 <UART_SetConfig+0x2f0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d134      	bne.n	8003964 <UART_SetConfig+0x140>
 80038fa:	4b85      	ldr	r3, [pc, #532]	; (8003b10 <UART_SetConfig+0x2ec>)
 80038fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003900:	f003 030c 	and.w	r3, r3, #12
 8003904:	2b0c      	cmp	r3, #12
 8003906:	d829      	bhi.n	800395c <UART_SetConfig+0x138>
 8003908:	a201      	add	r2, pc, #4	; (adr r2, 8003910 <UART_SetConfig+0xec>)
 800390a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800390e:	bf00      	nop
 8003910:	08003945 	.word	0x08003945
 8003914:	0800395d 	.word	0x0800395d
 8003918:	0800395d 	.word	0x0800395d
 800391c:	0800395d 	.word	0x0800395d
 8003920:	08003951 	.word	0x08003951
 8003924:	0800395d 	.word	0x0800395d
 8003928:	0800395d 	.word	0x0800395d
 800392c:	0800395d 	.word	0x0800395d
 8003930:	0800394b 	.word	0x0800394b
 8003934:	0800395d 	.word	0x0800395d
 8003938:	0800395d 	.word	0x0800395d
 800393c:	0800395d 	.word	0x0800395d
 8003940:	08003957 	.word	0x08003957
 8003944:	2300      	movs	r3, #0
 8003946:	76fb      	strb	r3, [r7, #27]
 8003948:	e0ae      	b.n	8003aa8 <UART_SetConfig+0x284>
 800394a:	2302      	movs	r3, #2
 800394c:	76fb      	strb	r3, [r7, #27]
 800394e:	e0ab      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003950:	2304      	movs	r3, #4
 8003952:	76fb      	strb	r3, [r7, #27]
 8003954:	e0a8      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003956:	2308      	movs	r3, #8
 8003958:	76fb      	strb	r3, [r7, #27]
 800395a:	e0a5      	b.n	8003aa8 <UART_SetConfig+0x284>
 800395c:	2310      	movs	r3, #16
 800395e:	76fb      	strb	r3, [r7, #27]
 8003960:	bf00      	nop
 8003962:	e0a1      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a6b      	ldr	r2, [pc, #428]	; (8003b18 <UART_SetConfig+0x2f4>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d120      	bne.n	80039b0 <UART_SetConfig+0x18c>
 800396e:	4b68      	ldr	r3, [pc, #416]	; (8003b10 <UART_SetConfig+0x2ec>)
 8003970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003974:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003978:	2b10      	cmp	r3, #16
 800397a:	d00f      	beq.n	800399c <UART_SetConfig+0x178>
 800397c:	2b10      	cmp	r3, #16
 800397e:	d802      	bhi.n	8003986 <UART_SetConfig+0x162>
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <UART_SetConfig+0x16c>
 8003984:	e010      	b.n	80039a8 <UART_SetConfig+0x184>
 8003986:	2b20      	cmp	r3, #32
 8003988:	d005      	beq.n	8003996 <UART_SetConfig+0x172>
 800398a:	2b30      	cmp	r3, #48	; 0x30
 800398c:	d009      	beq.n	80039a2 <UART_SetConfig+0x17e>
 800398e:	e00b      	b.n	80039a8 <UART_SetConfig+0x184>
 8003990:	2300      	movs	r3, #0
 8003992:	76fb      	strb	r3, [r7, #27]
 8003994:	e088      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003996:	2302      	movs	r3, #2
 8003998:	76fb      	strb	r3, [r7, #27]
 800399a:	e085      	b.n	8003aa8 <UART_SetConfig+0x284>
 800399c:	2304      	movs	r3, #4
 800399e:	76fb      	strb	r3, [r7, #27]
 80039a0:	e082      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039a2:	2308      	movs	r3, #8
 80039a4:	76fb      	strb	r3, [r7, #27]
 80039a6:	e07f      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039a8:	2310      	movs	r3, #16
 80039aa:	76fb      	strb	r3, [r7, #27]
 80039ac:	bf00      	nop
 80039ae:	e07b      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a59      	ldr	r2, [pc, #356]	; (8003b1c <UART_SetConfig+0x2f8>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d120      	bne.n	80039fc <UART_SetConfig+0x1d8>
 80039ba:	4b55      	ldr	r3, [pc, #340]	; (8003b10 <UART_SetConfig+0x2ec>)
 80039bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80039c4:	2b40      	cmp	r3, #64	; 0x40
 80039c6:	d00f      	beq.n	80039e8 <UART_SetConfig+0x1c4>
 80039c8:	2b40      	cmp	r3, #64	; 0x40
 80039ca:	d802      	bhi.n	80039d2 <UART_SetConfig+0x1ae>
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d005      	beq.n	80039dc <UART_SetConfig+0x1b8>
 80039d0:	e010      	b.n	80039f4 <UART_SetConfig+0x1d0>
 80039d2:	2b80      	cmp	r3, #128	; 0x80
 80039d4:	d005      	beq.n	80039e2 <UART_SetConfig+0x1be>
 80039d6:	2bc0      	cmp	r3, #192	; 0xc0
 80039d8:	d009      	beq.n	80039ee <UART_SetConfig+0x1ca>
 80039da:	e00b      	b.n	80039f4 <UART_SetConfig+0x1d0>
 80039dc:	2300      	movs	r3, #0
 80039de:	76fb      	strb	r3, [r7, #27]
 80039e0:	e062      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039e2:	2302      	movs	r3, #2
 80039e4:	76fb      	strb	r3, [r7, #27]
 80039e6:	e05f      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039e8:	2304      	movs	r3, #4
 80039ea:	76fb      	strb	r3, [r7, #27]
 80039ec:	e05c      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039ee:	2308      	movs	r3, #8
 80039f0:	76fb      	strb	r3, [r7, #27]
 80039f2:	e059      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039f4:	2310      	movs	r3, #16
 80039f6:	76fb      	strb	r3, [r7, #27]
 80039f8:	bf00      	nop
 80039fa:	e055      	b.n	8003aa8 <UART_SetConfig+0x284>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a47      	ldr	r2, [pc, #284]	; (8003b20 <UART_SetConfig+0x2fc>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d124      	bne.n	8003a50 <UART_SetConfig+0x22c>
 8003a06:	4b42      	ldr	r3, [pc, #264]	; (8003b10 <UART_SetConfig+0x2ec>)
 8003a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a14:	d012      	beq.n	8003a3c <UART_SetConfig+0x218>
 8003a16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a1a:	d802      	bhi.n	8003a22 <UART_SetConfig+0x1fe>
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d007      	beq.n	8003a30 <UART_SetConfig+0x20c>
 8003a20:	e012      	b.n	8003a48 <UART_SetConfig+0x224>
 8003a22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a26:	d006      	beq.n	8003a36 <UART_SetConfig+0x212>
 8003a28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a2c:	d009      	beq.n	8003a42 <UART_SetConfig+0x21e>
 8003a2e:	e00b      	b.n	8003a48 <UART_SetConfig+0x224>
 8003a30:	2300      	movs	r3, #0
 8003a32:	76fb      	strb	r3, [r7, #27]
 8003a34:	e038      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a36:	2302      	movs	r3, #2
 8003a38:	76fb      	strb	r3, [r7, #27]
 8003a3a:	e035      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a3c:	2304      	movs	r3, #4
 8003a3e:	76fb      	strb	r3, [r7, #27]
 8003a40:	e032      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a42:	2308      	movs	r3, #8
 8003a44:	76fb      	strb	r3, [r7, #27]
 8003a46:	e02f      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a48:	2310      	movs	r3, #16
 8003a4a:	76fb      	strb	r3, [r7, #27]
 8003a4c:	bf00      	nop
 8003a4e:	e02b      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a2c      	ldr	r2, [pc, #176]	; (8003b08 <UART_SetConfig+0x2e4>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d124      	bne.n	8003aa4 <UART_SetConfig+0x280>
 8003a5a:	4b2d      	ldr	r3, [pc, #180]	; (8003b10 <UART_SetConfig+0x2ec>)
 8003a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a68:	d012      	beq.n	8003a90 <UART_SetConfig+0x26c>
 8003a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a6e:	d802      	bhi.n	8003a76 <UART_SetConfig+0x252>
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d007      	beq.n	8003a84 <UART_SetConfig+0x260>
 8003a74:	e012      	b.n	8003a9c <UART_SetConfig+0x278>
 8003a76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a7a:	d006      	beq.n	8003a8a <UART_SetConfig+0x266>
 8003a7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a80:	d009      	beq.n	8003a96 <UART_SetConfig+0x272>
 8003a82:	e00b      	b.n	8003a9c <UART_SetConfig+0x278>
 8003a84:	2300      	movs	r3, #0
 8003a86:	76fb      	strb	r3, [r7, #27]
 8003a88:	e00e      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	76fb      	strb	r3, [r7, #27]
 8003a8e:	e00b      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a90:	2304      	movs	r3, #4
 8003a92:	76fb      	strb	r3, [r7, #27]
 8003a94:	e008      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a96:	2308      	movs	r3, #8
 8003a98:	76fb      	strb	r3, [r7, #27]
 8003a9a:	e005      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003a9c:	2310      	movs	r3, #16
 8003a9e:	76fb      	strb	r3, [r7, #27]
 8003aa0:	bf00      	nop
 8003aa2:	e001      	b.n	8003aa8 <UART_SetConfig+0x284>
 8003aa4:	2310      	movs	r3, #16
 8003aa6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a16      	ldr	r2, [pc, #88]	; (8003b08 <UART_SetConfig+0x2e4>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	f040 8087 	bne.w	8003bc2 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ab4:	7efb      	ldrb	r3, [r7, #27]
 8003ab6:	2b08      	cmp	r3, #8
 8003ab8:	d836      	bhi.n	8003b28 <UART_SetConfig+0x304>
 8003aba:	a201      	add	r2, pc, #4	; (adr r2, 8003ac0 <UART_SetConfig+0x29c>)
 8003abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac0:	08003ae5 	.word	0x08003ae5
 8003ac4:	08003b29 	.word	0x08003b29
 8003ac8:	08003aed 	.word	0x08003aed
 8003acc:	08003b29 	.word	0x08003b29
 8003ad0:	08003af3 	.word	0x08003af3
 8003ad4:	08003b29 	.word	0x08003b29
 8003ad8:	08003b29 	.word	0x08003b29
 8003adc:	08003b29 	.word	0x08003b29
 8003ae0:	08003afb 	.word	0x08003afb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ae4:	f7ff f914 	bl	8002d10 <HAL_RCC_GetPCLK1Freq>
 8003ae8:	6178      	str	r0, [r7, #20]
        break;
 8003aea:	e022      	b.n	8003b32 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003aec:	4b0d      	ldr	r3, [pc, #52]	; (8003b24 <UART_SetConfig+0x300>)
 8003aee:	617b      	str	r3, [r7, #20]
        break;
 8003af0:	e01f      	b.n	8003b32 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003af2:	f7ff f877 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8003af6:	6178      	str	r0, [r7, #20]
        break;
 8003af8:	e01b      	b.n	8003b32 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003afe:	617b      	str	r3, [r7, #20]
        break;
 8003b00:	e017      	b.n	8003b32 <UART_SetConfig+0x30e>
 8003b02:	bf00      	nop
 8003b04:	efff69f3 	.word	0xefff69f3
 8003b08:	40008000 	.word	0x40008000
 8003b0c:	40013800 	.word	0x40013800
 8003b10:	40021000 	.word	0x40021000
 8003b14:	40004400 	.word	0x40004400
 8003b18:	40004800 	.word	0x40004800
 8003b1c:	40004c00 	.word	0x40004c00
 8003b20:	40005000 	.word	0x40005000
 8003b24:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	76bb      	strb	r3, [r7, #26]
        break;
 8003b30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 80f1 	beq.w	8003d1c <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	4413      	add	r3, r2
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d305      	bcc.n	8003b56 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d902      	bls.n	8003b5c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	76bb      	strb	r3, [r7, #26]
 8003b5a:	e0df      	b.n	8003d1c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	4619      	mov	r1, r3
 8003b60:	f04f 0200 	mov.w	r2, #0
 8003b64:	f04f 0300 	mov.w	r3, #0
 8003b68:	f04f 0400 	mov.w	r4, #0
 8003b6c:	0214      	lsls	r4, r2, #8
 8003b6e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003b72:	020b      	lsls	r3, r1, #8
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6852      	ldr	r2, [r2, #4]
 8003b78:	0852      	lsrs	r2, r2, #1
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	f04f 0200 	mov.w	r2, #0
 8003b80:	eb13 0b01 	adds.w	fp, r3, r1
 8003b84:	eb44 0c02 	adc.w	ip, r4, r2
 8003b88:	4658      	mov	r0, fp
 8003b8a:	4661      	mov	r1, ip
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f04f 0400 	mov.w	r4, #0
 8003b94:	461a      	mov	r2, r3
 8003b96:	4623      	mov	r3, r4
 8003b98:	f7fc fb22 	bl	80001e0 <__aeabi_uldivmod>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	460c      	mov	r4, r1
 8003ba0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ba8:	d308      	bcc.n	8003bbc <UART_SetConfig+0x398>
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bb0:	d204      	bcs.n	8003bbc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	60da      	str	r2, [r3, #12]
 8003bba:	e0af      	b.n	8003d1c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	76bb      	strb	r3, [r7, #26]
 8003bc0:	e0ac      	b.n	8003d1c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bca:	d15b      	bne.n	8003c84 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003bcc:	7efb      	ldrb	r3, [r7, #27]
 8003bce:	2b08      	cmp	r3, #8
 8003bd0:	d827      	bhi.n	8003c22 <UART_SetConfig+0x3fe>
 8003bd2:	a201      	add	r2, pc, #4	; (adr r2, 8003bd8 <UART_SetConfig+0x3b4>)
 8003bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd8:	08003bfd 	.word	0x08003bfd
 8003bdc:	08003c05 	.word	0x08003c05
 8003be0:	08003c0d 	.word	0x08003c0d
 8003be4:	08003c23 	.word	0x08003c23
 8003be8:	08003c13 	.word	0x08003c13
 8003bec:	08003c23 	.word	0x08003c23
 8003bf0:	08003c23 	.word	0x08003c23
 8003bf4:	08003c23 	.word	0x08003c23
 8003bf8:	08003c1b 	.word	0x08003c1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bfc:	f7ff f888 	bl	8002d10 <HAL_RCC_GetPCLK1Freq>
 8003c00:	6178      	str	r0, [r7, #20]
        break;
 8003c02:	e013      	b.n	8003c2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c04:	f7ff f89a 	bl	8002d3c <HAL_RCC_GetPCLK2Freq>
 8003c08:	6178      	str	r0, [r7, #20]
        break;
 8003c0a:	e00f      	b.n	8003c2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c0c:	4b49      	ldr	r3, [pc, #292]	; (8003d34 <UART_SetConfig+0x510>)
 8003c0e:	617b      	str	r3, [r7, #20]
        break;
 8003c10:	e00c      	b.n	8003c2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c12:	f7fe ffe7 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8003c16:	6178      	str	r0, [r7, #20]
        break;
 8003c18:	e008      	b.n	8003c2c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c1e:	617b      	str	r3, [r7, #20]
        break;
 8003c20:	e004      	b.n	8003c2c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	76bb      	strb	r3, [r7, #26]
        break;
 8003c2a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d074      	beq.n	8003d1c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	005a      	lsls	r2, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	085b      	lsrs	r3, r3, #1
 8003c3c:	441a      	add	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	2b0f      	cmp	r3, #15
 8003c4e:	d916      	bls.n	8003c7e <UART_SetConfig+0x45a>
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c56:	d212      	bcs.n	8003c7e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	f023 030f 	bic.w	r3, r3, #15
 8003c60:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	085b      	lsrs	r3, r3, #1
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	f003 0307 	and.w	r3, r3, #7
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	89fb      	ldrh	r3, [r7, #14]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	89fa      	ldrh	r2, [r7, #14]
 8003c7a:	60da      	str	r2, [r3, #12]
 8003c7c:	e04e      	b.n	8003d1c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	76bb      	strb	r3, [r7, #26]
 8003c82:	e04b      	b.n	8003d1c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c84:	7efb      	ldrb	r3, [r7, #27]
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d827      	bhi.n	8003cda <UART_SetConfig+0x4b6>
 8003c8a:	a201      	add	r2, pc, #4	; (adr r2, 8003c90 <UART_SetConfig+0x46c>)
 8003c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c90:	08003cb5 	.word	0x08003cb5
 8003c94:	08003cbd 	.word	0x08003cbd
 8003c98:	08003cc5 	.word	0x08003cc5
 8003c9c:	08003cdb 	.word	0x08003cdb
 8003ca0:	08003ccb 	.word	0x08003ccb
 8003ca4:	08003cdb 	.word	0x08003cdb
 8003ca8:	08003cdb 	.word	0x08003cdb
 8003cac:	08003cdb 	.word	0x08003cdb
 8003cb0:	08003cd3 	.word	0x08003cd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cb4:	f7ff f82c 	bl	8002d10 <HAL_RCC_GetPCLK1Freq>
 8003cb8:	6178      	str	r0, [r7, #20]
        break;
 8003cba:	e013      	b.n	8003ce4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cbc:	f7ff f83e 	bl	8002d3c <HAL_RCC_GetPCLK2Freq>
 8003cc0:	6178      	str	r0, [r7, #20]
        break;
 8003cc2:	e00f      	b.n	8003ce4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cc4:	4b1b      	ldr	r3, [pc, #108]	; (8003d34 <UART_SetConfig+0x510>)
 8003cc6:	617b      	str	r3, [r7, #20]
        break;
 8003cc8:	e00c      	b.n	8003ce4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cca:	f7fe ff8b 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8003cce:	6178      	str	r0, [r7, #20]
        break;
 8003cd0:	e008      	b.n	8003ce4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cd6:	617b      	str	r3, [r7, #20]
        break;
 8003cd8:	e004      	b.n	8003ce4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	76bb      	strb	r3, [r7, #26]
        break;
 8003ce2:	bf00      	nop
    }

    if (pclk != 0U)
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d018      	beq.n	8003d1c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	085a      	lsrs	r2, r3, #1
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	441a      	add	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	2b0f      	cmp	r3, #15
 8003d04:	d908      	bls.n	8003d18 <UART_SetConfig+0x4f4>
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d0c:	d204      	bcs.n	8003d18 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	60da      	str	r2, [r3, #12]
 8003d16:	e001      	b.n	8003d1c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003d28:	7ebb      	ldrb	r3, [r7, #26]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3720      	adds	r7, #32
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003d34:	00f42400 	.word	0x00f42400

08003d38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00a      	beq.n	8003d84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00a      	beq.n	8003da6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003daa:	f003 0308 	and.w	r3, r3, #8
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dcc:	f003 0310 	and.w	r3, r3, #16
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dee:	f003 0320 	and.w	r3, r3, #32
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d01a      	beq.n	8003e4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e36:	d10a      	bne.n	8003e4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00a      	beq.n	8003e70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	605a      	str	r2, [r3, #4]
  }
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af02      	add	r7, sp, #8
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003e8a:	f7fd fe93 	bl	8001bb4 <HAL_GetTick>
 8003e8e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b08      	cmp	r3, #8
 8003e9c:	d10e      	bne.n	8003ebc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f82a 	bl	8003f06 <UART_WaitOnFlagUntilTimeout>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e020      	b.n	8003efe <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d10e      	bne.n	8003ee8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003eca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 f814 	bl	8003f06 <UART_WaitOnFlagUntilTimeout>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e00a      	b.n	8003efe <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2220      	movs	r2, #32
 8003eec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b084      	sub	sp, #16
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	60f8      	str	r0, [r7, #12]
 8003f0e:	60b9      	str	r1, [r7, #8]
 8003f10:	603b      	str	r3, [r7, #0]
 8003f12:	4613      	mov	r3, r2
 8003f14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f16:	e05d      	b.n	8003fd4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f1e:	d059      	beq.n	8003fd4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f20:	f7fd fe48 	bl	8001bb4 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d302      	bcc.n	8003f36 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d11b      	bne.n	8003f6e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f44:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0201 	bic.w	r2, r2, #1
 8003f54:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2220      	movs	r2, #32
 8003f5a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e042      	b.n	8003ff4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d02b      	beq.n	8003fd4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f8a:	d123      	bne.n	8003fd4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f94:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fa4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	689a      	ldr	r2, [r3, #8]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f022 0201 	bic.w	r2, r2, #1
 8003fb4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e00f      	b.n	8003ff4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	69da      	ldr	r2, [r3, #28]
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	bf0c      	ite	eq
 8003fe4:	2301      	moveq	r3, #1
 8003fe6:	2300      	movne	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	461a      	mov	r2, r3
 8003fec:	79fb      	ldrb	r3, [r7, #7]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d092      	beq.n	8003f18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004006:	2300      	movs	r3, #0
 8004008:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800400a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800400e:	2b84      	cmp	r3, #132	; 0x84
 8004010:	d005      	beq.n	800401e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004012:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	4413      	add	r3, r2
 800401a:	3303      	adds	r3, #3
 800401c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800401e:	68fb      	ldr	r3, [r7, #12]
}
 8004020:	4618      	mov	r0, r3
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004030:	f000 fada 	bl	80045e8 <vTaskStartScheduler>
  
  return osOK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	bd80      	pop	{r7, pc}

0800403a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800403a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800403c:	b089      	sub	sp, #36	; 0x24
 800403e:	af04      	add	r7, sp, #16
 8004040:	6078      	str	r0, [r7, #4]
 8004042:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d020      	beq.n	800408e <osThreadCreate+0x54>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d01c      	beq.n	800408e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685c      	ldr	r4, [r3, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681d      	ldr	r5, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	691e      	ldr	r6, [r3, #16]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff ffc8 	bl	8003ffc <makeFreeRtosPriority>
 800406c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004076:	9202      	str	r2, [sp, #8]
 8004078:	9301      	str	r3, [sp, #4]
 800407a:	9100      	str	r1, [sp, #0]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	4632      	mov	r2, r6
 8004080:	4629      	mov	r1, r5
 8004082:	4620      	mov	r0, r4
 8004084:	f000 f8ed 	bl	8004262 <xTaskCreateStatic>
 8004088:	4603      	mov	r3, r0
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	e01c      	b.n	80040c8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685c      	ldr	r4, [r3, #4]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800409a:	b29e      	uxth	r6, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff ffaa 	bl	8003ffc <makeFreeRtosPriority>
 80040a8:	4602      	mov	r2, r0
 80040aa:	f107 030c 	add.w	r3, r7, #12
 80040ae:	9301      	str	r3, [sp, #4]
 80040b0:	9200      	str	r2, [sp, #0]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	4632      	mov	r2, r6
 80040b6:	4629      	mov	r1, r5
 80040b8:	4620      	mov	r0, r4
 80040ba:	f000 f92c 	bl	8004316 <xTaskCreate>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d001      	beq.n	80040c8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e000      	b.n	80040ca <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80040c8:	68fb      	ldr	r3, [r7, #12]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040d2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b084      	sub	sp, #16
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <osDelay+0x16>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	e000      	b.n	80040ea <osDelay+0x18>
 80040e8:	2301      	movs	r3, #1
 80040ea:	4618      	mov	r0, r3
 80040ec:	f000 fa48 	bl	8004580 <vTaskDelay>
  
  return osOK;
 80040f0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040fa:	b480      	push	{r7}
 80040fc:	b083      	sub	sp, #12
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f103 0208 	add.w	r2, r3, #8
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f04f 32ff 	mov.w	r2, #4294967295
 8004112:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f103 0208 	add.w	r2, r3, #8
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f103 0208 	add.w	r2, r3, #8
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800413a:	b480      	push	{r7}
 800413c:	b083      	sub	sp, #12
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	1c5a      	adds	r2, r3, #1
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	601a      	str	r2, [r3, #0]
}
 8004190:	bf00      	nop
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b2:	d103      	bne.n	80041bc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	e00c      	b.n	80041d6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3308      	adds	r3, #8
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	e002      	b.n	80041ca <vListInsert+0x2e>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	60fb      	str	r3, [r7, #12]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d2f6      	bcs.n	80041c4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	601a      	str	r2, [r3, #0]
}
 8004202:	bf00      	nop
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800420e:	b480      	push	{r7}
 8004210:	b085      	sub	sp, #20
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6892      	ldr	r2, [r2, #8]
 8004224:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6852      	ldr	r2, [r2, #4]
 800422e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	429a      	cmp	r2, r3
 8004238:	d103      	bne.n	8004242 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	689a      	ldr	r2, [r3, #8]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	1e5a      	subs	r2, r3, #1
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
}
 8004256:	4618      	mov	r0, r3
 8004258:	3714      	adds	r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004262:	b580      	push	{r7, lr}
 8004264:	b08e      	sub	sp, #56	; 0x38
 8004266:	af04      	add	r7, sp, #16
 8004268:	60f8      	str	r0, [r7, #12]
 800426a:	60b9      	str	r1, [r7, #8]
 800426c:	607a      	str	r2, [r7, #4]
 800426e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004272:	2b00      	cmp	r3, #0
 8004274:	d109      	bne.n	800428a <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427a:	f383 8811 	msr	BASEPRI, r3
 800427e:	f3bf 8f6f 	isb	sy
 8004282:	f3bf 8f4f 	dsb	sy
 8004286:	623b      	str	r3, [r7, #32]
 8004288:	e7fe      	b.n	8004288 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800428a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800428c:	2b00      	cmp	r3, #0
 800428e:	d109      	bne.n	80042a4 <xTaskCreateStatic+0x42>
 8004290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004294:	f383 8811 	msr	BASEPRI, r3
 8004298:	f3bf 8f6f 	isb	sy
 800429c:	f3bf 8f4f 	dsb	sy
 80042a0:	61fb      	str	r3, [r7, #28]
 80042a2:	e7fe      	b.n	80042a2 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80042a4:	2354      	movs	r3, #84	; 0x54
 80042a6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	2b54      	cmp	r3, #84	; 0x54
 80042ac:	d009      	beq.n	80042c2 <xTaskCreateStatic+0x60>
 80042ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b2:	f383 8811 	msr	BASEPRI, r3
 80042b6:	f3bf 8f6f 	isb	sy
 80042ba:	f3bf 8f4f 	dsb	sy
 80042be:	61bb      	str	r3, [r7, #24]
 80042c0:	e7fe      	b.n	80042c0 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80042c2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80042c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d01e      	beq.n	8004308 <xTaskCreateStatic+0xa6>
 80042ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d01b      	beq.n	8004308 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80042d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80042da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042dc:	2202      	movs	r2, #2
 80042de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80042e2:	2300      	movs	r3, #0
 80042e4:	9303      	str	r3, [sp, #12]
 80042e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e8:	9302      	str	r3, [sp, #8]
 80042ea:	f107 0314 	add.w	r3, r7, #20
 80042ee:	9301      	str	r3, [sp, #4]
 80042f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	68b9      	ldr	r1, [r7, #8]
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f000 f850 	bl	80043a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004300:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004302:	f000 f8d3 	bl	80044ac <prvAddNewTaskToReadyList>
 8004306:	e001      	b.n	800430c <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004308:	2300      	movs	r3, #0
 800430a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800430c:	697b      	ldr	r3, [r7, #20]
	}
 800430e:	4618      	mov	r0, r3
 8004310:	3728      	adds	r7, #40	; 0x28
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004316:	b580      	push	{r7, lr}
 8004318:	b08c      	sub	sp, #48	; 0x30
 800431a:	af04      	add	r7, sp, #16
 800431c:	60f8      	str	r0, [r7, #12]
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	603b      	str	r3, [r7, #0]
 8004322:	4613      	mov	r3, r2
 8004324:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004326:	88fb      	ldrh	r3, [r7, #6]
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4618      	mov	r0, r3
 800432c:	f000 fed2 	bl	80050d4 <pvPortMalloc>
 8004330:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00e      	beq.n	8004356 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004338:	2054      	movs	r0, #84	; 0x54
 800433a:	f000 fecb 	bl	80050d4 <pvPortMalloc>
 800433e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	631a      	str	r2, [r3, #48]	; 0x30
 800434c:	e005      	b.n	800435a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800434e:	6978      	ldr	r0, [r7, #20]
 8004350:	f000 ff82 	bl	8005258 <vPortFree>
 8004354:	e001      	b.n	800435a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d017      	beq.n	8004390 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004368:	88fa      	ldrh	r2, [r7, #6]
 800436a:	2300      	movs	r3, #0
 800436c:	9303      	str	r3, [sp, #12]
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	9302      	str	r3, [sp, #8]
 8004372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004374:	9301      	str	r3, [sp, #4]
 8004376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	68b9      	ldr	r1, [r7, #8]
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f000 f80e 	bl	80043a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004384:	69f8      	ldr	r0, [r7, #28]
 8004386:	f000 f891 	bl	80044ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800438a:	2301      	movs	r3, #1
 800438c:	61bb      	str	r3, [r7, #24]
 800438e:	e002      	b.n	8004396 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004390:	f04f 33ff 	mov.w	r3, #4294967295
 8004394:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004396:	69bb      	ldr	r3, [r7, #24]
	}
 8004398:	4618      	mov	r0, r3
 800439a:	3720      	adds	r7, #32
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b088      	sub	sp, #32
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
 80043ac:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80043ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80043b8:	3b01      	subs	r3, #1
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	f023 0307 	bic.w	r3, r3, #7
 80043c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	f003 0307 	and.w	r3, r3, #7
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d009      	beq.n	80043e6 <prvInitialiseNewTask+0x46>
 80043d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d6:	f383 8811 	msr	BASEPRI, r3
 80043da:	f3bf 8f6f 	isb	sy
 80043de:	f3bf 8f4f 	dsb	sy
 80043e2:	617b      	str	r3, [r7, #20]
 80043e4:	e7fe      	b.n	80043e4 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01f      	beq.n	800442c <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043ec:	2300      	movs	r3, #0
 80043ee:	61fb      	str	r3, [r7, #28]
 80043f0:	e012      	b.n	8004418 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	4413      	add	r3, r2
 80043f8:	7819      	ldrb	r1, [r3, #0]
 80043fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	4413      	add	r3, r2
 8004400:	3334      	adds	r3, #52	; 0x34
 8004402:	460a      	mov	r2, r1
 8004404:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	4413      	add	r3, r2
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d006      	beq.n	8004420 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	3301      	adds	r3, #1
 8004416:	61fb      	str	r3, [r7, #28]
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	2b0f      	cmp	r3, #15
 800441c:	d9e9      	bls.n	80043f2 <prvInitialiseNewTask+0x52>
 800441e:	e000      	b.n	8004422 <prvInitialiseNewTask+0x82>
			{
				break;
 8004420:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800442a:	e003      	b.n	8004434 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800442c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800442e:	2200      	movs	r2, #0
 8004430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004436:	2b06      	cmp	r3, #6
 8004438:	d901      	bls.n	800443e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800443a:	2306      	movs	r3, #6
 800443c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800443e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004440:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004442:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004446:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004448:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800444a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444c:	2200      	movs	r2, #0
 800444e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004452:	3304      	adds	r3, #4
 8004454:	4618      	mov	r0, r3
 8004456:	f7ff fe70 	bl	800413a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800445a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445c:	3318      	adds	r3, #24
 800445e:	4618      	mov	r0, r3
 8004460:	f7ff fe6b 	bl	800413a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004466:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004468:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800446a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800446c:	f1c3 0207 	rsb	r2, r3, #7
 8004470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004472:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004476:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004478:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800447a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447c:	2200      	movs	r2, #0
 800447e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	68f9      	ldr	r1, [r7, #12]
 800448c:	69b8      	ldr	r0, [r7, #24]
 800448e:	f000 fc1b 	bl	8004cc8 <pxPortInitialiseStack>
 8004492:	4602      	mov	r2, r0
 8004494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004496:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800449a:	2b00      	cmp	r3, #0
 800449c:	d002      	beq.n	80044a4 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800449e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044a2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80044a4:	bf00      	nop
 80044a6:	3720      	adds	r7, #32
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80044b4:	f000 fd32 	bl	8004f1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80044b8:	4b2a      	ldr	r3, [pc, #168]	; (8004564 <prvAddNewTaskToReadyList+0xb8>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	3301      	adds	r3, #1
 80044be:	4a29      	ldr	r2, [pc, #164]	; (8004564 <prvAddNewTaskToReadyList+0xb8>)
 80044c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80044c2:	4b29      	ldr	r3, [pc, #164]	; (8004568 <prvAddNewTaskToReadyList+0xbc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d109      	bne.n	80044de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80044ca:	4a27      	ldr	r2, [pc, #156]	; (8004568 <prvAddNewTaskToReadyList+0xbc>)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80044d0:	4b24      	ldr	r3, [pc, #144]	; (8004564 <prvAddNewTaskToReadyList+0xb8>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d110      	bne.n	80044fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80044d8:	f000 fab8 	bl	8004a4c <prvInitialiseTaskLists>
 80044dc:	e00d      	b.n	80044fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80044de:	4b23      	ldr	r3, [pc, #140]	; (800456c <prvAddNewTaskToReadyList+0xc0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d109      	bne.n	80044fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80044e6:	4b20      	ldr	r3, [pc, #128]	; (8004568 <prvAddNewTaskToReadyList+0xbc>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d802      	bhi.n	80044fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80044f4:	4a1c      	ldr	r2, [pc, #112]	; (8004568 <prvAddNewTaskToReadyList+0xbc>)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80044fa:	4b1d      	ldr	r3, [pc, #116]	; (8004570 <prvAddNewTaskToReadyList+0xc4>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	3301      	adds	r3, #1
 8004500:	4a1b      	ldr	r2, [pc, #108]	; (8004570 <prvAddNewTaskToReadyList+0xc4>)
 8004502:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004508:	2201      	movs	r2, #1
 800450a:	409a      	lsls	r2, r3
 800450c:	4b19      	ldr	r3, [pc, #100]	; (8004574 <prvAddNewTaskToReadyList+0xc8>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4313      	orrs	r3, r2
 8004512:	4a18      	ldr	r2, [pc, #96]	; (8004574 <prvAddNewTaskToReadyList+0xc8>)
 8004514:	6013      	str	r3, [r2, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800451a:	4613      	mov	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	4a15      	ldr	r2, [pc, #84]	; (8004578 <prvAddNewTaskToReadyList+0xcc>)
 8004524:	441a      	add	r2, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3304      	adds	r3, #4
 800452a:	4619      	mov	r1, r3
 800452c:	4610      	mov	r0, r2
 800452e:	f7ff fe11 	bl	8004154 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004532:	f000 fd21 	bl	8004f78 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004536:	4b0d      	ldr	r3, [pc, #52]	; (800456c <prvAddNewTaskToReadyList+0xc0>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00e      	beq.n	800455c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800453e:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <prvAddNewTaskToReadyList+0xbc>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004548:	429a      	cmp	r2, r3
 800454a:	d207      	bcs.n	800455c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800454c:	4b0b      	ldr	r3, [pc, #44]	; (800457c <prvAddNewTaskToReadyList+0xd0>)
 800454e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004552:	601a      	str	r2, [r3, #0]
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800455c:	bf00      	nop
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	2000038c 	.word	0x2000038c
 8004568:	2000028c 	.word	0x2000028c
 800456c:	20000398 	.word	0x20000398
 8004570:	200003a8 	.word	0x200003a8
 8004574:	20000394 	.word	0x20000394
 8004578:	20000290 	.word	0x20000290
 800457c:	e000ed04 	.word	0xe000ed04

08004580 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004588:	2300      	movs	r3, #0
 800458a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d016      	beq.n	80045c0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004592:	4b13      	ldr	r3, [pc, #76]	; (80045e0 <vTaskDelay+0x60>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d009      	beq.n	80045ae <vTaskDelay+0x2e>
 800459a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800459e:	f383 8811 	msr	BASEPRI, r3
 80045a2:	f3bf 8f6f 	isb	sy
 80045a6:	f3bf 8f4f 	dsb	sy
 80045aa:	60bb      	str	r3, [r7, #8]
 80045ac:	e7fe      	b.n	80045ac <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80045ae:	f000 f879 	bl	80046a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80045b2:	2100      	movs	r1, #0
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 fb21 	bl	8004bfc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80045ba:	f000 f881 	bl	80046c0 <xTaskResumeAll>
 80045be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d107      	bne.n	80045d6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80045c6:	4b07      	ldr	r3, [pc, #28]	; (80045e4 <vTaskDelay+0x64>)
 80045c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	f3bf 8f4f 	dsb	sy
 80045d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80045d6:	bf00      	nop
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	200003b4 	.word	0x200003b4
 80045e4:	e000ed04 	.word	0xe000ed04

080045e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08a      	sub	sp, #40	; 0x28
 80045ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80045ee:	2300      	movs	r3, #0
 80045f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80045f2:	2300      	movs	r3, #0
 80045f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80045f6:	463a      	mov	r2, r7
 80045f8:	1d39      	adds	r1, r7, #4
 80045fa:	f107 0308 	add.w	r3, r7, #8
 80045fe:	4618      	mov	r0, r3
 8004600:	f7fb ff6e 	bl	80004e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004604:	6839      	ldr	r1, [r7, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	9202      	str	r2, [sp, #8]
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	2300      	movs	r3, #0
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	2300      	movs	r3, #0
 8004614:	460a      	mov	r2, r1
 8004616:	491d      	ldr	r1, [pc, #116]	; (800468c <vTaskStartScheduler+0xa4>)
 8004618:	481d      	ldr	r0, [pc, #116]	; (8004690 <vTaskStartScheduler+0xa8>)
 800461a:	f7ff fe22 	bl	8004262 <xTaskCreateStatic>
 800461e:	4602      	mov	r2, r0
 8004620:	4b1c      	ldr	r3, [pc, #112]	; (8004694 <vTaskStartScheduler+0xac>)
 8004622:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004624:	4b1b      	ldr	r3, [pc, #108]	; (8004694 <vTaskStartScheduler+0xac>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d002      	beq.n	8004632 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800462c:	2301      	movs	r3, #1
 800462e:	617b      	str	r3, [r7, #20]
 8004630:	e001      	b.n	8004636 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d115      	bne.n	8004668 <vTaskStartScheduler+0x80>
 800463c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004640:	f383 8811 	msr	BASEPRI, r3
 8004644:	f3bf 8f6f 	isb	sy
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800464e:	4b12      	ldr	r3, [pc, #72]	; (8004698 <vTaskStartScheduler+0xb0>)
 8004650:	f04f 32ff 	mov.w	r2, #4294967295
 8004654:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004656:	4b11      	ldr	r3, [pc, #68]	; (800469c <vTaskStartScheduler+0xb4>)
 8004658:	2201      	movs	r2, #1
 800465a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800465c:	4b10      	ldr	r3, [pc, #64]	; (80046a0 <vTaskStartScheduler+0xb8>)
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004662:	f000 fbbd 	bl	8004de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004666:	e00d      	b.n	8004684 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466e:	d109      	bne.n	8004684 <vTaskStartScheduler+0x9c>
 8004670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004674:	f383 8811 	msr	BASEPRI, r3
 8004678:	f3bf 8f6f 	isb	sy
 800467c:	f3bf 8f4f 	dsb	sy
 8004680:	60fb      	str	r3, [r7, #12]
 8004682:	e7fe      	b.n	8004682 <vTaskStartScheduler+0x9a>
}
 8004684:	bf00      	nop
 8004686:	3718      	adds	r7, #24
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	08005614 	.word	0x08005614
 8004690:	08004a1d 	.word	0x08004a1d
 8004694:	200003b0 	.word	0x200003b0
 8004698:	200003ac 	.word	0x200003ac
 800469c:	20000398 	.word	0x20000398
 80046a0:	20000390 	.word	0x20000390

080046a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80046a4:	b480      	push	{r7}
 80046a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80046a8:	4b04      	ldr	r3, [pc, #16]	; (80046bc <vTaskSuspendAll+0x18>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	3301      	adds	r3, #1
 80046ae:	4a03      	ldr	r2, [pc, #12]	; (80046bc <vTaskSuspendAll+0x18>)
 80046b0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80046b2:	bf00      	nop
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	200003b4 	.word	0x200003b4

080046c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80046ca:	2300      	movs	r3, #0
 80046cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80046ce:	4b41      	ldr	r3, [pc, #260]	; (80047d4 <xTaskResumeAll+0x114>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d109      	bne.n	80046ea <xTaskResumeAll+0x2a>
 80046d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046da:	f383 8811 	msr	BASEPRI, r3
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	f3bf 8f4f 	dsb	sy
 80046e6:	603b      	str	r3, [r7, #0]
 80046e8:	e7fe      	b.n	80046e8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80046ea:	f000 fc17 	bl	8004f1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80046ee:	4b39      	ldr	r3, [pc, #228]	; (80047d4 <xTaskResumeAll+0x114>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	4a37      	ldr	r2, [pc, #220]	; (80047d4 <xTaskResumeAll+0x114>)
 80046f6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046f8:	4b36      	ldr	r3, [pc, #216]	; (80047d4 <xTaskResumeAll+0x114>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d161      	bne.n	80047c4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004700:	4b35      	ldr	r3, [pc, #212]	; (80047d8 <xTaskResumeAll+0x118>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d05d      	beq.n	80047c4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004708:	e02e      	b.n	8004768 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800470a:	4b34      	ldr	r3, [pc, #208]	; (80047dc <xTaskResumeAll+0x11c>)
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	3318      	adds	r3, #24
 8004716:	4618      	mov	r0, r3
 8004718:	f7ff fd79 	bl	800420e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3304      	adds	r3, #4
 8004720:	4618      	mov	r0, r3
 8004722:	f7ff fd74 	bl	800420e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472a:	2201      	movs	r2, #1
 800472c:	409a      	lsls	r2, r3
 800472e:	4b2c      	ldr	r3, [pc, #176]	; (80047e0 <xTaskResumeAll+0x120>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4313      	orrs	r3, r2
 8004734:	4a2a      	ldr	r2, [pc, #168]	; (80047e0 <xTaskResumeAll+0x120>)
 8004736:	6013      	str	r3, [r2, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800473c:	4613      	mov	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4a27      	ldr	r2, [pc, #156]	; (80047e4 <xTaskResumeAll+0x124>)
 8004746:	441a      	add	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	3304      	adds	r3, #4
 800474c:	4619      	mov	r1, r3
 800474e:	4610      	mov	r0, r2
 8004750:	f7ff fd00 	bl	8004154 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004758:	4b23      	ldr	r3, [pc, #140]	; (80047e8 <xTaskResumeAll+0x128>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475e:	429a      	cmp	r2, r3
 8004760:	d302      	bcc.n	8004768 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004762:	4b22      	ldr	r3, [pc, #136]	; (80047ec <xTaskResumeAll+0x12c>)
 8004764:	2201      	movs	r2, #1
 8004766:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004768:	4b1c      	ldr	r3, [pc, #112]	; (80047dc <xTaskResumeAll+0x11c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1cc      	bne.n	800470a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004776:	f000 fa03 	bl	8004b80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800477a:	4b1d      	ldr	r3, [pc, #116]	; (80047f0 <xTaskResumeAll+0x130>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d010      	beq.n	80047a8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004786:	f000 f837 	bl	80047f8 <xTaskIncrementTick>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004790:	4b16      	ldr	r3, [pc, #88]	; (80047ec <xTaskResumeAll+0x12c>)
 8004792:	2201      	movs	r2, #1
 8004794:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	3b01      	subs	r3, #1
 800479a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f1      	bne.n	8004786 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80047a2:	4b13      	ldr	r3, [pc, #76]	; (80047f0 <xTaskResumeAll+0x130>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80047a8:	4b10      	ldr	r3, [pc, #64]	; (80047ec <xTaskResumeAll+0x12c>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d009      	beq.n	80047c4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80047b0:	2301      	movs	r3, #1
 80047b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80047b4:	4b0f      	ldr	r3, [pc, #60]	; (80047f4 <xTaskResumeAll+0x134>)
 80047b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80047c4:	f000 fbd8 	bl	8004f78 <vPortExitCritical>

	return xAlreadyYielded;
 80047c8:	68bb      	ldr	r3, [r7, #8]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	200003b4 	.word	0x200003b4
 80047d8:	2000038c 	.word	0x2000038c
 80047dc:	2000034c 	.word	0x2000034c
 80047e0:	20000394 	.word	0x20000394
 80047e4:	20000290 	.word	0x20000290
 80047e8:	2000028c 	.word	0x2000028c
 80047ec:	200003a0 	.word	0x200003a0
 80047f0:	2000039c 	.word	0x2000039c
 80047f4:	e000ed04 	.word	0xe000ed04

080047f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80047fe:	2300      	movs	r3, #0
 8004800:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004802:	4b4e      	ldr	r3, [pc, #312]	; (800493c <xTaskIncrementTick+0x144>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	f040 8087 	bne.w	800491a <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800480c:	4b4c      	ldr	r3, [pc, #304]	; (8004940 <xTaskIncrementTick+0x148>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	3301      	adds	r3, #1
 8004812:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004814:	4a4a      	ldr	r2, [pc, #296]	; (8004940 <xTaskIncrementTick+0x148>)
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d11f      	bne.n	8004860 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004820:	4b48      	ldr	r3, [pc, #288]	; (8004944 <xTaskIncrementTick+0x14c>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d009      	beq.n	800483e <xTaskIncrementTick+0x46>
 800482a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800482e:	f383 8811 	msr	BASEPRI, r3
 8004832:	f3bf 8f6f 	isb	sy
 8004836:	f3bf 8f4f 	dsb	sy
 800483a:	603b      	str	r3, [r7, #0]
 800483c:	e7fe      	b.n	800483c <xTaskIncrementTick+0x44>
 800483e:	4b41      	ldr	r3, [pc, #260]	; (8004944 <xTaskIncrementTick+0x14c>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	4b40      	ldr	r3, [pc, #256]	; (8004948 <xTaskIncrementTick+0x150>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a3e      	ldr	r2, [pc, #248]	; (8004944 <xTaskIncrementTick+0x14c>)
 800484a:	6013      	str	r3, [r2, #0]
 800484c:	4a3e      	ldr	r2, [pc, #248]	; (8004948 <xTaskIncrementTick+0x150>)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6013      	str	r3, [r2, #0]
 8004852:	4b3e      	ldr	r3, [pc, #248]	; (800494c <xTaskIncrementTick+0x154>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	3301      	adds	r3, #1
 8004858:	4a3c      	ldr	r2, [pc, #240]	; (800494c <xTaskIncrementTick+0x154>)
 800485a:	6013      	str	r3, [r2, #0]
 800485c:	f000 f990 	bl	8004b80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004860:	4b3b      	ldr	r3, [pc, #236]	; (8004950 <xTaskIncrementTick+0x158>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	429a      	cmp	r2, r3
 8004868:	d348      	bcc.n	80048fc <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800486a:	4b36      	ldr	r3, [pc, #216]	; (8004944 <xTaskIncrementTick+0x14c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d104      	bne.n	800487e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004874:	4b36      	ldr	r3, [pc, #216]	; (8004950 <xTaskIncrementTick+0x158>)
 8004876:	f04f 32ff 	mov.w	r2, #4294967295
 800487a:	601a      	str	r2, [r3, #0]
					break;
 800487c:	e03e      	b.n	80048fc <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800487e:	4b31      	ldr	r3, [pc, #196]	; (8004944 <xTaskIncrementTick+0x14c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	429a      	cmp	r2, r3
 8004894:	d203      	bcs.n	800489e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004896:	4a2e      	ldr	r2, [pc, #184]	; (8004950 <xTaskIncrementTick+0x158>)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800489c:	e02e      	b.n	80048fc <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	3304      	adds	r3, #4
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7ff fcb3 	bl	800420e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d004      	beq.n	80048ba <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	3318      	adds	r3, #24
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7ff fcaa 	bl	800420e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048be:	2201      	movs	r2, #1
 80048c0:	409a      	lsls	r2, r3
 80048c2:	4b24      	ldr	r3, [pc, #144]	; (8004954 <xTaskIncrementTick+0x15c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	4a22      	ldr	r2, [pc, #136]	; (8004954 <xTaskIncrementTick+0x15c>)
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4a1f      	ldr	r2, [pc, #124]	; (8004958 <xTaskIncrementTick+0x160>)
 80048da:	441a      	add	r2, r3
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	3304      	adds	r3, #4
 80048e0:	4619      	mov	r1, r3
 80048e2:	4610      	mov	r0, r2
 80048e4:	f7ff fc36 	bl	8004154 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ec:	4b1b      	ldr	r3, [pc, #108]	; (800495c <xTaskIncrementTick+0x164>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d3b9      	bcc.n	800486a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80048f6:	2301      	movs	r3, #1
 80048f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048fa:	e7b6      	b.n	800486a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80048fc:	4b17      	ldr	r3, [pc, #92]	; (800495c <xTaskIncrementTick+0x164>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004902:	4915      	ldr	r1, [pc, #84]	; (8004958 <xTaskIncrementTick+0x160>)
 8004904:	4613      	mov	r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	440b      	add	r3, r1
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d907      	bls.n	8004924 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8004914:	2301      	movs	r3, #1
 8004916:	617b      	str	r3, [r7, #20]
 8004918:	e004      	b.n	8004924 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800491a:	4b11      	ldr	r3, [pc, #68]	; (8004960 <xTaskIncrementTick+0x168>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	3301      	adds	r3, #1
 8004920:	4a0f      	ldr	r2, [pc, #60]	; (8004960 <xTaskIncrementTick+0x168>)
 8004922:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004924:	4b0f      	ldr	r3, [pc, #60]	; (8004964 <xTaskIncrementTick+0x16c>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800492c:	2301      	movs	r3, #1
 800492e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004930:	697b      	ldr	r3, [r7, #20]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3718      	adds	r7, #24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	200003b4 	.word	0x200003b4
 8004940:	20000390 	.word	0x20000390
 8004944:	20000344 	.word	0x20000344
 8004948:	20000348 	.word	0x20000348
 800494c:	200003a4 	.word	0x200003a4
 8004950:	200003ac 	.word	0x200003ac
 8004954:	20000394 	.word	0x20000394
 8004958:	20000290 	.word	0x20000290
 800495c:	2000028c 	.word	0x2000028c
 8004960:	2000039c 	.word	0x2000039c
 8004964:	200003a0 	.word	0x200003a0

08004968 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800496e:	4b26      	ldr	r3, [pc, #152]	; (8004a08 <vTaskSwitchContext+0xa0>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004976:	4b25      	ldr	r3, [pc, #148]	; (8004a0c <vTaskSwitchContext+0xa4>)
 8004978:	2201      	movs	r2, #1
 800497a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800497c:	e03e      	b.n	80049fc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800497e:	4b23      	ldr	r3, [pc, #140]	; (8004a0c <vTaskSwitchContext+0xa4>)
 8004980:	2200      	movs	r2, #0
 8004982:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004984:	4b22      	ldr	r3, [pc, #136]	; (8004a10 <vTaskSwitchContext+0xa8>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	fab3 f383 	clz	r3, r3
 8004990:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004992:	7afb      	ldrb	r3, [r7, #11]
 8004994:	f1c3 031f 	rsb	r3, r3, #31
 8004998:	617b      	str	r3, [r7, #20]
 800499a:	491e      	ldr	r1, [pc, #120]	; (8004a14 <vTaskSwitchContext+0xac>)
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	4613      	mov	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	440b      	add	r3, r1
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d109      	bne.n	80049c2 <vTaskSwitchContext+0x5a>
	__asm volatile
 80049ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b2:	f383 8811 	msr	BASEPRI, r3
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	607b      	str	r3, [r7, #4]
 80049c0:	e7fe      	b.n	80049c0 <vTaskSwitchContext+0x58>
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	4613      	mov	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	4a11      	ldr	r2, [pc, #68]	; (8004a14 <vTaskSwitchContext+0xac>)
 80049ce:	4413      	add	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	685a      	ldr	r2, [r3, #4]
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	605a      	str	r2, [r3, #4]
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	3308      	adds	r3, #8
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d104      	bne.n	80049f2 <vTaskSwitchContext+0x8a>
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	605a      	str	r2, [r3, #4]
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	4a07      	ldr	r2, [pc, #28]	; (8004a18 <vTaskSwitchContext+0xb0>)
 80049fa:	6013      	str	r3, [r2, #0]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	200003b4 	.word	0x200003b4
 8004a0c:	200003a0 	.word	0x200003a0
 8004a10:	20000394 	.word	0x20000394
 8004a14:	20000290 	.word	0x20000290
 8004a18:	2000028c 	.word	0x2000028c

08004a1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004a24:	f000 f852 	bl	8004acc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004a28:	4b06      	ldr	r3, [pc, #24]	; (8004a44 <prvIdleTask+0x28>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d9f9      	bls.n	8004a24 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004a30:	4b05      	ldr	r3, [pc, #20]	; (8004a48 <prvIdleTask+0x2c>)
 8004a32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a36:	601a      	str	r2, [r3, #0]
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004a40:	e7f0      	b.n	8004a24 <prvIdleTask+0x8>
 8004a42:	bf00      	nop
 8004a44:	20000290 	.word	0x20000290
 8004a48:	e000ed04 	.word	0xe000ed04

08004a4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a52:	2300      	movs	r3, #0
 8004a54:	607b      	str	r3, [r7, #4]
 8004a56:	e00c      	b.n	8004a72 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	4a12      	ldr	r2, [pc, #72]	; (8004aac <prvInitialiseTaskLists+0x60>)
 8004a64:	4413      	add	r3, r2
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7ff fb47 	bl	80040fa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	607b      	str	r3, [r7, #4]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b06      	cmp	r3, #6
 8004a76:	d9ef      	bls.n	8004a58 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004a78:	480d      	ldr	r0, [pc, #52]	; (8004ab0 <prvInitialiseTaskLists+0x64>)
 8004a7a:	f7ff fb3e 	bl	80040fa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004a7e:	480d      	ldr	r0, [pc, #52]	; (8004ab4 <prvInitialiseTaskLists+0x68>)
 8004a80:	f7ff fb3b 	bl	80040fa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004a84:	480c      	ldr	r0, [pc, #48]	; (8004ab8 <prvInitialiseTaskLists+0x6c>)
 8004a86:	f7ff fb38 	bl	80040fa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004a8a:	480c      	ldr	r0, [pc, #48]	; (8004abc <prvInitialiseTaskLists+0x70>)
 8004a8c:	f7ff fb35 	bl	80040fa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004a90:	480b      	ldr	r0, [pc, #44]	; (8004ac0 <prvInitialiseTaskLists+0x74>)
 8004a92:	f7ff fb32 	bl	80040fa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004a96:	4b0b      	ldr	r3, [pc, #44]	; (8004ac4 <prvInitialiseTaskLists+0x78>)
 8004a98:	4a05      	ldr	r2, [pc, #20]	; (8004ab0 <prvInitialiseTaskLists+0x64>)
 8004a9a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004a9c:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <prvInitialiseTaskLists+0x7c>)
 8004a9e:	4a05      	ldr	r2, [pc, #20]	; (8004ab4 <prvInitialiseTaskLists+0x68>)
 8004aa0:	601a      	str	r2, [r3, #0]
}
 8004aa2:	bf00      	nop
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	20000290 	.word	0x20000290
 8004ab0:	2000031c 	.word	0x2000031c
 8004ab4:	20000330 	.word	0x20000330
 8004ab8:	2000034c 	.word	0x2000034c
 8004abc:	20000360 	.word	0x20000360
 8004ac0:	20000378 	.word	0x20000378
 8004ac4:	20000344 	.word	0x20000344
 8004ac8:	20000348 	.word	0x20000348

08004acc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ad2:	e019      	b.n	8004b08 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004ad4:	f000 fa22 	bl	8004f1c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ad8:	4b0f      	ldr	r3, [pc, #60]	; (8004b18 <prvCheckTasksWaitingTermination+0x4c>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7ff fb92 	bl	800420e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004aea:	4b0c      	ldr	r3, [pc, #48]	; (8004b1c <prvCheckTasksWaitingTermination+0x50>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	4a0a      	ldr	r2, [pc, #40]	; (8004b1c <prvCheckTasksWaitingTermination+0x50>)
 8004af2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004af4:	4b0a      	ldr	r3, [pc, #40]	; (8004b20 <prvCheckTasksWaitingTermination+0x54>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	3b01      	subs	r3, #1
 8004afa:	4a09      	ldr	r2, [pc, #36]	; (8004b20 <prvCheckTasksWaitingTermination+0x54>)
 8004afc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004afe:	f000 fa3b 	bl	8004f78 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 f80e 	bl	8004b24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b08:	4b05      	ldr	r3, [pc, #20]	; (8004b20 <prvCheckTasksWaitingTermination+0x54>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e1      	bne.n	8004ad4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004b10:	bf00      	nop
 8004b12:	3708      	adds	r7, #8
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	20000360 	.word	0x20000360
 8004b1c:	2000038c 	.word	0x2000038c
 8004b20:	20000374 	.word	0x20000374

08004b24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d108      	bne.n	8004b48 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fb8c 	bl	8005258 <vPortFree>
				vPortFree( pxTCB );
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f000 fb89 	bl	8005258 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004b46:	e017      	b.n	8004b78 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d103      	bne.n	8004b5a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 fb80 	bl	8005258 <vPortFree>
	}
 8004b58:	e00e      	b.n	8004b78 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d009      	beq.n	8004b78 <prvDeleteTCB+0x54>
 8004b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	e7fe      	b.n	8004b76 <prvDeleteTCB+0x52>
	}
 8004b78:	bf00      	nop
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b86:	4b0c      	ldr	r3, [pc, #48]	; (8004bb8 <prvResetNextTaskUnblockTime+0x38>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d104      	bne.n	8004b9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004b90:	4b0a      	ldr	r3, [pc, #40]	; (8004bbc <prvResetNextTaskUnblockTime+0x3c>)
 8004b92:	f04f 32ff 	mov.w	r2, #4294967295
 8004b96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004b98:	e008      	b.n	8004bac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b9a:	4b07      	ldr	r3, [pc, #28]	; (8004bb8 <prvResetNextTaskUnblockTime+0x38>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	4a04      	ldr	r2, [pc, #16]	; (8004bbc <prvResetNextTaskUnblockTime+0x3c>)
 8004baa:	6013      	str	r3, [r2, #0]
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr
 8004bb8:	20000344 	.word	0x20000344
 8004bbc:	200003ac 	.word	0x200003ac

08004bc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004bc6:	4b0b      	ldr	r3, [pc, #44]	; (8004bf4 <xTaskGetSchedulerState+0x34>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d102      	bne.n	8004bd4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	607b      	str	r3, [r7, #4]
 8004bd2:	e008      	b.n	8004be6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bd4:	4b08      	ldr	r3, [pc, #32]	; (8004bf8 <xTaskGetSchedulerState+0x38>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d102      	bne.n	8004be2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004bdc:	2302      	movs	r3, #2
 8004bde:	607b      	str	r3, [r7, #4]
 8004be0:	e001      	b.n	8004be6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004be2:	2300      	movs	r3, #0
 8004be4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004be6:	687b      	ldr	r3, [r7, #4]
	}
 8004be8:	4618      	mov	r0, r3
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr
 8004bf4:	20000398 	.word	0x20000398
 8004bf8:	200003b4 	.word	0x200003b4

08004bfc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004c06:	4b29      	ldr	r3, [pc, #164]	; (8004cac <prvAddCurrentTaskToDelayedList+0xb0>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c0c:	4b28      	ldr	r3, [pc, #160]	; (8004cb0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3304      	adds	r3, #4
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff fafb 	bl	800420e <uxListRemove>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10b      	bne.n	8004c36 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004c1e:	4b24      	ldr	r3, [pc, #144]	; (8004cb0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c24:	2201      	movs	r2, #1
 8004c26:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2a:	43da      	mvns	r2, r3
 8004c2c:	4b21      	ldr	r3, [pc, #132]	; (8004cb4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4013      	ands	r3, r2
 8004c32:	4a20      	ldr	r2, [pc, #128]	; (8004cb4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c34:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3c:	d10a      	bne.n	8004c54 <prvAddCurrentTaskToDelayedList+0x58>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d007      	beq.n	8004c54 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c44:	4b1a      	ldr	r3, [pc, #104]	; (8004cb0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	3304      	adds	r3, #4
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	481a      	ldr	r0, [pc, #104]	; (8004cb8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004c4e:	f7ff fa81 	bl	8004154 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004c52:	e026      	b.n	8004ca2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4413      	add	r3, r2
 8004c5a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004c5c:	4b14      	ldr	r3, [pc, #80]	; (8004cb0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004c64:	68ba      	ldr	r2, [r7, #8]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d209      	bcs.n	8004c80 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c6c:	4b13      	ldr	r3, [pc, #76]	; (8004cbc <prvAddCurrentTaskToDelayedList+0xc0>)
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	4b0f      	ldr	r3, [pc, #60]	; (8004cb0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3304      	adds	r3, #4
 8004c76:	4619      	mov	r1, r3
 8004c78:	4610      	mov	r0, r2
 8004c7a:	f7ff fa8f 	bl	800419c <vListInsert>
}
 8004c7e:	e010      	b.n	8004ca2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c80:	4b0f      	ldr	r3, [pc, #60]	; (8004cc0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	4b0a      	ldr	r3, [pc, #40]	; (8004cb0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4610      	mov	r0, r2
 8004c8e:	f7ff fa85 	bl	800419c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004c92:	4b0c      	ldr	r3, [pc, #48]	; (8004cc4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d202      	bcs.n	8004ca2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004c9c:	4a09      	ldr	r2, [pc, #36]	; (8004cc4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	6013      	str	r3, [r2, #0]
}
 8004ca2:	bf00      	nop
 8004ca4:	3710      	adds	r7, #16
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	20000390 	.word	0x20000390
 8004cb0:	2000028c 	.word	0x2000028c
 8004cb4:	20000394 	.word	0x20000394
 8004cb8:	20000378 	.word	0x20000378
 8004cbc:	20000348 	.word	0x20000348
 8004cc0:	20000344 	.word	0x20000344
 8004cc4:	200003ac 	.word	0x200003ac

08004cc8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3b04      	subs	r3, #4
 8004cd8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ce0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	3b04      	subs	r3, #4
 8004ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	f023 0201 	bic.w	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3b04      	subs	r3, #4
 8004cf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cf8:	4a0c      	ldr	r2, [pc, #48]	; (8004d2c <pxPortInitialiseStack+0x64>)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3b14      	subs	r3, #20
 8004d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	3b04      	subs	r3, #4
 8004d0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f06f 0202 	mvn.w	r2, #2
 8004d16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	3b20      	subs	r3, #32
 8004d1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3714      	adds	r7, #20
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	08004d31 	.word	0x08004d31

08004d30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d3a:	4b11      	ldr	r3, [pc, #68]	; (8004d80 <prvTaskExitError+0x50>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d42:	d009      	beq.n	8004d58 <prvTaskExitError+0x28>
 8004d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d48:	f383 8811 	msr	BASEPRI, r3
 8004d4c:	f3bf 8f6f 	isb	sy
 8004d50:	f3bf 8f4f 	dsb	sy
 8004d54:	60fb      	str	r3, [r7, #12]
 8004d56:	e7fe      	b.n	8004d56 <prvTaskExitError+0x26>
 8004d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d6a:	bf00      	nop
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0fc      	beq.n	8004d6c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d72:	bf00      	nop
 8004d74:	3714      	adds	r7, #20
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	20000014 	.word	0x20000014
	...

08004d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d90:	4b07      	ldr	r3, [pc, #28]	; (8004db0 <pxCurrentTCBConst2>)
 8004d92:	6819      	ldr	r1, [r3, #0]
 8004d94:	6808      	ldr	r0, [r1, #0]
 8004d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d9a:	f380 8809 	msr	PSP, r0
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f04f 0000 	mov.w	r0, #0
 8004da6:	f380 8811 	msr	BASEPRI, r0
 8004daa:	4770      	bx	lr
 8004dac:	f3af 8000 	nop.w

08004db0 <pxCurrentTCBConst2>:
 8004db0:	2000028c 	.word	0x2000028c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop

08004db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004db8:	4808      	ldr	r0, [pc, #32]	; (8004ddc <prvPortStartFirstTask+0x24>)
 8004dba:	6800      	ldr	r0, [r0, #0]
 8004dbc:	6800      	ldr	r0, [r0, #0]
 8004dbe:	f380 8808 	msr	MSP, r0
 8004dc2:	f04f 0000 	mov.w	r0, #0
 8004dc6:	f380 8814 	msr	CONTROL, r0
 8004dca:	b662      	cpsie	i
 8004dcc:	b661      	cpsie	f
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	f3bf 8f6f 	isb	sy
 8004dd6:	df00      	svc	0
 8004dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004dda:	bf00      	nop
 8004ddc:	e000ed08 	.word	0xe000ed08

08004de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004de6:	4b44      	ldr	r3, [pc, #272]	; (8004ef8 <xPortStartScheduler+0x118>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a44      	ldr	r2, [pc, #272]	; (8004efc <xPortStartScheduler+0x11c>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d109      	bne.n	8004e04 <xPortStartScheduler+0x24>
 8004df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df4:	f383 8811 	msr	BASEPRI, r3
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	f3bf 8f4f 	dsb	sy
 8004e00:	613b      	str	r3, [r7, #16]
 8004e02:	e7fe      	b.n	8004e02 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e04:	4b3c      	ldr	r3, [pc, #240]	; (8004ef8 <xPortStartScheduler+0x118>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a3d      	ldr	r2, [pc, #244]	; (8004f00 <xPortStartScheduler+0x120>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d109      	bne.n	8004e22 <xPortStartScheduler+0x42>
 8004e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e12:	f383 8811 	msr	BASEPRI, r3
 8004e16:	f3bf 8f6f 	isb	sy
 8004e1a:	f3bf 8f4f 	dsb	sy
 8004e1e:	60fb      	str	r3, [r7, #12]
 8004e20:	e7fe      	b.n	8004e20 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e22:	4b38      	ldr	r3, [pc, #224]	; (8004f04 <xPortStartScheduler+0x124>)
 8004e24:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	22ff      	movs	r2, #255	; 0xff
 8004e32:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e3c:	78fb      	ldrb	r3, [r7, #3]
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	4b30      	ldr	r3, [pc, #192]	; (8004f08 <xPortStartScheduler+0x128>)
 8004e48:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e4a:	4b30      	ldr	r3, [pc, #192]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004e4c:	2207      	movs	r2, #7
 8004e4e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e50:	e009      	b.n	8004e66 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004e52:	4b2e      	ldr	r3, [pc, #184]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	4a2c      	ldr	r2, [pc, #176]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004e5a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e66:	78fb      	ldrb	r3, [r7, #3]
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6e:	2b80      	cmp	r3, #128	; 0x80
 8004e70:	d0ef      	beq.n	8004e52 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e72:	4b26      	ldr	r3, [pc, #152]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f1c3 0307 	rsb	r3, r3, #7
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	d009      	beq.n	8004e92 <xPortStartScheduler+0xb2>
 8004e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e82:	f383 8811 	msr	BASEPRI, r3
 8004e86:	f3bf 8f6f 	isb	sy
 8004e8a:	f3bf 8f4f 	dsb	sy
 8004e8e:	60bb      	str	r3, [r7, #8]
 8004e90:	e7fe      	b.n	8004e90 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e92:	4b1e      	ldr	r3, [pc, #120]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	021b      	lsls	r3, r3, #8
 8004e98:	4a1c      	ldr	r2, [pc, #112]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004e9a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e9c:	4b1b      	ldr	r3, [pc, #108]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ea4:	4a19      	ldr	r2, [pc, #100]	; (8004f0c <xPortStartScheduler+0x12c>)
 8004ea6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004eb0:	4b17      	ldr	r3, [pc, #92]	; (8004f10 <xPortStartScheduler+0x130>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a16      	ldr	r2, [pc, #88]	; (8004f10 <xPortStartScheduler+0x130>)
 8004eb6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004eba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ebc:	4b14      	ldr	r3, [pc, #80]	; (8004f10 <xPortStartScheduler+0x130>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a13      	ldr	r2, [pc, #76]	; (8004f10 <xPortStartScheduler+0x130>)
 8004ec2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004ec6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ec8:	f000 f8d6 	bl	8005078 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ecc:	4b11      	ldr	r3, [pc, #68]	; (8004f14 <xPortStartScheduler+0x134>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ed2:	f000 f8f5 	bl	80050c0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ed6:	4b10      	ldr	r3, [pc, #64]	; (8004f18 <xPortStartScheduler+0x138>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a0f      	ldr	r2, [pc, #60]	; (8004f18 <xPortStartScheduler+0x138>)
 8004edc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ee0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ee2:	f7ff ff69 	bl	8004db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ee6:	f7ff fd3f 	bl	8004968 <vTaskSwitchContext>
	prvTaskExitError();
 8004eea:	f7ff ff21 	bl	8004d30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	e000ed00 	.word	0xe000ed00
 8004efc:	410fc271 	.word	0x410fc271
 8004f00:	410fc270 	.word	0x410fc270
 8004f04:	e000e400 	.word	0xe000e400
 8004f08:	200003b8 	.word	0x200003b8
 8004f0c:	200003bc 	.word	0x200003bc
 8004f10:	e000ed20 	.word	0xe000ed20
 8004f14:	20000014 	.word	0x20000014
 8004f18:	e000ef34 	.word	0xe000ef34

08004f1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f34:	4b0e      	ldr	r3, [pc, #56]	; (8004f70 <vPortEnterCritical+0x54>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	4a0d      	ldr	r2, [pc, #52]	; (8004f70 <vPortEnterCritical+0x54>)
 8004f3c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f3e:	4b0c      	ldr	r3, [pc, #48]	; (8004f70 <vPortEnterCritical+0x54>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d10e      	bne.n	8004f64 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f46:	4b0b      	ldr	r3, [pc, #44]	; (8004f74 <vPortEnterCritical+0x58>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d009      	beq.n	8004f64 <vPortEnterCritical+0x48>
 8004f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f54:	f383 8811 	msr	BASEPRI, r3
 8004f58:	f3bf 8f6f 	isb	sy
 8004f5c:	f3bf 8f4f 	dsb	sy
 8004f60:	603b      	str	r3, [r7, #0]
 8004f62:	e7fe      	b.n	8004f62 <vPortEnterCritical+0x46>
	}
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr
 8004f70:	20000014 	.word	0x20000014
 8004f74:	e000ed04 	.word	0xe000ed04

08004f78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f7e:	4b11      	ldr	r3, [pc, #68]	; (8004fc4 <vPortExitCritical+0x4c>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d109      	bne.n	8004f9a <vPortExitCritical+0x22>
 8004f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f8a:	f383 8811 	msr	BASEPRI, r3
 8004f8e:	f3bf 8f6f 	isb	sy
 8004f92:	f3bf 8f4f 	dsb	sy
 8004f96:	607b      	str	r3, [r7, #4]
 8004f98:	e7fe      	b.n	8004f98 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004f9a:	4b0a      	ldr	r3, [pc, #40]	; (8004fc4 <vPortExitCritical+0x4c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	4a08      	ldr	r2, [pc, #32]	; (8004fc4 <vPortExitCritical+0x4c>)
 8004fa2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004fa4:	4b07      	ldr	r3, [pc, #28]	; (8004fc4 <vPortExitCritical+0x4c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d104      	bne.n	8004fb6 <vPortExitCritical+0x3e>
 8004fac:	2300      	movs	r3, #0
 8004fae:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004fb6:	bf00      	nop
 8004fb8:	370c      	adds	r7, #12
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	20000014 	.word	0x20000014
	...

08004fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fd0:	f3ef 8009 	mrs	r0, PSP
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	4b15      	ldr	r3, [pc, #84]	; (8005030 <pxCurrentTCBConst>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	f01e 0f10 	tst.w	lr, #16
 8004fe0:	bf08      	it	eq
 8004fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fea:	6010      	str	r0, [r2, #0]
 8004fec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ff0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004ff4:	f380 8811 	msr	BASEPRI, r0
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f7ff fcb2 	bl	8004968 <vTaskSwitchContext>
 8005004:	f04f 0000 	mov.w	r0, #0
 8005008:	f380 8811 	msr	BASEPRI, r0
 800500c:	bc09      	pop	{r0, r3}
 800500e:	6819      	ldr	r1, [r3, #0]
 8005010:	6808      	ldr	r0, [r1, #0]
 8005012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005016:	f01e 0f10 	tst.w	lr, #16
 800501a:	bf08      	it	eq
 800501c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005020:	f380 8809 	msr	PSP, r0
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	f3af 8000 	nop.w

08005030 <pxCurrentTCBConst>:
 8005030:	2000028c 	.word	0x2000028c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop

08005038 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
	__asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005050:	f7ff fbd2 	bl	80047f8 <xTaskIncrementTick>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800505a:	4b06      	ldr	r3, [pc, #24]	; (8005074 <xPortSysTickHandler+0x3c>)
 800505c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005060:	601a      	str	r2, [r3, #0]
 8005062:	2300      	movs	r3, #0
 8005064:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800506c:	bf00      	nop
 800506e:	3708      	adds	r7, #8
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}
 8005074:	e000ed04 	.word	0xe000ed04

08005078 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800507c:	4b0b      	ldr	r3, [pc, #44]	; (80050ac <vPortSetupTimerInterrupt+0x34>)
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005082:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <vPortSetupTimerInterrupt+0x38>)
 8005084:	2200      	movs	r2, #0
 8005086:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005088:	4b0a      	ldr	r3, [pc, #40]	; (80050b4 <vPortSetupTimerInterrupt+0x3c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a0a      	ldr	r2, [pc, #40]	; (80050b8 <vPortSetupTimerInterrupt+0x40>)
 800508e:	fba2 2303 	umull	r2, r3, r2, r3
 8005092:	099b      	lsrs	r3, r3, #6
 8005094:	4a09      	ldr	r2, [pc, #36]	; (80050bc <vPortSetupTimerInterrupt+0x44>)
 8005096:	3b01      	subs	r3, #1
 8005098:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800509a:	4b04      	ldr	r3, [pc, #16]	; (80050ac <vPortSetupTimerInterrupt+0x34>)
 800509c:	2207      	movs	r2, #7
 800509e:	601a      	str	r2, [r3, #0]
}
 80050a0:	bf00      	nop
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	e000e010 	.word	0xe000e010
 80050b0:	e000e018 	.word	0xe000e018
 80050b4:	20000008 	.word	0x20000008
 80050b8:	10624dd3 	.word	0x10624dd3
 80050bc:	e000e014 	.word	0xe000e014

080050c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80050d0 <vPortEnableVFP+0x10>
 80050c4:	6801      	ldr	r1, [r0, #0]
 80050c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80050ca:	6001      	str	r1, [r0, #0]
 80050cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050ce:	bf00      	nop
 80050d0:	e000ed88 	.word	0xe000ed88

080050d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b08a      	sub	sp, #40	; 0x28
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80050dc:	2300      	movs	r3, #0
 80050de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80050e0:	f7ff fae0 	bl	80046a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80050e4:	4b57      	ldr	r3, [pc, #348]	; (8005244 <pvPortMalloc+0x170>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d101      	bne.n	80050f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80050ec:	f000 f90c 	bl	8005308 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80050f0:	4b55      	ldr	r3, [pc, #340]	; (8005248 <pvPortMalloc+0x174>)
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4013      	ands	r3, r2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f040 808c 	bne.w	8005216 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d01c      	beq.n	800513e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005104:	2208      	movs	r2, #8
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4413      	add	r3, r2
 800510a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	2b00      	cmp	r3, #0
 8005114:	d013      	beq.n	800513e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f023 0307 	bic.w	r3, r3, #7
 800511c:	3308      	adds	r3, #8
 800511e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	2b00      	cmp	r3, #0
 8005128:	d009      	beq.n	800513e <pvPortMalloc+0x6a>
	__asm volatile
 800512a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	617b      	str	r3, [r7, #20]
 800513c:	e7fe      	b.n	800513c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d068      	beq.n	8005216 <pvPortMalloc+0x142>
 8005144:	4b41      	ldr	r3, [pc, #260]	; (800524c <pvPortMalloc+0x178>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	429a      	cmp	r2, r3
 800514c:	d863      	bhi.n	8005216 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800514e:	4b40      	ldr	r3, [pc, #256]	; (8005250 <pvPortMalloc+0x17c>)
 8005150:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005152:	4b3f      	ldr	r3, [pc, #252]	; (8005250 <pvPortMalloc+0x17c>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005158:	e004      	b.n	8005164 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800515a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800515e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	429a      	cmp	r2, r3
 800516c:	d903      	bls.n	8005176 <pvPortMalloc+0xa2>
 800516e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1f1      	bne.n	800515a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005176:	4b33      	ldr	r3, [pc, #204]	; (8005244 <pvPortMalloc+0x170>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800517c:	429a      	cmp	r2, r3
 800517e:	d04a      	beq.n	8005216 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005180:	6a3b      	ldr	r3, [r7, #32]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2208      	movs	r2, #8
 8005186:	4413      	add	r3, r2
 8005188:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	1ad2      	subs	r2, r2, r3
 800519a:	2308      	movs	r3, #8
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	429a      	cmp	r2, r3
 80051a0:	d91e      	bls.n	80051e0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80051a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4413      	add	r3, r2
 80051a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	f003 0307 	and.w	r3, r3, #7
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d009      	beq.n	80051c8 <pvPortMalloc+0xf4>
 80051b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b8:	f383 8811 	msr	BASEPRI, r3
 80051bc:	f3bf 8f6f 	isb	sy
 80051c0:	f3bf 8f4f 	dsb	sy
 80051c4:	613b      	str	r3, [r7, #16]
 80051c6:	e7fe      	b.n	80051c6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80051c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	1ad2      	subs	r2, r2, r3
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80051d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80051da:	69b8      	ldr	r0, [r7, #24]
 80051dc:	f000 f8f6 	bl	80053cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80051e0:	4b1a      	ldr	r3, [pc, #104]	; (800524c <pvPortMalloc+0x178>)
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	4a18      	ldr	r2, [pc, #96]	; (800524c <pvPortMalloc+0x178>)
 80051ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80051ee:	4b17      	ldr	r3, [pc, #92]	; (800524c <pvPortMalloc+0x178>)
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	4b18      	ldr	r3, [pc, #96]	; (8005254 <pvPortMalloc+0x180>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d203      	bcs.n	8005202 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80051fa:	4b14      	ldr	r3, [pc, #80]	; (800524c <pvPortMalloc+0x178>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a15      	ldr	r2, [pc, #84]	; (8005254 <pvPortMalloc+0x180>)
 8005200:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	4b10      	ldr	r3, [pc, #64]	; (8005248 <pvPortMalloc+0x174>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	431a      	orrs	r2, r3
 800520c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	2200      	movs	r2, #0
 8005214:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005216:	f7ff fa53 	bl	80046c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	f003 0307 	and.w	r3, r3, #7
 8005220:	2b00      	cmp	r3, #0
 8005222:	d009      	beq.n	8005238 <pvPortMalloc+0x164>
 8005224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005228:	f383 8811 	msr	BASEPRI, r3
 800522c:	f3bf 8f6f 	isb	sy
 8005230:	f3bf 8f4f 	dsb	sy
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	e7fe      	b.n	8005236 <pvPortMalloc+0x162>
	return pvReturn;
 8005238:	69fb      	ldr	r3, [r7, #28]
}
 800523a:	4618      	mov	r0, r3
 800523c:	3728      	adds	r7, #40	; 0x28
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	20000f80 	.word	0x20000f80
 8005248:	20000f8c 	.word	0x20000f8c
 800524c:	20000f84 	.word	0x20000f84
 8005250:	20000f78 	.word	0x20000f78
 8005254:	20000f88 	.word	0x20000f88

08005258 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d046      	beq.n	80052f8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800526a:	2308      	movs	r3, #8
 800526c:	425b      	negs	r3, r3
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4413      	add	r3, r2
 8005272:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	4b20      	ldr	r3, [pc, #128]	; (8005300 <vPortFree+0xa8>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4013      	ands	r3, r2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d109      	bne.n	800529a <vPortFree+0x42>
 8005286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800528a:	f383 8811 	msr	BASEPRI, r3
 800528e:	f3bf 8f6f 	isb	sy
 8005292:	f3bf 8f4f 	dsb	sy
 8005296:	60fb      	str	r3, [r7, #12]
 8005298:	e7fe      	b.n	8005298 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d009      	beq.n	80052b6 <vPortFree+0x5e>
 80052a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a6:	f383 8811 	msr	BASEPRI, r3
 80052aa:	f3bf 8f6f 	isb	sy
 80052ae:	f3bf 8f4f 	dsb	sy
 80052b2:	60bb      	str	r3, [r7, #8]
 80052b4:	e7fe      	b.n	80052b4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	685a      	ldr	r2, [r3, #4]
 80052ba:	4b11      	ldr	r3, [pc, #68]	; (8005300 <vPortFree+0xa8>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4013      	ands	r3, r2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d019      	beq.n	80052f8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d115      	bne.n	80052f8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	4b0b      	ldr	r3, [pc, #44]	; (8005300 <vPortFree+0xa8>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	43db      	mvns	r3, r3
 80052d6:	401a      	ands	r2, r3
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80052dc:	f7ff f9e2 	bl	80046a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	4b07      	ldr	r3, [pc, #28]	; (8005304 <vPortFree+0xac>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4413      	add	r3, r2
 80052ea:	4a06      	ldr	r2, [pc, #24]	; (8005304 <vPortFree+0xac>)
 80052ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052ee:	6938      	ldr	r0, [r7, #16]
 80052f0:	f000 f86c 	bl	80053cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80052f4:	f7ff f9e4 	bl	80046c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80052f8:	bf00      	nop
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	20000f8c 	.word	0x20000f8c
 8005304:	20000f84 	.word	0x20000f84

08005308 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800530e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005312:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005314:	4b27      	ldr	r3, [pc, #156]	; (80053b4 <prvHeapInit+0xac>)
 8005316:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f003 0307 	and.w	r3, r3, #7
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00c      	beq.n	800533c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	3307      	adds	r3, #7
 8005326:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0307 	bic.w	r3, r3, #7
 800532e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	4a1f      	ldr	r2, [pc, #124]	; (80053b4 <prvHeapInit+0xac>)
 8005338:	4413      	add	r3, r2
 800533a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005340:	4a1d      	ldr	r2, [pc, #116]	; (80053b8 <prvHeapInit+0xb0>)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005346:	4b1c      	ldr	r3, [pc, #112]	; (80053b8 <prvHeapInit+0xb0>)
 8005348:	2200      	movs	r2, #0
 800534a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68ba      	ldr	r2, [r7, #8]
 8005350:	4413      	add	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005354:	2208      	movs	r2, #8
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	1a9b      	subs	r3, r3, r2
 800535a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f023 0307 	bic.w	r3, r3, #7
 8005362:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	4a15      	ldr	r2, [pc, #84]	; (80053bc <prvHeapInit+0xb4>)
 8005368:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800536a:	4b14      	ldr	r3, [pc, #80]	; (80053bc <prvHeapInit+0xb4>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2200      	movs	r2, #0
 8005370:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005372:	4b12      	ldr	r3, [pc, #72]	; (80053bc <prvHeapInit+0xb4>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	1ad2      	subs	r2, r2, r3
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005388:	4b0c      	ldr	r3, [pc, #48]	; (80053bc <prvHeapInit+0xb4>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	4a0a      	ldr	r2, [pc, #40]	; (80053c0 <prvHeapInit+0xb8>)
 8005396:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	4a09      	ldr	r2, [pc, #36]	; (80053c4 <prvHeapInit+0xbc>)
 800539e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80053a0:	4b09      	ldr	r3, [pc, #36]	; (80053c8 <prvHeapInit+0xc0>)
 80053a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80053a6:	601a      	str	r2, [r3, #0]
}
 80053a8:	bf00      	nop
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	200003c0 	.word	0x200003c0
 80053b8:	20000f78 	.word	0x20000f78
 80053bc:	20000f80 	.word	0x20000f80
 80053c0:	20000f88 	.word	0x20000f88
 80053c4:	20000f84 	.word	0x20000f84
 80053c8:	20000f8c 	.word	0x20000f8c

080053cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80053d4:	4b28      	ldr	r3, [pc, #160]	; (8005478 <prvInsertBlockIntoFreeList+0xac>)
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	e002      	b.n	80053e0 <prvInsertBlockIntoFreeList+0x14>
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	60fb      	str	r3, [r7, #12]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d8f7      	bhi.n	80053da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	4413      	add	r3, r2
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d108      	bne.n	800540e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	441a      	add	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	441a      	add	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	429a      	cmp	r2, r3
 8005420:	d118      	bne.n	8005454 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	4b15      	ldr	r3, [pc, #84]	; (800547c <prvInsertBlockIntoFreeList+0xb0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	429a      	cmp	r2, r3
 800542c:	d00d      	beq.n	800544a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	441a      	add	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	e008      	b.n	800545c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800544a:	4b0c      	ldr	r3, [pc, #48]	; (800547c <prvInsertBlockIntoFreeList+0xb0>)
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	e003      	b.n	800545c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	429a      	cmp	r2, r3
 8005462:	d002      	beq.n	800546a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800546a:	bf00      	nop
 800546c:	3714      	adds	r7, #20
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	20000f78 	.word	0x20000f78
 800547c:	20000f80 	.word	0x20000f80

08005480 <__libc_init_array>:
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	4e0d      	ldr	r6, [pc, #52]	; (80054b8 <__libc_init_array+0x38>)
 8005484:	4c0d      	ldr	r4, [pc, #52]	; (80054bc <__libc_init_array+0x3c>)
 8005486:	1ba4      	subs	r4, r4, r6
 8005488:	10a4      	asrs	r4, r4, #2
 800548a:	2500      	movs	r5, #0
 800548c:	42a5      	cmp	r5, r4
 800548e:	d109      	bne.n	80054a4 <__libc_init_array+0x24>
 8005490:	4e0b      	ldr	r6, [pc, #44]	; (80054c0 <__libc_init_array+0x40>)
 8005492:	4c0c      	ldr	r4, [pc, #48]	; (80054c4 <__libc_init_array+0x44>)
 8005494:	f000 f838 	bl	8005508 <_init>
 8005498:	1ba4      	subs	r4, r4, r6
 800549a:	10a4      	asrs	r4, r4, #2
 800549c:	2500      	movs	r5, #0
 800549e:	42a5      	cmp	r5, r4
 80054a0:	d105      	bne.n	80054ae <__libc_init_array+0x2e>
 80054a2:	bd70      	pop	{r4, r5, r6, pc}
 80054a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80054a8:	4798      	blx	r3
 80054aa:	3501      	adds	r5, #1
 80054ac:	e7ee      	b.n	800548c <__libc_init_array+0xc>
 80054ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80054b2:	4798      	blx	r3
 80054b4:	3501      	adds	r5, #1
 80054b6:	e7f2      	b.n	800549e <__libc_init_array+0x1e>
 80054b8:	08005670 	.word	0x08005670
 80054bc:	08005670 	.word	0x08005670
 80054c0:	08005670 	.word	0x08005670
 80054c4:	08005674 	.word	0x08005674

080054c8 <memset>:
 80054c8:	4402      	add	r2, r0
 80054ca:	4603      	mov	r3, r0
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d100      	bne.n	80054d2 <memset+0xa>
 80054d0:	4770      	bx	lr
 80054d2:	f803 1b01 	strb.w	r1, [r3], #1
 80054d6:	e7f9      	b.n	80054cc <memset+0x4>

080054d8 <strcat>:
 80054d8:	b510      	push	{r4, lr}
 80054da:	4603      	mov	r3, r0
 80054dc:	781a      	ldrb	r2, [r3, #0]
 80054de:	1c5c      	adds	r4, r3, #1
 80054e0:	b93a      	cbnz	r2, 80054f2 <strcat+0x1a>
 80054e2:	3b01      	subs	r3, #1
 80054e4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054e8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80054ec:	2a00      	cmp	r2, #0
 80054ee:	d1f9      	bne.n	80054e4 <strcat+0xc>
 80054f0:	bd10      	pop	{r4, pc}
 80054f2:	4623      	mov	r3, r4
 80054f4:	e7f2      	b.n	80054dc <strcat+0x4>

080054f6 <strcpy>:
 80054f6:	4603      	mov	r3, r0
 80054f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054fc:	f803 2b01 	strb.w	r2, [r3], #1
 8005500:	2a00      	cmp	r2, #0
 8005502:	d1f9      	bne.n	80054f8 <strcpy+0x2>
 8005504:	4770      	bx	lr
	...

08005508 <_init>:
 8005508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550a:	bf00      	nop
 800550c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800550e:	bc08      	pop	{r3}
 8005510:	469e      	mov	lr, r3
 8005512:	4770      	bx	lr

08005514 <_fini>:
 8005514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005516:	bf00      	nop
 8005518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800551a:	bc08      	pop	{r3}
 800551c:	469e      	mov	lr, r3
 800551e:	4770      	bx	lr
