{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667860165349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667860165349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 19:29:25 2022 " "Processing started: Mon Nov 07 19:29:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667860165349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860165349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula14atv1 -c aula14atv1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula14atv1 -c aula14atv1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860165349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667860165637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667860165637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173000 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173000 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/ROMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173002 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/ROMMIPS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173003 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173005 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173005 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173005 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula14atv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula14atv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula14atv1-arquitetura " "Found design unit 1: aula14atv1-arquitetura" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173006 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula14atv1 " "Found entity 1: aula14atv1" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173007 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173008 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173009 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173010 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667860173010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula14atv1 " "Elaborating entity \"aula14atv1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667860173038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd aula14atv1.vhd(31) " "Verilog HDL or VHDL warning at aula14atv1.vhd(31): object \"Rd\" assigned a value but never read" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667860173039 "|aula14atv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCOREG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCOREG\"" {  } { { "aula14atv1.vhd" "BANCOREG" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "aula14atv1.vhd" "ULA" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "aula14atv1.vhd" "ROM" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "aula14atv1.vhd" "PC" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador\"" {  } { { "aula14atv1.vhd" "Somador" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:UnidadeControle " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:UnidadeControle\"" {  } { { "aula14atv1.vhd" "UnidadeControle" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "aula14atv1.vhd" "RAM" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173071 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoriaRAM.vhd(24) " "VHDL warning at memoriaRAM.vhd(24): constant value overflow" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 24 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1667860173072 "|aula14atv1|memoriaRAM:RAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoriaRAM.vhd(24) " "VHDL Subtype or Type Declaration warning at memoriaRAM.vhd(24): subtype or type has null range" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1667860173072 "|aula14atv1|memoriaRAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EstendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EstendeSinal\"" {  } { { "aula14atv1.vhd" "EstendeSinal" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173073 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667860173265 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/ROMMIPS.vhd" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1667860173265 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCOREG\|registrador " "RAM logic \"bancoReg:BANCOREG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667860173265 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667860173265 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[0\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[1\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[2\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[3\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[4\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[5\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[6\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[7\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[8\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[8\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[9\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[9\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[10\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[10\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[11\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[11\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[12\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[12\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[13\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[13\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[14\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[14\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[15\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[15\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[16\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[16\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[17\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[17\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[18\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[18\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[19\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[19\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[20\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[20\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[21\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[21\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[22\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[22\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[23\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[23\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[24\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[24\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[25\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[25\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[26\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[26\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[27\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[27\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[28\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[28\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[29\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[29\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[30\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[30\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[31\] bancoReg:BANCOREG\|registrador " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[31\]\" to the node \"bancoReg:BANCOREG\|registrador\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667860173506 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667860173506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667860173560 "|aula14atv1|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667860173560 "|aula14atv1|PC_OUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667860173560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667860173630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667860173782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667860173908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667860173908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667860173955 "|aula14atv1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667860173955 "|aula14atv1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667860173955 "|aula14atv1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula14atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula14atv1/aula14atv1.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667860173955 "|aula14atv1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667860173955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "361 " "Implemented 361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667860173956 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667860173956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667860173956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667860173956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667860173975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 19:29:33 2022 " "Processing ended: Mon Nov 07 19:29:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667860173975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667860173975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667860173975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667860173975 ""}
