<dec f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.h' l='31' type='void llvm::AArch64TargetMachine::AArch64TargetMachine(const llvm::Target &amp; T, const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS, const llvm::TargetOptions &amp; Options, Optional&lt;Reloc::Model&gt; RM, Optional&lt;CodeModel::Model&gt; CM, CodeGenOpt::Level OL, bool JIT, bool IsLittleEndian)'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='250' ll='290' type='void llvm::AArch64TargetMachine::AArch64TargetMachine(const llvm::Target &amp; T, const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS, const llvm::TargetOptions &amp; Options, Optional&lt;Reloc::Model&gt; RM, Optional&lt;CodeModel::Model&gt; CM, CodeGenOpt::Level OL, bool JIT, bool LittleEndian)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='324' u='c' c='_ZN4llvm22AArch64leTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5M15806230'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='332' u='c' c='_ZN4llvm22AArch64beTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5M8282972'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='248'>/// Create an AArch64 architecture model.
///</doc>
