Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 11 17:02:42 2015
| Host         : Austin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.378       -1.003                      3                 1469        0.062        0.000                      0                 1469        4.020        0.000                       0                   708  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.378       -1.003                      3                 1411        0.062        0.000                      0                 1411        4.020        0.000                       0                   708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.762        0.000                      0                   58        0.876        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.378ns,  Total Violation       -1.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 2.327ns (22.824%)  route 7.868ns (77.176%))
  Logic Levels:           14  (LUT5=3 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.442     4.834    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/i_reg[4][1]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.296     5.130 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[15]_i_12/O
                         net (fo=2, routed)           0.593     5.723    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[15]_i_12_n_0
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     5.847 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_8/O
                         net (fo=2, routed)           0.585     6.432    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_8_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.556 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_4/O
                         net (fo=2, routed)           0.293     6.849    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_4_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.973 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_2/O
                         net (fo=3, routed)           0.665     7.638    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Y_addsub/y31_out
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.762 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[6]_i_5__0/O
                         net (fo=6, routed)           0.454     8.216    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[5]_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.340 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[8]_i_5__0/O
                         net (fo=5, routed)           0.651     8.991    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[7]_0
    SLICE_X20Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[10]_i_5__0/O
                         net (fo=5, routed)           0.337     9.452    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[9]_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_4__0/O
                         net (fo=3, routed)           0.451    10.028    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_4__0_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.152 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[13]_i_4__0/O
                         net (fo=3, routed)           0.464    10.616    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[13]_i_4__0_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.740 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[16]_i_5/O
                         net (fo=5, routed)           0.517    11.257    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[15]_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.381 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[18]_i_7/O
                         net (fo=3, routed)           0.428    11.809    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[18]_i_7_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.933 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[18]_i_4/O
                         net (fo=2, routed)           0.586    12.519    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[18]_i_4_n_0
    SLICE_X19Y33         LUT5 (Prop_lut5_I1_O)        0.124    12.643 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[19]_i_3/O
                         net (fo=1, routed)           0.401    13.044    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[19]_i_3_n_0
    SLICE_X19Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.168 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[19]_i_1/O
                         net (fo=1, routed)           0.000    13.168    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/state_y_reg[0]_0[10]
    SLICE_X19Y32         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.492    12.684    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/s00_axi_aclk
    SLICE_X19Y32         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]/C
                         clock pessimism              0.231    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X19Y32         FDCE (Setup_fdce_C_D)        0.029    12.790    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -13.168    
  -------------------------------------------------------------------
                         slack                                 -0.378    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.138ns  (logic 2.621ns (25.853%)  route 7.517ns (74.147%))
  Logic Levels:           14  (LUT3=7 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[0]/Q
                         net (fo=133, routed)         1.424     4.853    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/i_reg[4][0]
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[0]_i_2__1/O
                         net (fo=2, routed)           0.174     5.151    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/OLUT[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.275 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[1]_i_2__1/O
                         net (fo=2, routed)           0.486     5.761    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Z_addsub/cin
    SLICE_X12Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.885 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[2]_i_2__1/O
                         net (fo=2, routed)           0.314     6.199    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[2]_i_2__1_n_0
    SLICE_X12Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.323 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[3]_i_2__1/O
                         net (fo=2, routed)           0.304     6.627    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[3]_i_2__1_n_0
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.751 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[4]_i_2__1/O
                         net (fo=2, routed)           0.447     7.198    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[4]_i_2__1_n_0
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.322 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[5]_i_2__1/O
                         net (fo=2, routed)           0.437     7.759    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[5]_i_2__1_n_0
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.883 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[6]_i_2/O
                         net (fo=2, routed)           0.446     8.329    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[6]_i_2_n_0
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.453 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[7]_i_2/O
                         net (fo=2, routed)           0.313     8.766    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[7]_i_2_n_0
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[8]_i_2/O
                         net (fo=3, routed)           0.556     9.446    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[8]_i_2_n_0
    SLICE_X14Y40         LUT5 (Prop_lut5_I2_O)        0.124     9.570 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[10]_i_2__1/O
                         net (fo=3, routed)           0.821    10.391    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[10]_i_2__1_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I2_O)        0.118    10.509 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[12]_i_2__1/O
                         net (fo=3, routed)           0.717    11.227    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[12]_i_2__1_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I2_O)        0.351    11.578 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[14]_i_2__1/O
                         net (fo=2, routed)           0.461    12.039    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[14]_i_2__1_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.332    12.371 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[15]_i_3/O
                         net (fo=1, routed)           0.616    12.987    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[15]_i_3_n_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I1_O)        0.124    13.111 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[15]_i_2__1/O
                         net (fo=1, routed)           0.000    13.111    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[15]_i_2__1_n_0
    SLICE_X18Y30         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.489    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X18Y30         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[15]/C
                         clock pessimism              0.231    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X18Y30         FDCE (Setup_fdce_C_D)        0.031    12.789    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.125ns  (logic 2.327ns (22.982%)  route 7.798ns (77.018%))
  Logic Levels:           14  (LUT4=1 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.288     4.680    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/i_reg[4][1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.296     4.976 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10/O
                         net (fo=3, routed)           0.507     5.483    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.607 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11/O
                         net (fo=2, routed)           0.573     6.180    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11_n_0
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.304 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4/O
                         net (fo=2, routed)           0.170     6.474    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.598 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_2__0/O
                         net (fo=5, routed)           0.813     7.411    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/X_addsub/y33_out
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4/O
                         net (fo=4, routed)           0.727     8.262    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4/O
                         net (fo=4, routed)           0.442     8.828    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.952 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0/O
                         net (fo=4, routed)           0.463     9.415    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.539 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4/O
                         net (fo=4, routed)           0.440     9.979    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.103 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4/O
                         net (fo=4, routed)           0.439    10.542    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.666 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0/O
                         net (fo=5, routed)           0.630    11.296    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I1_O)        0.124    11.420 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[19]_i_12/O
                         net (fo=1, routed)           0.433    11.853    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[19]_i_12_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.977 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[19]_i_6__0/O
                         net (fo=1, routed)           0.582    12.559    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[19]_i_6__0_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.683 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[19]_i_3__0/O
                         net (fo=1, routed)           0.291    12.974    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[19]_i_3__0_n_0
    SLICE_X11Y29         LUT5 (Prop_lut5_I3_O)        0.124    13.098 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[19]_i_1__0/O
                         net (fo=1, routed)           0.000    13.098    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/state_y_reg[0]_0[18]
    SLICE_X11Y29         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.496    12.688    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X11Y29         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[19]/C
                         clock pessimism              0.231    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X11Y29         FDCE (Setup_fdce_C_D)        0.031    12.796    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -13.098    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 2.203ns (22.656%)  route 7.521ns (77.344%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.288     4.680    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/i_reg[4][1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.296     4.976 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10/O
                         net (fo=3, routed)           0.507     5.483    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.607 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11/O
                         net (fo=2, routed)           0.573     6.180    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11_n_0
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.304 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4/O
                         net (fo=2, routed)           0.170     6.474    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.598 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_2__0/O
                         net (fo=5, routed)           0.813     7.411    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/X_addsub/y33_out
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4/O
                         net (fo=4, routed)           0.727     8.262    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4/O
                         net (fo=4, routed)           0.442     8.828    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.952 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0/O
                         net (fo=4, routed)           0.463     9.415    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.539 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4/O
                         net (fo=4, routed)           0.440     9.979    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.103 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4/O
                         net (fo=4, routed)           0.439    10.542    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.666 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0/O
                         net (fo=5, routed)           0.668    11.334    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0_n_0
    SLICE_X11Y31         LUT4 (Prop_lut4_I2_O)        0.124    11.458 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[15]_i_2__0/O
                         net (fo=4, routed)           0.527    11.985    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[15]_i_2__0_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.109 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_4__0/O
                         net (fo=2, routed)           0.464    12.573    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_4__0_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.697 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_1__0/O
                         net (fo=1, routed)           0.000    12.697    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/state_y_reg[0]_0[17]
    SLICE_X10Y30         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.496    12.688    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X10Y30         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[18]/C
                         clock pessimism              0.231    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X10Y30         FDCE (Setup_fdce_C_D)        0.077    12.842    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.697    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 2.203ns (22.745%)  route 7.483ns (77.255%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.288     4.680    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/i_reg[4][1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.296     4.976 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10/O
                         net (fo=3, routed)           0.507     5.483    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.607 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11/O
                         net (fo=2, routed)           0.573     6.180    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11_n_0
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.304 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4/O
                         net (fo=2, routed)           0.170     6.474    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.598 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_2__0/O
                         net (fo=5, routed)           0.813     7.411    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/X_addsub/y33_out
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4/O
                         net (fo=4, routed)           0.727     8.262    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4/O
                         net (fo=4, routed)           0.442     8.828    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.952 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0/O
                         net (fo=4, routed)           0.463     9.415    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.539 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4/O
                         net (fo=4, routed)           0.440     9.979    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.103 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4/O
                         net (fo=4, routed)           0.439    10.542    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.666 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0/O
                         net (fo=5, routed)           0.668    11.334    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0_n_0
    SLICE_X11Y31         LUT4 (Prop_lut4_I2_O)        0.124    11.458 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[15]_i_2__0/O
                         net (fo=4, routed)           0.527    11.985    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[15]_i_2__0_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.109 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_4__0/O
                         net (fo=2, routed)           0.426    12.535    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_4__0_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.659 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[17]_i_1__0/O
                         net (fo=1, routed)           0.000    12.659    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/state_y_reg[0]_0[16]
    SLICE_X10Y31         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.497    12.689    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X10Y31         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[17]/C
                         clock pessimism              0.231    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.077    12.843    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 2.203ns (22.866%)  route 7.432ns (77.134%))
  Logic Levels:           13  (LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.442     4.834    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/i_reg[4][1]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.296     5.130 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[15]_i_12/O
                         net (fo=2, routed)           0.593     5.723    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[15]_i_12_n_0
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     5.847 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_8/O
                         net (fo=2, routed)           0.585     6.432    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_8_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.556 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_4/O
                         net (fo=2, routed)           0.293     6.849    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_4_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.973 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_2/O
                         net (fo=3, routed)           0.665     7.638    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Y_addsub/y31_out
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.762 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[6]_i_5__0/O
                         net (fo=6, routed)           0.454     8.216    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[5]_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.340 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[8]_i_5__0/O
                         net (fo=5, routed)           0.651     8.991    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[7]_0
    SLICE_X20Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[10]_i_5__0/O
                         net (fo=5, routed)           0.518     9.633    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[6]_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.124     9.757 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[12]_i_4/O
                         net (fo=2, routed)           0.528    10.285    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[12]_i_4_n_0
    SLICE_X20Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.409 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_4/O
                         net (fo=2, routed)           0.314    10.723    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_4_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.847 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4/O
                         net (fo=2, routed)           0.550    11.397    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.521 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_6/O
                         net (fo=1, routed)           0.433    11.954    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_6_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[18]_i_3/O
                         net (fo=1, routed)           0.405    12.484    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[17]_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.608 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[18]_i_1/O
                         net (fo=1, routed)           0.000    12.608    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/state_y_reg[0]_0[9]
    SLICE_X17Y33         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.493    12.685    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/s00_axi_aclk
    SLICE_X17Y33         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[18]/C
                         clock pessimism              0.231    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X17Y33         FDCE (Setup_fdce_C_D)        0.031    12.793    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 2.203ns (23.044%)  route 7.357ns (76.956%))
  Logic Levels:           13  (LUT5=2 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.442     4.834    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/i_reg[4][1]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.296     5.130 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[15]_i_12/O
                         net (fo=2, routed)           0.593     5.723    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[15]_i_12_n_0
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     5.847 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_8/O
                         net (fo=2, routed)           0.585     6.432    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_8_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.556 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_4/O
                         net (fo=2, routed)           0.293     6.849    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_4_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.973 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[3]_i_2/O
                         net (fo=3, routed)           0.665     7.638    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Y_addsub/y31_out
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.762 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[6]_i_5__0/O
                         net (fo=6, routed)           0.454     8.216    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[5]_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.340 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[8]_i_5__0/O
                         net (fo=5, routed)           0.651     8.991    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[7]_0
    SLICE_X20Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.115 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[10]_i_5__0/O
                         net (fo=5, routed)           0.337     9.452    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[9]_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_4__0/O
                         net (fo=3, routed)           0.451    10.028    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[11]_i_4__0_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.152 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[13]_i_4__0/O
                         net (fo=3, routed)           0.464    10.616    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[13]_i_4__0_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.740 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[16]_i_5/O
                         net (fo=5, routed)           0.517    11.257    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[15]_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.381 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[18]_i_7/O
                         net (fo=3, routed)           0.419    11.800    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[18]_i_7_n_0
    SLICE_X17Y34         LUT5 (Prop_lut5_I2_O)        0.124    11.924 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[17]_i_2/O
                         net (fo=1, routed)           0.485    12.409    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[17]_i_2_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.533 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt[17]_i_1/O
                         net (fo=1, routed)           0.000    12.533    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/state_y_reg[0]_0[8]
    SLICE_X17Y32         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.492    12.684    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/s00_axi_aclk
    SLICE_X17Y32         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[17]/C
                         clock pessimism              0.231    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X17Y32         FDCE (Setup_fdce_C_D)        0.032    12.793    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 2.497ns (26.439%)  route 6.948ns (73.561%))
  Logic Levels:           13  (LUT3=7 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[0]/Q
                         net (fo=133, routed)         1.424     4.853    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/i_reg[4][0]
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.124     4.977 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[0]_i_2__1/O
                         net (fo=2, routed)           0.174     5.151    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/OLUT[0]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.275 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[1]_i_2__1/O
                         net (fo=2, routed)           0.486     5.761    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Z_addsub/cin
    SLICE_X12Y35         LUT3 (Prop_lut3_I1_O)        0.124     5.885 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[2]_i_2__1/O
                         net (fo=2, routed)           0.314     6.199    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[2]_i_2__1_n_0
    SLICE_X12Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.323 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[3]_i_2__1/O
                         net (fo=2, routed)           0.304     6.627    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[3]_i_2__1_n_0
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.124     6.751 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[4]_i_2__1/O
                         net (fo=2, routed)           0.447     7.198    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[4]_i_2__1_n_0
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.322 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[5]_i_2__1/O
                         net (fo=2, routed)           0.437     7.759    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[5]_i_2__1_n_0
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.883 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[6]_i_2/O
                         net (fo=2, routed)           0.446     8.329    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[6]_i_2_n_0
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.453 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[7]_i_2/O
                         net (fo=2, routed)           0.313     8.766    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[7]_i_2_n_0
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[8]_i_2/O
                         net (fo=3, routed)           0.556     9.446    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[8]_i_2_n_0
    SLICE_X14Y40         LUT5 (Prop_lut5_I2_O)        0.124     9.570 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[10]_i_2__1/O
                         net (fo=3, routed)           0.821    10.391    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[10]_i_2__1_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I2_O)        0.118    10.509 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[12]_i_2__1/O
                         net (fo=3, routed)           0.717    11.227    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[12]_i_2__1_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I2_O)        0.351    11.578 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[14]_i_2__1/O
                         net (fo=2, routed)           0.508    12.086    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[14]_i_2__1_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.418 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[14]_i_1__1/O
                         net (fo=1, routed)           0.000    12.418    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt[14]_i_1__1_n_0
    SLICE_X14Y38         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.498    12.690    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X14Y38         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[14]/C
                         clock pessimism              0.266    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X14Y38         FDCE (Setup_fdce_C_D)        0.029    12.831    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 2.079ns (22.270%)  route 7.257ns (77.730%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.288     4.680    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/i_reg[4][1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.296     4.976 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10/O
                         net (fo=3, routed)           0.507     5.483    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.607 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11/O
                         net (fo=2, routed)           0.573     6.180    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11_n_0
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.304 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4/O
                         net (fo=2, routed)           0.170     6.474    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.598 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_2__0/O
                         net (fo=5, routed)           0.813     7.411    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/X_addsub/y33_out
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4/O
                         net (fo=4, routed)           0.727     8.262    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4/O
                         net (fo=4, routed)           0.442     8.828    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.952 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0/O
                         net (fo=4, routed)           0.463     9.415    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.539 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4/O
                         net (fo=4, routed)           0.459     9.998    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.122 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_5__0/O
                         net (fo=4, routed)           0.587    10.709    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_5__0_n_0
    SLICE_X11Y28         LUT3 (Prop_lut3_I2_O)        0.124    10.833 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_4__0/O
                         net (fo=1, routed)           0.548    11.381    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_4__0_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.505 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_2__0/O
                         net (fo=1, routed)           0.680    12.185    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_2__0_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.309 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_1__0/O
                         net (fo=1, routed)           0.000    12.309    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/state_y_reg[0]_0[13]
    SLICE_X17Y28         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X17Y28         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X17Y28         FDCE (Setup_fdce_C_D)        0.031    12.788    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 2.079ns (22.549%)  route 7.141ns (77.451%))
  Logic Levels:           12  (LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.665     2.973    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     3.392 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/i_reg[1]/Q
                         net (fo=169, routed)         1.288     4.680    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/i_reg[4][1]
    SLICE_X15Y30         LUT6 (Prop_lut6_I2_O)        0.296     4.976 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10/O
                         net (fo=3, routed)           0.507     5.483    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[14]_i_10_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.607 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11/O
                         net (fo=2, routed)           0.573     6.180    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[10]_i_11_n_0
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124     6.304 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4/O
                         net (fo=2, routed)           0.170     6.474    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_4_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.598 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[2]_i_2__0/O
                         net (fo=5, routed)           0.813     7.411    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/X_addsub/y33_out
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4/O
                         net (fo=4, routed)           0.727     8.262    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[5]_i_4_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4/O
                         net (fo=4, routed)           0.442     8.828    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[7]_i_4_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.952 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0/O
                         net (fo=4, routed)           0.463     9.415    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[9]_i_5__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.539 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4/O
                         net (fo=4, routed)           0.440     9.979    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[11]_i_4_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.103 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4/O
                         net (fo=4, routed)           0.439    10.542    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[13]_i_4_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.666 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0/O
                         net (fo=5, routed)           0.668    11.334    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[16]_i_4__0_n_0
    SLICE_X11Y31         LUT4 (Prop_lut4_I2_O)        0.124    11.458 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[15]_i_2__0/O
                         net (fo=4, routed)           0.611    12.069    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[15]_i_2__0_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.193 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt[15]_i_1__0/O
                         net (fo=1, routed)           0.000    12.193    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/state_y_reg[0]_0[14]
    SLICE_X18Y30         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.489    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X18Y30         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[15]/C
                         clock pessimism              0.231    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X18Y30         FDCE (Setup_fdce_C_D)        0.031    12.789    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  0.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.192     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.584     0.924    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.182    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.851     1.221    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.263     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.076    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.348%)  route 0.247ns (63.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.247     1.295    design_1_i/rst_processing_system7_0_100M/U0/SEQ/lpf_int
    SLICE_X12Y51         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.834     1.204    design_1_i/rst_processing_system7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X12Y51         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y51         FDRE (Hold_fdre_C_R)         0.009     1.184    design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.581%)  route 0.167ns (50.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.565     0.905    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.167     1.236    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.833     1.203    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.263     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.586     0.926    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.183    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X0Y48          SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.263     0.959    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.068    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.586     0.926    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.185    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X0Y48          SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.263     0.959    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.067    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.581     0.921    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.118    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.849     1.219    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.078     1.000    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.581     0.921    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.118    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.849     1.219    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.076     0.998    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.581     0.921    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.118    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.849     1.219    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.075     0.997    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.581     0.921    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.118    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.849     1.219    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.071     0.993    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X19Y28    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X18Y28    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X21Y29    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y29    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y30    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X17Y28    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X18Y30    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y32    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y31    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y39     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.383%)  route 4.104ns (87.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         3.230     7.674    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X16Y27         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.486    12.678    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X16Y27         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[2]/C
                         clock pessimism              0.231    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.436    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.580ns (12.383%)  route 4.104ns (87.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         3.230     7.674    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X16Y27         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.486    12.678    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X16Y27         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[3]/C
                         clock pessimism              0.231    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.436    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.580ns (12.631%)  route 4.012ns (87.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         3.138     7.582    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X17Y28         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X17Y28         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X17Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.580ns (14.145%)  route 3.520ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         2.646     7.090    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X21Y29         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X21Y29         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[11]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X21Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.580ns (14.145%)  route 3.520ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         2.646     7.090    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X20Y29         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X20Y29         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[5]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X20Y29         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.580ns (14.521%)  route 3.414ns (85.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         2.540     6.984    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X18Y28         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X18Y28         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[10]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X18Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.580ns (14.521%)  route 3.414ns (85.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         2.540     6.984    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X18Y28         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X18Y28         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[1]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X18Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.580ns (14.521%)  route 3.414ns (85.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         2.540     6.984    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X18Y28         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X18Y28         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[9]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X18Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.580ns (14.537%)  route 3.410ns (85.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         2.536     6.980    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/AR[0]
    SLICE_X19Y28         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.488    12.681    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aclk
    SLICE_X19Y28         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[0]/C
                         clock pessimism              0.231    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X19Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.580ns (14.643%)  route 3.381ns (85.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.682     2.990    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.874     4.320    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         2.507     6.951    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/AR[0]
    SLICE_X19Y32         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         1.492    12.684    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/s00_axi_aclk
    SLICE_X19Y32         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]/C
                         clock pessimism              0.231    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Y_reg/Qt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  5.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.329     1.730    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.833     1.203    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[5]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.329     1.730    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.833     1.203    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[6]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.329     1.730    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.833     1.203    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[7]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.329     1.730    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X13Y40         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.833     1.203    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X13Y40         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[4]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.329     1.730    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X13Y40         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.833     1.203    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X13Y40         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[8]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.329     1.730    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X13Y40         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.833     1.203    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X13Y40         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[9]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.186ns (17.888%)  route 0.854ns (82.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.546     1.947    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X13Y37         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.830     1.200    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X13Y37         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[3]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.186ns (16.969%)  route 0.910ns (83.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.602     2.004    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X12Y36         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.829     1.199    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X12Y36         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[2]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X12Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.652%)  route 0.931ns (83.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.623     2.024    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X13Y38         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.832     1.202    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X13Y38         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[0]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X13Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.652%)  route 0.931ns (83.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.567     0.907    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.308     1.356    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/s00_axi_aresetn
    SLICE_X10Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_X_reg/axi_awready_i_1/O
                         net (fo=147, routed)         0.623     2.024    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/AR[0]
    SLICE_X13Y38         FDCE                                         f  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=708, routed)         0.832     1.202    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/s00_axi_aclk
    SLICE_X13Y38         FDCE                                         r  design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[11]/C
                         clock pessimism             -0.281     0.921    
    SLICE_X13Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/mycordic_0/U0/mycordic_v1_0_S00_AXI_inst/AXI_cordic/cordic/data_Z_reg/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  1.196    





