INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/LAB_6_hw/LAB_6_hw.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/LAB_6_hw/LAB_6_hw.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
