// Seed: 993525304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    input supply0 id_7
);
  genvar id_9;
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
module automatic module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  nor (id_1, id_4, id_3, id_8, id_6);
  module_0(
      id_4, id_9, id_6, id_9
  );
endmodule
