Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8a241df2e01b4266b654e705fc168c39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mystery_testbench_behav xil_defaultlib.mystery_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aaron/Desktop/Lab1/mystery module/mystery_module.v" Line 2. Module mystery_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mystery_module
Compiling module xil_defaultlib.mystery_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot mystery_testbench_behav
