#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Feb 23 18:36:49 2024
# Process ID: 836269
# Current directory: /home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.runs/synth_1
# Command line: vivado -log counter_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_top.tcl
# Log file: /home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.runs/synth_1/counter_top.vds
# Journal file: /home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counter_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/software/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top counter_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 836623
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.223 ; gain = 0.000 ; free physical = 833 ; free virtual = 19093
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter_top' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:41]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'p1' of component 'debouncer' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/debouncer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/debouncer.vhd:40]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'p2' of component 'debouncer' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:71]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'p3' of component 'debouncer' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:78]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'p4' of component 'debouncer' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:85]
INFO: [Synth 8-3491] module 'Lab_1' declared at '/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/Lab_1.vhd:34' bound to instance 'p5' of component 'Lab_1' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Lab_1' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/Lab_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Lab_1' (2#1) [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/Lab_1.vhd:40]
INFO: [Synth 8-3491] module 'fancy_counter' declared at '/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:34' bound to instance 'p6' of component 'fancy_counter' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'fancy_counter' [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:41]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'fancy_counter' (3#1) [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/fancy_counter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'counter_top' (4#1) [/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.srcs/sources_1/new/counter_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.223 ; gain = 0.000 ; free physical = 242 ; free virtual = 18394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.223 ; gain = 0.000 ; free physical = 238 ; free virtual = 18276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.223 ; gain = 0.000 ; free physical = 238 ; free virtual = 18276
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.223 ; gain = 0.000 ; free physical = 236 ; free virtual = 18270
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Downloads/Zybo-Master.xdc]
Finished Parsing XDC File [/home/user/Downloads/Zybo-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Downloads/Zybo-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.125 ; gain = 0.000 ; free physical = 994 ; free virtual = 19008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.125 ; gain = 0.000 ; free physical = 994 ; free virtual = 19008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 1061 ; free virtual = 19074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 1061 ; free virtual = 19074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 1061 ; free virtual = 19074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 1059 ; free virtual = 19073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 1043 ; free virtual = 19056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 921 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 918 ; free virtual = 18932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 912 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 911 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 911 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 911 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 911 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 911 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 911 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |    10|
|6     |LUT4   |     1|
|7     |LUT5   |     6|
|8     |LUT6   |    30|
|9     |MUXF7  |     1|
|10    |FDRE   |   128|
|11    |IBUF   |     9|
|12    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 911 ; free virtual = 18925
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.125 ; gain = 0.000 ; free physical = 960 ; free virtual = 18973
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.125 ; gain = 63.902 ; free physical = 960 ; free virtual = 18973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.125 ; gain = 0.000 ; free physical = 953 ; free virtual = 18967
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.125 ; gain = 0.000 ; free physical = 983 ; free virtual = 18996
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7738a9fa
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2558.125 ; gain = 64.031 ; free physical = 1126 ; free virtual = 19139
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/Lab1-main/Lab1-main/Lab_1/Lab_1.runs/synth_1/counter_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_top_utilization_synth.rpt -pb counter_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 18:37:15 2024...
