# do simulat.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:09 on Apr 08,2019
# vlog -work work simulat.vo 
# -- Compiling module stepper_controller
# 
# Top level modules:
# 	stepper_controller
# End time: 20:54:10 on Apr 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:10 on Apr 08,2019
# vlog -work work stepper_controller.vwf.vt 
# -- Compiling module stepper_controller_vlg_vec_tst
# 
# Top level modules:
# 	stepper_controller_vlg_vec_tst
# End time: 20:54:10 on Apr 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.stepper_controller_vlg_vec_tst 
# Start time: 20:54:11 on Apr 08,2019
# Loading work.stepper_controller_vlg_vec_tst
# Loading work.stepper_controller
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 12676 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : stepper_controller.vwf.vt(116)
#    Time: 100 us  Iteration: 0  Instance: /stepper_controller_vlg_vec_tst
# End time: 20:54:20 on Apr 08,2019, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
