Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/BAINHOM_01/TEST_CLOCK_FPGA_isim_beh.exe" -prj "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/BAINHOM_01/TEST_CLOCK_FPGA_beh.prj" "work.TEST_CLOCK_FPGA" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/BAINHOM_01/TEST_CLOCK_FPGA.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82716 KB
Fuse CPU Usage: 1640 ms
Compiling module CHOOSE
Compiling module SECOND_CONTROL
Compiling module MINUTE_CONTROL
Compiling module HOUR_CONTROL
Compiling module CLOCK_CONTROL
Compiling module CLOCK_FPGA
Compiling module TEST_CLOCK_FPGA
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/BAINHOM_01/TEST_CLOCK_FPGA_isim_beh.exe
Fuse Memory Usage: 1167188 KB
Fuse CPU Usage: 1670 ms
GCC CPU Usage: 220 ms
