$comment
	File created using the following command:
		vcd file EmbeddedProj2.msim.vcd -direction
$end
$date
	Thu Dec 20 15:29:48 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module Trial2_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " startTheProgram $end
$var wire 1 # ALURead [7] $end
$var wire 1 $ ALURead [6] $end
$var wire 1 % ALURead [5] $end
$var wire 1 & ALURead [4] $end
$var wire 1 ' ALURead [3] $end
$var wire 1 ( ALURead [2] $end
$var wire 1 ) ALURead [1] $end
$var wire 1 * ALURead [0] $end
$var wire 1 + DataMemRead [7] $end
$var wire 1 , DataMemRead [6] $end
$var wire 1 - DataMemRead [5] $end
$var wire 1 . DataMemRead [4] $end
$var wire 1 / DataMemRead [3] $end
$var wire 1 0 DataMemRead [2] $end
$var wire 1 1 DataMemRead [1] $end
$var wire 1 2 DataMemRead [0] $end
$var wire 1 3 InstructionRead [15] $end
$var wire 1 4 InstructionRead [14] $end
$var wire 1 5 InstructionRead [13] $end
$var wire 1 6 InstructionRead [12] $end
$var wire 1 7 InstructionRead [11] $end
$var wire 1 8 InstructionRead [10] $end
$var wire 1 9 InstructionRead [9] $end
$var wire 1 : InstructionRead [8] $end
$var wire 1 ; InstructionRead [7] $end
$var wire 1 < InstructionRead [6] $end
$var wire 1 = InstructionRead [5] $end
$var wire 1 > InstructionRead [4] $end
$var wire 1 ? InstructionRead [3] $end
$var wire 1 @ InstructionRead [2] $end
$var wire 1 A InstructionRead [1] $end
$var wire 1 B InstructionRead [0] $end
$var wire 1 C OPCodeRead [4] $end
$var wire 1 D OPCodeRead [3] $end
$var wire 1 E OPCodeRead [2] $end
$var wire 1 F OPCodeRead [1] $end
$var wire 1 G OPCodeRead [0] $end
$var wire 1 H PCreading [7] $end
$var wire 1 I PCreading [6] $end
$var wire 1 J PCreading [5] $end
$var wire 1 K PCreading [4] $end
$var wire 1 L PCreading [3] $end
$var wire 1 M PCreading [2] $end
$var wire 1 N PCreading [1] $end
$var wire 1 O PCreading [0] $end
$var wire 1 P RSReading [7] $end
$var wire 1 Q RSReading [6] $end
$var wire 1 R RSReading [5] $end
$var wire 1 S RSReading [4] $end
$var wire 1 T RSReading [3] $end
$var wire 1 U RSReading [2] $end
$var wire 1 V RSReading [1] $end
$var wire 1 W RSReading [0] $end
$var wire 1 X RTreading [7] $end
$var wire 1 Y RTreading [6] $end
$var wire 1 Z RTreading [5] $end
$var wire 1 [ RTreading [4] $end
$var wire 1 \ RTreading [3] $end
$var wire 1 ] RTreading [2] $end
$var wire 1 ^ RTreading [1] $end
$var wire 1 _ RTreading [0] $end
$var wire 1 ` WBRead [7] $end
$var wire 1 a WBRead [6] $end
$var wire 1 b WBRead [5] $end
$var wire 1 c WBRead [4] $end
$var wire 1 d WBRead [3] $end
$var wire 1 e WBRead [2] $end
$var wire 1 f WBRead [1] $end
$var wire 1 g WBRead [0] $end

$scope module i1 $end
$var wire 1 h gnd $end
$var wire 1 i vcc $end
$var wire 1 j unknown $end
$var tri1 1 k devclrn $end
$var tri1 1 l devpor $end
$var tri1 1 m devoe $end
$var wire 1 n ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 o clock~input_o $end
$var wire 1 p clock~inputCLKENA0_outclk $end
$var wire 1 q startTheProgram~input_o $end
$var wire 1 r inst|Add0~2 $end
$var wire 1 s inst|Add0~6 $end
$var wire 1 t inst|Add0~10 $end
$var wire 1 u inst|Add0~13_sumout $end
$var wire 1 v inst25|Mux0~0_combout $end
$var wire 1 w inst25|Mux1~0_combout $end
$var wire 1 x inst25|Mux4~0_combout $end
$var wire 1 y inst1|WideOr8~0_combout $end
$var wire 1 z inst1|WideOr0~0_combout $end
$var wire 1 { inst1|WideOr1~0_combout $end
$var wire 1 | inst5|q[48]~DUPLICATE_q $end
$var wire 1 } inst1|WideOr5~0_combout $end
$var wire 1 ~ inst25|Mux12~0_combout $end
$var wire 1 !! inst1|WideOr4~0_combout $end
$var wire 1 "! inst1|Decoder0~2_combout $end
$var wire 1 #! inst5|q[41]~feeder_combout $end
$var wire 1 $! inst13|out[3]~4_combout $end
$var wire 1 %! inst25|Mux10~0_combout $end
$var wire 1 &! inst2|q~4_combout $end
$var wire 1 '! inst1|WideOr6~0_combout $end
$var wire 1 (! inst5|q[52]~DUPLICATE_q $end
$var wire 1 )! inst15|out[0]~1_combout $end
$var wire 1 *! inst25|Mux7~0_combout $end
$var wire 1 +! inst2|q~1_combout $end
$var wire 1 ,! inst5|q[56]~feeder_combout $end
$var wire 1 -! inst9|out[0]~1_combout $end
$var wire 1 .! inst5|q[57]~feeder_combout $end
$var wire 1 /! inst15|out[1]~0_combout $end
$var wire 1 0! inst12|q[1]~feeder_combout $end
$var wire 1 1! inst9|out[1]~2_combout $end
$var wire 1 2! inst25|Mux5~0_combout $end
$var wire 1 3! inst2|q~0_combout $end
$var wire 1 4! inst2|q[18]~DUPLICATE_q $end
$var wire 1 5! inst25|Mux8~0_combout $end
$var wire 1 6! inst2|q~3_combout $end
$var wire 1 7! inst15|out[2]~2_combout $end
$var wire 1 8! inst12|q[2]~DUPLICATE_q $end
$var wire 1 9! inst9|out[2]~0_combout $end
$var wire 1 :! inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FFfeeder_combout $end
$var wire 1 ;! inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg0FITTER_CREATED_FF_q $end
$var wire 1 <! inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg1FITTER_CREATED_FF_q $end
$var wire 1 =! inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FFfeeder_combout $end
$var wire 1 >! inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~portb_address_reg2FITTER_CREATED_FF_q $end
$var wire 1 ?! inst4|outputRegister_rtl_1|auto_generated|ram_block1a3 $end
$var wire 1 @! inst4|outputRegister_rtl_1_bypass[6]~feeder_combout $end
$var wire 1 A! inst4|outputRegister_rtl_1_bypass[5]~feeder_combout $end
$var wire 1 B! inst4|outputRegister~10_combout $end
$var wire 1 C! inst4|outputRegister~19_combout $end
$var wire 1 D! inst22|FA[1]~0_combout $end
$var wire 1 E! inst22|FB[0]~2_combout $end
$var wire 1 F! inst22|FB[1]~0_combout $end
$var wire 1 G! inst22|FB[0]~3_combout $end
$var wire 1 H! inst22|FB[0]~4_combout $end
$var wire 1 I! inst11|out[3]~8_combout $end
$var wire 1 J! inst26|outputRegister~12_combout $end
$var wire 1 K! inst4|outputRegister~1_combout $end
$var wire 1 L! inst4|outputRegister~0_combout $end
$var wire 1 M! inst4|outputRegister~20_combout $end
$var wire 1 N! inst22|FA[1]~1_combout $end
$var wire 1 O! inst22|FA[0]~3_combout $end
$var wire 1 P! inst22|FA[0]~4_combout $end
$var wire 1 Q! inst1|Decoder0~0_combout $end
$var wire 1 R! inst1|WideOr9~0_combout $end
$var wire 1 S! inst21~0_combout $end
$var wire 1 T! inst4|outputRegister_rtl_1|auto_generated|ram_block1a6 $end
$var wire 1 U! inst11|out[6]~2_combout $end
$var wire 1 V! inst5|q[38]~feeder_combout $end
$var wire 1 W! inst12|q[3]~DUPLICATE_q $end
$var wire 1 X! inst13|out[0]~7_combout $end
$var wire 1 Y! inst13|out[1]~6_combout $end
$var wire 1 Z! inst4|outputRegister_rtl_1|auto_generated|ram_block1a2 $end
$var wire 1 [! inst11|out[2]~10_combout $end
$var wire 1 \! inst11|out[2]~11_combout $end
$var wire 1 ]! inst23|out[2]~1_combout $end
$var wire 1 ^! inst25|Mux14~0_combout $end
$var wire 1 _! inst7|Add1~29_sumout $end
$var wire 1 `! inst7|Mux8~0_combout $end
$var wire 1 a! inst4|outputRegister_rtl_1|auto_generated|ram_block1a0 $end
$var wire 1 b! inst11|out[0]~14_combout $end
$var wire 1 c! inst11|out[0]~15_combout $end
$var wire 1 d! inst25|Mux15~0_combout $end
$var wire 1 e! inst23|out[0]~3_combout $end
$var wire 1 f! inst7|Add1~30 $end
$var wire 1 g! inst7|Add1~31 $end
$var wire 1 h! inst7|Add1~25_sumout $end
$var wire 1 i! inst7|Mux7~0_combout $end
$var wire 1 j! inst4|outputRegister_rtl_1|auto_generated|ram_block1a1 $end
$var wire 1 k! inst11|out[1]~12_combout $end
$var wire 1 l! inst11|out[1]~13_combout $end
$var wire 1 m! inst23|out[1]~2_combout $end
$var wire 1 n! inst7|Add1~26 $end
$var wire 1 o! inst7|Add1~27 $end
$var wire 1 p! inst7|Add1~21_sumout $end
$var wire 1 q! inst7|Mux6~0_combout $end
$var wire 1 r! inst26|outputRegister~13_combout $end
$var wire 1 s! inst4|outputRegister_rtl_1|auto_generated|ram_block1a5 $end
$var wire 1 t! inst11|out[5]~4_combout $end
$var wire 1 u! inst26|outputRegister[6][5]~feeder_combout $end
$var wire 1 v! inst26|outputRegister[6][4]~3_combout $end
$var wire 1 w! inst26|outputRegister[6][5]~q $end
$var wire 1 x! inst26|outputRegister[7][5]~feeder_combout $end
$var wire 1 y! inst4|outputRegister_rtl_1|auto_generated|ram_block1a7 $end
$var wire 1 z! inst11|out[7]~0_combout $end
$var wire 1 {! inst26|Decoder0~4_combout $end
$var wire 1 |! inst26|outputRegister[1][3]~8_combout $end
$var wire 1 }! inst26|outputRegister[1][7]~q $end
$var wire 1 ~! inst26|outputRegister[3][7]~q $end
$var wire 1 !" inst26|outputRegister[2][7]~q $end
$var wire 1 "" inst26|outputRegister[0][4]~7_combout $end
$var wire 1 #" inst26|outputRegister[0][7]~q $end
$var wire 1 $" inst26|Mux0~1_combout $end
$var wire 1 %" inst26|Mux0~2_combout $end
$var wire 1 &" inst26|outputRegister~0_combout $end
$var wire 1 '" inst26|outputRegister[6][7]~q $end
$var wire 1 (" inst26|outputRegister[7][7]~feeder_combout $end
$var wire 1 )" inst26|outputRegister[7][7]~q $end
$var wire 1 *" inst26|outputRegister[4][7]~feeder_combout $end
$var wire 1 +" inst26|outputRegister[4][7]~1_combout $end
$var wire 1 ," inst26|outputRegister[4][7]~q $end
$var wire 1 -" inst26|outputRegister[5][7]~q $end
$var wire 1 ." inst26|Mux0~0_combout $end
$var wire 1 /" inst14|out[7]~0_combout $end
$var wire 1 0" inst4|outputRegister_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 1" inst4|outputRegister_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 2" inst16~0_combout $end
$var wire 1 3" inst21~1_combout $end
$var wire 1 4" inst|q[5]~5_combout $end
$var wire 1 5" inst|Add0~14 $end
$var wire 1 6" inst|Add0~30 $end
$var wire 1 7" inst|Add0~26 $end
$var wire 1 8" inst|Add0~21_sumout $end
$var wire 1 9" inst|q~7_combout $end
$var wire 1 :" inst|Add0~22 $end
$var wire 1 ;" inst|Add0~17_sumout $end
$var wire 1 <" inst|q~6_combout $end
$var wire 1 =" inst13|out[7]~0_combout $end
$var wire 1 >" inst4|outputRegister_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 ?" inst10|out[7]~3_combout $end
$var wire 1 @" inst4|outputRegister_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 A" inst10|out[3]~11_combout $end
$var wire 1 B" inst1|Decoder0~1_combout $end
$var wire 1 C" inst26|Decoder0~0_combout $end
$var wire 1 D" inst26|Decoder0~3_combout $end
$var wire 1 E" inst26|Decoder0~5_combout $end
$var wire 1 F" inst26|outputRegister[3][3]~6_combout $end
$var wire 1 G" inst26|outputRegister[3][6]~q $end
$var wire 1 H" inst26|outputRegister[0][6]~q $end
$var wire 1 I" inst26|outputRegister[2][6]~feeder_combout $end
$var wire 1 J" inst26|outputRegister[2][6]~q $end
$var wire 1 K" inst26|outputRegister[1][6]~q $end
$var wire 1 L" inst26|Mux1~1_combout $end
$var wire 1 M" inst26|Mux1~2_combout $end
$var wire 1 N" inst26|Decoder0~2_combout $end
$var wire 1 O" inst26|outputRegister[7][6]~4_combout $end
$var wire 1 P" inst26|outputRegister[7][5]~q $end
$var wire 1 Q" inst26|outputRegister[4][5]~feeder_combout $end
$var wire 1 R" inst26|outputRegister[4][5]~q $end
$var wire 1 S" inst26|outputRegister[5][5]~q $end
$var wire 1 T" inst26|Mux2~0_combout $end
$var wire 1 U" inst26|Mux2~2_combout $end
$var wire 1 V" inst11|out[5]~5_combout $end
$var wire 1 W" inst5|q[27]~DUPLICATE_q $end
$var wire 1 X" inst10|out[3]~12_combout $end
$var wire 1 Y" inst7|Add1~22 $end
$var wire 1 Z" inst7|Add1~23 $end
$var wire 1 [" inst7|Add1~18 $end
$var wire 1 \" inst7|Add1~19 $end
$var wire 1 ]" inst7|Add1~14 $end
$var wire 1 ^" inst7|Add1~15 $end
$var wire 1 _" inst7|Add1~9_sumout $end
$var wire 1 `" inst7|Mux3~0_combout $end
$var wire 1 a" inst26|outputRegister~10_combout $end
$var wire 1 b" inst26|outputRegister[3][5]~q $end
$var wire 1 c" inst26|outputRegister[2][5]~feeder_combout $end
$var wire 1 d" inst26|outputRegister[2][5]~q $end
$var wire 1 e" inst26|outputRegister[0][5]~feeder_combout $end
$var wire 1 f" inst26|outputRegister[0][5]~q $end
$var wire 1 g" inst26|outputRegister[1][5]~q $end
$var wire 1 h" inst26|Mux2~1_combout $end
$var wire 1 i" inst14|out[5]~2_combout $end
$var wire 1 j" inst12|q[8]~DUPLICATE_q $end
$var wire 1 k" inst|Add0~25_sumout $end
$var wire 1 l" inst|q~8_combout $end
$var wire 1 m" inst13|out[5]~2_combout $end
$var wire 1 n" inst4|outputRegister_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 o" inst10|out[5]~7_combout $end
$var wire 1 p" inst10|out[5]~8_combout $end
$var wire 1 q" inst26|outputRegister[5][4]~2_combout $end
$var wire 1 r" inst26|outputRegister[5][2]~q $end
$var wire 1 s" inst26|outputRegister[7][2]~feeder_combout $end
$var wire 1 t" inst26|outputRegister[7][2]~q $end
$var wire 1 u" inst26|outputRegister[6][2]~feeder_combout $end
$var wire 1 v" inst26|outputRegister[6][2]~q $end
$var wire 1 w" inst26|outputRegister[4][2]~feeder_combout $end
$var wire 1 x" inst26|outputRegister[4][2]~q $end
$var wire 1 y" inst26|Mux5~0_combout $end
$var wire 1 z" inst14|out[2]~5_combout $end
$var wire 1 {" inst5|q[40]~feeder_combout $end
$var wire 1 |" inst13|out[2]~5_combout $end
$var wire 1 }" inst4|outputRegister_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 ~" inst10|out[6]~5_combout $end
$var wire 1 !# inst10|out[6]~6_combout $end
$var wire 1 "# inst11|out[6]~3_combout $end
$var wire 1 ## inst7|Add1~10 $end
$var wire 1 $# inst7|Add1~11 $end
$var wire 1 %# inst7|Add1~5_sumout $end
$var wire 1 &# inst7|Mux2~0_combout $end
$var wire 1 '# inst26|outputRegister~9_combout $end
$var wire 1 (# inst26|outputRegister[4][6]~feeder_combout $end
$var wire 1 )# inst26|outputRegister[4][6]~q $end
$var wire 1 *# inst26|outputRegister[7][6]~feeder_combout $end
$var wire 1 +# inst26|outputRegister[7][6]~q $end
$var wire 1 ,# inst26|outputRegister[6][6]~feeder_combout $end
$var wire 1 -# inst26|outputRegister[6][6]~q $end
$var wire 1 .# inst26|outputRegister[5][6]~q $end
$var wire 1 /# inst26|Mux1~0_combout $end
$var wire 1 0# inst14|out[6]~1_combout $end
$var wire 1 1# inst13|out[6]~1_combout $end
$var wire 1 2# inst4|outputRegister~3_combout $end
$var wire 1 3# inst4|outputRegister_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 4# inst4|outputRegister~7_combout $end
$var wire 1 5# inst4|outputRegister_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 6# inst4|outputRegister~5_combout $end
$var wire 1 7# inst4|outputRegister~6_combout $end
$var wire 1 8# inst4|outputRegister~2_combout $end
$var wire 1 9# inst4|outputRegister~4_combout $end
$var wire 1 :# inst16~1_combout $end
$var wire 1 ;# inst|Add0~29_sumout $end
$var wire 1 <# inst|q~9_combout $end
$var wire 1 =# inst|q~10_combout $end
$var wire 1 ># inst13|out[4]~3_combout $end
$var wire 1 ?# inst4|outputRegister_rtl_1|auto_generated|ram_block1a4 $end
$var wire 1 @# inst11|out[4]~6_combout $end
$var wire 1 A# inst26|outputRegister~11_combout $end
$var wire 1 B# inst26|outputRegister[4][4]~feeder_combout $end
$var wire 1 C# inst26|outputRegister[4][4]~q $end
$var wire 1 D# inst26|outputRegister[7][4]~feeder_combout $end
$var wire 1 E# inst26|outputRegister[7][4]~q $end
$var wire 1 F# inst26|outputRegister[6][4]~feeder_combout $end
$var wire 1 G# inst26|outputRegister[6][4]~q $end
$var wire 1 H# inst26|outputRegister[5][4]~q $end
$var wire 1 I# inst26|Mux3~0_combout $end
$var wire 1 J# inst26|outputRegister[1][4]~q $end
$var wire 1 K# inst26|outputRegister[3][4]~q $end
$var wire 1 L# inst26|outputRegister[2][4]~q $end
$var wire 1 M# inst26|outputRegister[0][4]~q $end
$var wire 1 N# inst26|Mux3~1_combout $end
$var wire 1 O# inst26|Mux3~2_combout $end
$var wire 1 P# inst11|out[4]~7_combout $end
$var wire 1 Q# inst7|Add1~13_sumout $end
$var wire 1 R# inst7|Mux4~0_combout $end
$var wire 1 S# inst14|out[4]~3_combout $end
$var wire 1 T# inst12|q[7]~DUPLICATE_q $end
$var wire 1 U# inst10|out[4]~9_combout $end
$var wire 1 V# inst10|out[4]~10_combout $end
$var wire 1 W# inst26|Decoder0~1_combout $end
$var wire 1 X# inst26|outputRegister[2][6]~5_combout $end
$var wire 1 Y# inst26|outputRegister[2][3]~q $end
$var wire 1 Z# inst26|outputRegister[1][3]~q $end
$var wire 1 [# inst26|outputRegister[0][3]~q $end
$var wire 1 \# inst26|outputRegister[3][3]~q $end
$var wire 1 ]# inst26|Mux4~1_combout $end
$var wire 1 ^# inst26|outputRegister[4][3]~feeder_combout $end
$var wire 1 _# inst26|outputRegister[4][3]~q $end
$var wire 1 `# inst26|outputRegister[6][3]~feeder_combout $end
$var wire 1 a# inst26|outputRegister[6][3]~q $end
$var wire 1 b# inst26|outputRegister[7][3]~feeder_combout $end
$var wire 1 c# inst26|outputRegister[7][3]~q $end
$var wire 1 d# inst26|outputRegister[5][3]~q $end
$var wire 1 e# inst26|Mux4~0_combout $end
$var wire 1 f# inst26|Mux4~2_combout $end
$var wire 1 g# inst11|out[3]~9_combout $end
$var wire 1 h# inst23|out[3]~0_combout $end
$var wire 1 i# inst7|Add1~17_sumout $end
$var wire 1 j# inst7|Mux5~0_combout $end
$var wire 1 k# inst14|out[3]~4_combout $end
$var wire 1 l# inst|q[0]~0_combout $end
$var wire 1 m# inst|q~4_combout $end
$var wire 1 n# inst25|Mux9~0_combout $end
$var wire 1 o# inst2|q~5_combout $end
$var wire 1 p# inst22|FB[1]~1_combout $end
$var wire 1 q# inst26|outputRegister~15_combout $end
$var wire 1 r# inst26|outputRegister[2][0]~q $end
$var wire 1 s# inst26|outputRegister[3][0]~q $end
$var wire 1 t# inst26|outputRegister[0][0]~feeder_combout $end
$var wire 1 u# inst26|outputRegister[0][0]~q $end
$var wire 1 v# inst26|outputRegister[1][0]~q $end
$var wire 1 w# inst26|Mux7~1_combout $end
$var wire 1 x# inst26|outputRegister[6][0]~q $end
$var wire 1 y# inst26|outputRegister[7][0]~feeder_combout $end
$var wire 1 z# inst26|outputRegister[7][0]~q $end
$var wire 1 {# inst26|outputRegister[4][0]~feeder_combout $end
$var wire 1 |# inst26|outputRegister[4][0]~q $end
$var wire 1 }# inst26|outputRegister[5][0]~q $end
$var wire 1 ~# inst26|Mux7~0_combout $end
$var wire 1 !$ inst26|Mux7~2_combout $end
$var wire 1 "$ inst10|out[0]~15_combout $end
$var wire 1 #$ inst10|out[0]~16_combout $end
$var wire 1 $$ inst26|outputRegister~14_combout $end
$var wire 1 %$ inst26|outputRegister[4][1]~feeder_combout $end
$var wire 1 &$ inst26|outputRegister[4][1]~q $end
$var wire 1 '$ inst26|outputRegister[5][1]~q $end
$var wire 1 ($ inst26|outputRegister[7][1]~feeder_combout $end
$var wire 1 )$ inst26|outputRegister[7][1]~q $end
$var wire 1 *$ inst26|outputRegister[6][1]~feeder_combout $end
$var wire 1 +$ inst26|outputRegister[6][1]~q $end
$var wire 1 ,$ inst26|Mux6~0_combout $end
$var wire 1 -$ inst26|outputRegister[0][1]~q $end
$var wire 1 .$ inst26|outputRegister[3][1]~q $end
$var wire 1 /$ inst26|outputRegister[1][1]~q $end
$var wire 1 0$ inst26|outputRegister[2][1]~feeder_combout $end
$var wire 1 1$ inst26|outputRegister[2][1]~q $end
$var wire 1 2$ inst26|Mux6~1_combout $end
$var wire 1 3$ inst26|Mux6~2_combout $end
$var wire 1 4$ inst10|out[1]~17_combout $end
$var wire 1 5$ inst10|out[1]~18_combout $end
$var wire 1 6$ inst26|outputRegister[2][2]~feeder_combout $end
$var wire 1 7$ inst26|outputRegister[2][2]~q $end
$var wire 1 8$ inst26|outputRegister[1][2]~q $end
$var wire 1 9$ inst26|outputRegister[0][2]~q $end
$var wire 1 :$ inst26|outputRegister[3][2]~q $end
$var wire 1 ;$ inst26|Mux5~1_combout $end
$var wire 1 <$ inst26|Mux5~2_combout $end
$var wire 1 =$ inst10|out[2]~13_combout $end
$var wire 1 >$ inst10|out[2]~14_combout $end
$var wire 1 ?$ inst14|out[0]~7_combout $end
$var wire 1 @$ inst|Add0~1_sumout $end
$var wire 1 A$ inst|q~1_combout $end
$var wire 1 B$ inst25|Mux3~0_combout $end
$var wire 1 C$ inst1|Mem_Reg~0_combout $end
$var wire 1 D$ inst5|q[55]~DUPLICATE_q $end
$var wire 1 E$ inst14|out[1]~6_combout $end
$var wire 1 F$ inst|Add0~5_sumout $end
$var wire 1 G$ inst|q~2_combout $end
$var wire 1 H$ inst25|Mux13~0_combout $end
$var wire 1 I$ inst|Add0~9_sumout $end
$var wire 1 J$ inst|q~3_combout $end
$var wire 1 K$ inst25|Mux6~0_combout $end
$var wire 1 L$ inst2|q~2_combout $end
$var wire 1 M$ inst22|FA[1]~2_combout $end
$var wire 1 N$ inst10|out[7]~4_combout $end
$var wire 1 O$ inst11|out[7]~1_combout $end
$var wire 1 P$ inst7|Add1~6 $end
$var wire 1 Q$ inst7|Add1~7 $end
$var wire 1 R$ inst7|Add1~1_sumout $end
$var wire 1 S$ inst5|q[29]~DUPLICATE_q $end
$var wire 1 T$ inst7|Mux1~0_combout $end
$var wire 1 U$ inst4|outputRegister~8_combout $end
$var wire 1 V$ inst4|outputRegister~9_combout $end
$var wire 1 W$ inst4|outputRegister~11_combout $end
$var wire 1 X$ inst4|outputRegister~12_combout $end
$var wire 1 Y$ inst4|outputRegister~13_combout $end
$var wire 1 Z$ inst4|outputRegister~14_combout $end
$var wire 1 [$ inst4|outputRegister~15_combout $end
$var wire 1 \$ inst4|outputRegister~16_combout $end
$var wire 1 ]$ inst4|outputRegister~17_combout $end
$var wire 1 ^$ inst4|outputRegister~18_combout $end
$var wire 1 _$ inst5|q [58] $end
$var wire 1 `$ inst5|q [57] $end
$var wire 1 a$ inst5|q [56] $end
$var wire 1 b$ inst5|q [55] $end
$var wire 1 c$ inst5|q [54] $end
$var wire 1 d$ inst5|q [53] $end
$var wire 1 e$ inst5|q [52] $end
$var wire 1 f$ inst5|q [51] $end
$var wire 1 g$ inst5|q [50] $end
$var wire 1 h$ inst5|q [49] $end
$var wire 1 i$ inst5|q [48] $end
$var wire 1 j$ inst5|q [47] $end
$var wire 1 k$ inst5|q [46] $end
$var wire 1 l$ inst5|q [45] $end
$var wire 1 m$ inst5|q [44] $end
$var wire 1 n$ inst5|q [43] $end
$var wire 1 o$ inst5|q [42] $end
$var wire 1 p$ inst5|q [41] $end
$var wire 1 q$ inst5|q [40] $end
$var wire 1 r$ inst5|q [39] $end
$var wire 1 s$ inst5|q [38] $end
$var wire 1 t$ inst5|q [37] $end
$var wire 1 u$ inst5|q [36] $end
$var wire 1 v$ inst5|q [35] $end
$var wire 1 w$ inst5|q [34] $end
$var wire 1 x$ inst5|q [33] $end
$var wire 1 y$ inst5|q [32] $end
$var wire 1 z$ inst5|q [31] $end
$var wire 1 {$ inst5|q [30] $end
$var wire 1 |$ inst5|q [29] $end
$var wire 1 }$ inst5|q [28] $end
$var wire 1 ~$ inst5|q [27] $end
$var wire 1 !% inst5|q [26] $end
$var wire 1 "% inst5|q [25] $end
$var wire 1 #% inst5|q [24] $end
$var wire 1 $% inst5|q [23] $end
$var wire 1 %% inst5|q [22] $end
$var wire 1 &% inst5|q [21] $end
$var wire 1 '% inst5|q [20] $end
$var wire 1 (% inst5|q [19] $end
$var wire 1 )% inst5|q [18] $end
$var wire 1 *% inst5|q [17] $end
$var wire 1 +% inst5|q [16] $end
$var wire 1 ,% inst5|q [15] $end
$var wire 1 -% inst5|q [14] $end
$var wire 1 .% inst5|q [13] $end
$var wire 1 /% inst5|q [12] $end
$var wire 1 0% inst5|q [11] $end
$var wire 1 1% inst5|q [10] $end
$var wire 1 2% inst5|q [9] $end
$var wire 1 3% inst5|q [8] $end
$var wire 1 4% inst5|q [7] $end
$var wire 1 5% inst5|q [6] $end
$var wire 1 6% inst5|q [5] $end
$var wire 1 7% inst5|q [4] $end
$var wire 1 8% inst5|q [3] $end
$var wire 1 9% inst5|q [2] $end
$var wire 1 :% inst5|q [1] $end
$var wire 1 ;% inst5|q [0] $end
$var wire 1 <% inst|q [7] $end
$var wire 1 =% inst|q [6] $end
$var wire 1 >% inst|q [5] $end
$var wire 1 ?% inst|q [4] $end
$var wire 1 @% inst|q [3] $end
$var wire 1 A% inst|q [2] $end
$var wire 1 B% inst|q [1] $end
$var wire 1 C% inst|q [0] $end
$var wire 1 D% inst2|q [23] $end
$var wire 1 E% inst2|q [22] $end
$var wire 1 F% inst2|q [21] $end
$var wire 1 G% inst2|q [20] $end
$var wire 1 H% inst2|q [19] $end
$var wire 1 I% inst2|q [18] $end
$var wire 1 J% inst2|q [17] $end
$var wire 1 K% inst2|q [16] $end
$var wire 1 L% inst2|q [15] $end
$var wire 1 M% inst2|q [14] $end
$var wire 1 N% inst2|q [13] $end
$var wire 1 O% inst2|q [12] $end
$var wire 1 P% inst2|q [11] $end
$var wire 1 Q% inst2|q [10] $end
$var wire 1 R% inst2|q [9] $end
$var wire 1 S% inst2|q [8] $end
$var wire 1 T% inst2|q [7] $end
$var wire 1 U% inst2|q [6] $end
$var wire 1 V% inst2|q [5] $end
$var wire 1 W% inst2|q [4] $end
$var wire 1 X% inst2|q [3] $end
$var wire 1 Y% inst2|q [2] $end
$var wire 1 Z% inst2|q [1] $end
$var wire 1 [% inst2|q [0] $end
$var wire 1 \% inst4|outputRegister_rtl_1_bypass [0] $end
$var wire 1 ]% inst4|outputRegister_rtl_1_bypass [1] $end
$var wire 1 ^% inst4|outputRegister_rtl_1_bypass [2] $end
$var wire 1 _% inst4|outputRegister_rtl_1_bypass [3] $end
$var wire 1 `% inst4|outputRegister_rtl_1_bypass [4] $end
$var wire 1 a% inst4|outputRegister_rtl_1_bypass [5] $end
$var wire 1 b% inst4|outputRegister_rtl_1_bypass [6] $end
$var wire 1 c% inst4|outputRegister_rtl_1_bypass [7] $end
$var wire 1 d% inst4|outputRegister_rtl_1_bypass [8] $end
$var wire 1 e% inst4|outputRegister_rtl_1_bypass [9] $end
$var wire 1 f% inst4|outputRegister_rtl_1_bypass [10] $end
$var wire 1 g% inst4|outputRegister_rtl_1_bypass [11] $end
$var wire 1 h% inst4|outputRegister_rtl_1_bypass [12] $end
$var wire 1 i% inst4|outputRegister_rtl_1_bypass [13] $end
$var wire 1 j% inst4|outputRegister_rtl_1_bypass [14] $end
$var wire 1 k% inst4|outputRegister_rtl_0_bypass [0] $end
$var wire 1 l% inst4|outputRegister_rtl_0_bypass [1] $end
$var wire 1 m% inst4|outputRegister_rtl_0_bypass [2] $end
$var wire 1 n% inst4|outputRegister_rtl_0_bypass [3] $end
$var wire 1 o% inst4|outputRegister_rtl_0_bypass [4] $end
$var wire 1 p% inst4|outputRegister_rtl_0_bypass [5] $end
$var wire 1 q% inst4|outputRegister_rtl_0_bypass [6] $end
$var wire 1 r% inst4|outputRegister_rtl_0_bypass [7] $end
$var wire 1 s% inst4|outputRegister_rtl_0_bypass [8] $end
$var wire 1 t% inst4|outputRegister_rtl_0_bypass [9] $end
$var wire 1 u% inst4|outputRegister_rtl_0_bypass [10] $end
$var wire 1 v% inst4|outputRegister_rtl_0_bypass [11] $end
$var wire 1 w% inst4|outputRegister_rtl_0_bypass [12] $end
$var wire 1 x% inst4|outputRegister_rtl_0_bypass [13] $end
$var wire 1 y% inst4|outputRegister_rtl_0_bypass [14] $end
$var wire 1 z% inst12|q [23] $end
$var wire 1 {% inst12|q [22] $end
$var wire 1 |% inst12|q [21] $end
$var wire 1 }% inst12|q [20] $end
$var wire 1 ~% inst12|q [19] $end
$var wire 1 !& inst12|q [18] $end
$var wire 1 "& inst12|q [17] $end
$var wire 1 #& inst12|q [16] $end
$var wire 1 $& inst12|q [15] $end
$var wire 1 %& inst12|q [14] $end
$var wire 1 && inst12|q [13] $end
$var wire 1 '& inst12|q [12] $end
$var wire 1 (& inst12|q [11] $end
$var wire 1 )& inst12|q [10] $end
$var wire 1 *& inst12|q [9] $end
$var wire 1 +& inst12|q [8] $end
$var wire 1 ,& inst12|q [7] $end
$var wire 1 -& inst12|q [6] $end
$var wire 1 .& inst12|q [5] $end
$var wire 1 /& inst12|q [4] $end
$var wire 1 0& inst12|q [3] $end
$var wire 1 1& inst12|q [2] $end
$var wire 1 2& inst12|q [1] $end
$var wire 1 3& inst12|q [0] $end
$var wire 1 4& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39] $end
$var wire 1 5& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38] $end
$var wire 1 6& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37] $end
$var wire 1 7& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36] $end
$var wire 1 8& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 9& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 :& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 ;& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 <& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 =& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 >& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 ?& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 @& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 A& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 B& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 C& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 D& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 E& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 F& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 G& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 H& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 I& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 J& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 K& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 L& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 M& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 N& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 O& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 P& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 Q& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 R& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 S& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 T& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 U& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 V& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 W& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 X& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 Y& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 Z& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 [& inst4|outputRegister_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 \& inst4|outputRegister_rtl_1|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$var wire 1 ]& inst4|outputRegister_rtl_1|auto_generated|ram_block1a7~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$var wire 1 ^& inst4|outputRegister_rtl_1|auto_generated|ram_block1a6~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$var wire 1 _& inst4|outputRegister_rtl_1|auto_generated|ram_block1a5~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$var wire 1 `& inst4|outputRegister_rtl_1|auto_generated|ram_block1a4~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$var wire 1 a& inst4|outputRegister_rtl_1|auto_generated|ram_block1a3~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$var wire 1 b& inst4|outputRegister_rtl_1|auto_generated|ram_block1a2~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$var wire 1 c& inst4|outputRegister_rtl_1|auto_generated|ram_block1a1~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0*
0)
0(
0'
0&
0%
0$
0#
02
01
00
0/
0.
0-
0,
0+
0B
0A
0@
0?
0>
0=
1<
1;
0:
19
18
07
16
05
04
13
0G
0F
0E
0D
0C
0O
0N
0M
0L
0K
0J
0I
0H
0W
0V
0U
0T
0S
0R
0Q
0P
0_
0^
0]
0\
0[
0Z
0Y
0X
0g
0f
0e
0d
0c
0b
0a
0`
0h
1i
xj
1k
1l
1m
0n
0o
0p
1q
0r
0s
0t
0u
1v
0w
0x
0y
1z
1{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
16!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
1s"
0t"
1u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
1:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
1X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
1o#
0p#
1q#
0r#
0s#
1t#
0u#
0v#
0w#
0x#
1y#
0z#
1{#
0|#
0}#
0~#
0!$
0"$
0#$
1$$
1%$
0&$
0'$
1($
0)$
1*$
0+$
0,$
0-$
0.$
0/$
10$
01$
02$
03$
04$
05$
16$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
1@$
0A$
1B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
z;%
z:%
z9%
z8%
z7%
z6%
z5%
z4%
03%
02%
01%
00%
z/%
z.%
z-%
z,%
0+%
0*%
0)%
z(%
z'%
z&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
zj$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
zO%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
zF%
0E%
0D%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
$end
#25000
1!
1o
1p
1J%
1:$
19$
18$
17$
11$
1/$
1.$
1-$
1+$
1)$
1'$
1&$
1}#
1|#
1z#
1x#
1v#
1u#
1s#
1r#
1M%
1x"
1v"
1t"
1r"
1i$
1I%
1q%
1o%
1`%
1b%
1>!
1<!
1L%
14!
1e$
1(!
1c$
1|
1h$
1G%
1D%
1C
1F
1L!
1y"
1w#
1~#
1,$
12$
1;$
1C$
0z
1.!
0'!
0{
1<$
13$
1!$
12
11
10
#50000
0"
0!
0q
0o
0p
0$$
0q#
0X#
0q"
0O"
0F"
14"
0+"
0""
0|!
0v!
0r!
1A$
06$
0w"
0u"
0s"
0{#
0y#
0t#
00$
0*$
0($
0%$
#75000
1!
1o
1p
1D$
0i$
1)%
1_$
1*%
0e$
1`$
0(!
1(&
0|
0h$
1b$
1C%
1O
1/!
1r
0@$
17!
1E$
1?$
1z"
1F$
0A$
10!
1G$
#100000
0!
0o
0p
#125000
1!
1o
1p
10&
1[%
1k%
11&
1\%
18!
1{%
12&
1|%
1B%
1/&
0C%
1.&
1W!
1g
1e
0O
1f
1N
11!
19!
1X!
1|"
1K$
1n#
15!
12!
0r
1@$
1Y!
1s
0F$
1V!
1H$
0B$
1^!
1x
1w
14
17
1A
06
1@
08
0;
0<
09
0s
1F$
1I$
03!
06!
0o#
0L$
0G$
1A$
1A!
0I$
0@!
0=!
1J$
1G$
0J$
#150000
0!
0o
0p
#175000
1!
1o
1p
0J%
1Q%
0M%
1t%
1s%
1r%
1d%
1c%
1R%
1e%
1Z%
1s$
0[%
0I%
1p%
0q%
0o%
1n%
1_%
0`%
1a%
0b%
0>!
0<!
0L%
04!
0G%
1C%
1H%
1E%
1D
1G
1O
0F
0C$
1R!
0!!
1y
0K$
0n#
05!
02!
1r
0@$
0V!
0.!
0H$
1B$
0^!
0x
0w
04
07
0A
16
0@
18
1;
1<
19
1s
0F$
0l#
0A$
1I$
1J$
#200000
0!
0o
0p
#225000
1!
1o
1p
0Q%
0D$
12%
0R%
1r$
0Z%
1'&
0s$
0)%
0_$
0*%
0`$
11%
0c$
0b$
1A%
0C%
0D%
0H%
0E%
0D
0G
0C
0O
1M
0/!
0R!
1!!
1z
0y
0r
1@$
1t
0I$
07!
0G$
0E$
0?$
0z"
0J$
1'!
1{
0B$
1d!
1^!
1*!
1%!
1w
0v
03
14
1=
1:
1A
1B
06
0s
1F$
1u
1L$
1o#
16!
13!
1+!
1&!
1l#
00!
0t
1I$
1G$
1A$
1m#
1:!
1@!
1=!
0u
1J$
0m#
#250000
0!
0o
0p
#275000
1!
1o
1p
1J%
00&
1M%
1Y%
1S%
02%
1R%
1i$
1&&
0r$
1Z%
0'&
1I%
1q%
1m%
1o%
01&
1^%
1`%
1b%
1>!
1<!
1;!
08!
1L%
0{%
14!
02&
1e$
0|%
1K%
1(!
1N%
01%
0(&
1c$
1|
1h$
0/&
1C%
0.&
0W!
1E%
1D
0g
0e
1O
0f
01!
09!
0L!
0X!
0Y!
1}
0|"
1r
0@$
1,!
1{"
1.!
0'!
0*!
0%!
0=
0:
1s
0F$
0&!
0+!
0A$
0A!
1t
0I$
0:!
0G$
1u
0J$
1m#
#300000
0!
0o
0p
#325000
1!
1o
1p
0t%
1q$
0s%
0r%
0d%
13%
0c%
12%
0e%
0&&
1r$
1[%
0p%
0k%
0m%
0n%
0\%
0^%
0_%
0a%
0;!
1)%
1_$
1*%
0e$
1`$
1a$
0K%
0(!
1+%
0N%
1(&
1d$
1c&
1\&
1b&
1Z!
1a!
1j!
0A%
0B%
0C%
1@%
1L
0O
0N
0M
1m!
1e!
1D!
1)!
1/!
1L!
1[!
1b!
1k!
15"
0u
0r
1@$
0s
1F$
0t
1I$
0,!
17!
1^$
1]$
1\$
1V!
1B$
0d!
0^!
1*!
1%!
0w
1v
13
04
1=
1:
0A
0B
16
1]
1^
1_
1;#
0F$
0I$
05"
1u
1$$
1q#
1r!
1_!
1h!
1&!
1+!
1J$
1G$
1A$
0m#
1l!
1c!
1\!
10!
0;#
1<#
1:!
1i!
1`!
16$
1w"
1u"
1s"
1{#
1y#
1t#
10$
1*$
1($
1%$
1m#
0J$
0G$
1*
1)
0<#
1=#
1?$
1E$
0=#
#325001
1[&
1Z&
1Y&
13#
11"
10"
1"$
02"
14$
1=$
1V$
1U$
14#
1U
1V
1W
1>$
15$
1#$
0:#
1E"
#350000
0!
0o
0p
#375000
1!
1o
1p
10&
1%&
0Y%
1$%
0S%
1%%
1{$
1z$
0R%
1y$
1#%
1&&
0Z%
1s$
0[%
1k%
1m%
11&
1\%
1^%
1;!
18!
1{%
12&
1|%
1}%
0a$
1K%
13&
0+%
1N%
1X%
0c&
0\&
0b&
0Z!
0a!
0j!
1/&
1G%
1C%
1W!
1D%
0E%
0D
1C
1g
1O
1F
1f
1G!
1F!
0D!
0)!
1E!
1-!
1O!
1N!
11!
19!
1Y!
1p!
0h!
1o!
0_!
1g!
0k!
0b!
0[!
1C$
0}
0z
1X!
1r
0@$
1#!
1,!
0V!
0{"
0]$
0^$
0\$
0{
1H$
0B$
0%!
0v
03
0=
06
1@
0]
0_
0^
1Y"
0p!
1h!
1F$
0r!
0q#
0$$
1P!
1H!
0&!
0A$
0\!
0c!
0l!
0`!
0i!
1q!
1A!
1(
0)
0*
1i#
1k!
1b!
0=$
0:!
00$
0*$
0($
0%$
0{#
0y#
0t#
06$
0w"
0u"
0s"
1G$
1i!
0q!
1z"
0E$
0?$
0(
1)
0>$
1q#
1$$
1c!
1l!
1j#
0z"
1E$
1'
10$
1*$
1($
1%$
1{#
1y#
1t#
1k#
#375001
0[&
0Z&
0Y&
03#
01"
00"
12"
0V$
0U$
04#
0U
0V
0W
1:#
#400000
0!
0o
0p
#425000
1!
1o
1p
1Q%
1D$
00&
0q$
1s%
1r%
1d%
03%
1c%
02%
0y$
0#%
0i$
0r$
1'&
0s$
1[%
1p%
1n%
1l%
0^%
1_%
1]%
1a%
0;!
0}%
1a$
03&
1+%
0N%
1p$
0d$
0|
0h$
1b$
1c&
1\&
1b&
1Z!
1a!
1j!
1B%
0G%
0C%
1-&
0W!
0D%
0C
0g
1d
0O
0F
1N
0G!
0F!
1D!
1)!
0E!
0-!
1K!
0L!
0X!
0Y"
1p!
0b!
0"$
0C$
1z
1A"
1I!
1$!
1K$
15!
12!
0r
1@$
1s
0F$
0k#
0j#
1`!
1^$
1]$
1\$
1V!
1?$
1z"
1'!
1{
1B$
1^!
1w
1~
1?
14
1A
16
1]
1^
1_
1*
0'
08
0;
09
0i#
0s
1F$
1I$
03!
06!
0L$
0#$
0q#
02"
1M!
0P!
0H!
1M$
0G$
1A$
1g#
1J!
1X"
0c!
1V$
1U$
1V
1W
0I$
1>$
1#$
1b!
1[!
0I!
1"$
0A"
0E"
0X"
0{#
0y#
0t#
0@!
0=!
1J$
1G$
1b#
1`#
1^#
1r!
1q#
1E"
0g#
0J!
1\!
1c!
0J$
1{#
1y#
1t#
16$
1w"
1u"
1s"
0b#
0`#
0^#
#425001
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x>"
x}"
xn"
x5#
x@"
x3#
x1"
x0"
#450000
0!
0o
0p
#475000
1!
1o
1p
0J%
0D$
10&
0%&
1u%
0r%
0c%
1R%
1y$
1#%
1i$
0&&
1Z%
0'&
1s$
0[%
0I%
0q%
0o%
0l%
0]%
0b%
1f%
0>!
0L%
04!
1e$
1}%
13&
1(!
0+%
11%
1$&
1P%
1|
1h$
0b$
0c&
0\&
0b&
0Z!
0a!
0j!
1G%
1C%
0-&
1.&
1W!
1E%
1D
1g
1e
0d
1O
1F
0$!
1]!
1E!
1-!
0/!
1B!
0K!
1L!
0O!
1X!
1Y"
0p!
0b!
0"$
1A"
1|"
0>$
0M$
0k!
0[!
1}
0z
0K$
1n#
1r
0@$
1q!
0`!
07!
0^$
0]$
0\$
0V!
0V$
17#
0z"
0.!
0'!
0{
0B$
0^!
0*!
1%!
0w
04
1=
0:
0A
06
1T
0W
0]
0^
0_
0*
1(
0<
19
1i#
1s
0F$
0o#
1L$
0r!
0$$
0#$
0q#
x2"
0M!
1M$
0Y"
1p!
1Z"
1&!
0+!
0:#
0A$
0\!
0l!
1X"
0?$
1z"
0c!
0q!
xV$
xU$
x9#
x8#
x7#
x6#
x4#
x2#
00!
xQ
xU
xS
xT
xP
xR
xV
xW
0(
1I$
x=$
x4$
x"$
xU#
x~"
xo"
xA"
x?"
0E"
x:#
1:!
1q!
0X"
0{#
0y#
0t#
00$
0*$
0($
0%$
06$
0w"
0u"
0s"
0G$
1j#
0z"
1'
1(
1>$
1X"
1J$
1k#
1z"
#475001
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
0>"
0}"
0n"
05#
0@"
03#
01"
00"
0"$
12"
04$
0=$
0A"
0U#
0o"
0~"
0?"
0V$
0U$
04#
07#
06#
09#
02#
08#
0P
0Q
0R
0S
0T
0U
0V
0W
1:#
#500000
0!
0o
0p
#525000
1!
1o
1p
1J%
00&
0M%
1t%
1x$
0u%
1r%
0$%
0%%
1c%
0{$
12%
0R%
0#%
1e%
0i$
1r$
1'&
0s$
1[%
0m%
1o%
1l%
01&
1^%
0`%
1]%
0f%
0<!
1;!
08!
0)%
0_$
02&
0e$
0`$
0K%
0(!
1N%
10%
1d$
0|
0h$
1A%
0B%
0G%
0C%
1-&
0W!
0E%
0D
0g
1d
0O
0F
0N
1M
1h#
0e!
1/!
1G!
1F!
0)!
0N!
0D!
01!
09!
0B!
0X!
1_!
0g!
1["
0i#
0M$
0}
1z
1$!
0n#
05!
02!
0r
1@$
0s
1F$
1t
0I$
0j#
0,!
1V!
1.!
1'!
1{
1*!
0%!
0=
1:
0'
18
1;
1<
0h!
1Q#
0F$
0t
1I$
15"
0u
13!
16!
1o#
0>$
05$
1H!
0_!
0["
1i#
1\"
0&!
1+!
0J$
1G$
1A$
0X"
1j#
0A!
10!
0k#
1'
05"
1u
1;#
1k!
1[!
1I!
0:!
1k#
1@!
1=!
0m#
1J$
0G$
0;#
1r!
1$$
1<#
1g#
1J!
1\!
1l!
1m#
0<#
1=#
10$
1*$
1($
1%$
16$
1w"
1u"
1s"
1b#
1`#
1^#
0=#
#550000
0!
0o
0p
#575000
1!
1o
1p
1M%
1"%
1Y%
0x$
1u%
0r%
1$%
0c%
0z$
02%
0y$
1#%
1i$
1&&
0Z%
0'&
1s$
0[%
1I%
0p%
1q%
1m%
0n%
0^%
0_%
1`%
0a%
1b%
1f%
1>!
1<!
0;!
1L%
0{%
14!
12&
0*%
1e$
0|%
1`$
0a$
1K%
03&
1(!
1+%
0N%
0d$
1|
1h$
1c&
1a&
1?!
1j!
1C%
1O
0G!
0F!
1D!
1)!
0E!
0-!
11!
1Y"
0p!
0Z"
1h!
0o!
1["
0i#
0\"
1K$
1n#
15!
1r
0@$
1R#
0i!
1,!
1[$
1]$
0V!
1{"
1d!
1x
1w
1v
13
14
17
1B
1^
1\
0)
1&
0;
0<
09
0Y"
1p!
1F$
06!
0o#
0L$
0H!
0A$
0j#
1i!
0q!
0E$
1S#
0(
1)
0'
0["
1i#
0[!
0@!
0=!
1G$
1q!
0z"
1E$
0k#
1(
0Q#
0r!
0\!
1j#
1z"
1'
06$
0w"
0u"
0s"
0R#
1k#
0&
0S#
#575001
1[&
1Z&
1Y&
13#
11"
10"
1"$
02"
14$
1=$
1V$
1U$
14#
1U
1V
1W
1>$
15$
1#$
0:#
1E"
#600000
0!
0o
0p
#625000
1!
1o
1p
0J%
0M%
1q$
1S%
1{$
1z$
1y$
0#%
0r$
1'&
0s$
1[%
0o%
1n%
0l%
1_%
0`%
0]%
0b%
0>!
0<!
1)%
0L%
1_$
1*%
1|%
0}%
1a$
13&
0+%
0c&
0a&
0?!
0j!
1B%
0C%
1D%
1H%
1E%
1D
1G
1C
0O
1N
1E!
1-!
0]!
0p!
1Z"
0h!
1o!
1_!
0k!
0I!
1R!
0!!
0z
1y
12!
0r
1@$
1s
0F$
0]$
0[$
1V!
0.!
0'!
0{
0H$
0d!
0*!
0x
0w
0v
0~
0?
03
04
07
0:
0B
0@
0\
0^
08
1["
0i#
1Y"
0Z"
0s
1F$
1t
0I$
03!
0+!
0l#
0$$
0G$
1A$
0g#
0J!
0l!
1`!
0i!
0q!
0(
0)
1*
1Q#
0t
1I$
15"
0u
00$
0*$
0($
0%$
0j#
0z"
0E$
1?$
0b#
0`#
0^#
0'
05"
1u
1;#
1R#
0k#
1&
0;#
1<#
1S#
0<#
#625001
0[&
0Z&
0Y&
03#
01"
00"
0"$
12"
04$
0=$
0V$
0U$
04#
0U
0V
0W
0>$
05$
0#$
1:#
0E"
#650000
0!
0o
0p
#675000
1!
1o
1p
0Q%
10&
0"%
1,&
1%&
0Y%
0$%
13%
0S%
0{$
0z$
0y$
0i$
0&&
0'&
1s$
0[%
0I%
0q%
0m%
1l%
1]%
0)%
1{%
04!
0*%
0e$
0`$
1}%
0K%
0(!
0X%
0c$
0P%
0|
0h$
0B%
0/&
1C%
0-&
1T#
0.&
1W!
0D%
0H%
0E%
0D
0G
0C
1g
0e
1c
0d
1O
0f
0N
0D!
0)!
0/!
0L!
1X!
0Y!
0Y"
1p!
1h!
0o!
0_!
0m!
0|"
1>#
0h#
0R!
1!!
1z
0y
0$!
02!
1r
0@$
0F$
0R#
0`!
0m#
0#!
0,!
0V!
0A$
0{"
0J$
1'!
1{
1H$
1d!
1*!
1x
1w
1v
1~
1?
13
14
17
1:
1B
1@
0*
0&
18
0["
0p!
1F$
13!
1+!
1l#
0h!
00!
0?$
0S#
0Q#
1J$
1G$
1m#
#700000
0!
0o
0p
#725000
1!
1o
1p
1Q%
00&
1g%
0,&
1v%
0t%
0q$
1Y%
0u%
0s%
1r%
0d%
03%
1S%
1c%
0e%
1i$
1'&
0s$
1[%
1I%
1q%
1m%
0f%
0_$
14!
02&
1e$
0|%
0a$
1K%
03&
1(!
01%
0p$
1X%
0(&
1c$
00%
1P%
1|
1h$
1B%
0C%
0T#
0W!
1D%
1H%
1E%
1D
1G
1C
0g
0c
0O
1N
0E!
0-!
01!
1L!
0X!
0>#
1R!
0!!
0z
1y
12!
0r
1@$
1s
0F$
1#!
1,!
1V!
1{"
0'!
0{
0H$
0d!
0*!
0x
0w
0v
0~
0?
03
04
07
0:
0B
0@
08
0s
1F$
1t
0I$
03!
0+!
0l#
0G$
1A$
0t
1I$
15"
0u
05"
1u
1;#
0;#
1<#
0<#
#750000
0!
0o
0p
#775000
1!
1o
1p
0Q%
0g%
0v%
0%&
1q$
0Y%
0r%
13%
0S%
0c%
0i$
0'&
1s$
0[%
0I%
0q%
0k%
0m%
0n%
0l%
0\%
0_%
0]%
0{%
1_$
04!
0e$
0}%
1a$
0K%
0(!
11%
0$&
1p$
0X%
1(&
0c$
10%
0P%
0|
0h$
0B%
1C%
0D%
0H%
0E%
0D
0G
0C
1O
0N
0L!
0R!
1!!
1z
0y
02!
1r
0@$
0F$
0m#
0#!
0,!
0V!
0A$
0{"
0J$
1'!
1{
1H$
1d!
1*!
1x
1w
1v
1~
1?
13
14
17
1:
1B
1@
18
1F$
13!
1+!
1l#
1J$
1G$
1m#
#800000
0!
0o
0p
#825000
1!
1o
1p
1Q%
1%&
0q$
1Y%
03%
1S%
1i$
1'&
0s$
1[%
1I%
1q%
1k%
1m%
1\%
1{%
0_$
14!
1e$
1}%
0a$
1K%
1(!
01%
1$&
0p$
1X%
0(&
1c$
00%
1P%
1|
1h$
1B%
0C%
1D%
1H%
1E%
1D
1G
1C
0O
1N
1B!
1L!
1R!
0!!
0z
1y
12!
0r
1@$
1s
0F$
1#!
1,!
1V!
1{"
0'!
0{
0H$
0d!
0*!
0x
0w
0v
0~
0?
03
04
07
0:
0B
0@
08
0s
1F$
1t
0I$
03!
0+!
0l#
1C!
0G$
1A$
0t
1I$
15"
0u
05"
1u
1;#
0;#
1<#
0<#
#825001
xa&
x^&
xb&
x\&
xc&
x_&
x]&
x`&
x?#
xy!
xs!
xj!
xa!
xZ!
xT!
x?!
0a&
0^&
0b&
0\&
0c&
0_&
0]&
0`&
0?#
0y!
0s!
0j!
0a!
0Z!
0T!
0?!
#850000
0!
0o
0p
#875000
1!
1o
1p
0Q%
0%&
1q$
0Y%
13%
0S%
0i$
0'&
1s$
0[%
0I%
0q%
0k%
0m%
0\%
0{%
1_$
04!
0e$
0}%
1a$
0K%
0(!
11%
0$&
1p$
0X%
1(&
0c$
10%
0P%
0|
0h$
0B%
1C%
0D%
0H%
0E%
0D
0G
0C
1O
0N
0B!
0L!
0R!
1!!
1z
0y
02!
1r
0@$
0F$
0m#
0#!
0,!
0V!
0A$
0{"
0J$
1'!
1{
1H$
1d!
1*!
1x
1w
1v
1~
1?
13
14
17
1:
1B
1@
18
1F$
13!
1+!
1l#
0C!
1J$
1G$
1m#
#900000
0!
0o
0p
#925000
1!
1o
1p
1Q%
1%&
0q$
1Y%
03%
1S%
1i$
1'&
0s$
1[%
1I%
1q%
1k%
1m%
1\%
1{%
0_$
14!
1e$
1}%
0a$
1K%
1(!
01%
1$&
0p$
1X%
0(&
1c$
00%
1P%
1|
1h$
1B%
0C%
1D%
1H%
1E%
1D
1G
1C
0O
1N
1B!
1L!
1R!
0!!
0z
1y
12!
0r
1@$
1s
0F$
1#!
1,!
1V!
1{"
0'!
0{
0H$
0d!
0*!
0x
0w
0v
0~
0?
03
04
07
0:
0B
0@
08
0s
1F$
1t
0I$
03!
0+!
0l#
1C!
0G$
1A$
0t
1I$
15"
0u
05"
1u
1;#
0;#
1<#
0<#
#925001
xa&
x^&
xb&
x\&
xc&
x_&
x]&
x`&
x?#
xy!
xs!
xj!
xa!
xZ!
xT!
x?!
0a&
0^&
0b&
0\&
0c&
0_&
0]&
0`&
0?#
0y!
0s!
0j!
0a!
0Z!
0T!
0?!
#950000
0!
0o
0p
#975000
1!
1o
1p
0Q%
0%&
1q$
0Y%
13%
0S%
0i$
0'&
1s$
0[%
0I%
0q%
0k%
0m%
0\%
0{%
1_$
04!
0e$
0}%
1a$
0K%
0(!
11%
0$&
1p$
0X%
1(&
0c$
10%
0P%
0|
0h$
0B%
1C%
0D%
0H%
0E%
0D
0G
0C
1O
0N
0B!
0L!
0R!
1!!
1z
0y
02!
1r
0@$
0F$
0m#
0#!
0,!
0V!
0A$
0{"
0J$
1'!
1{
1H$
1d!
1*!
1x
1w
1v
1~
1?
13
14
17
1:
1B
1@
18
1F$
13!
1+!
1l#
0C!
1J$
1G$
1m#
#1000000
