{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "fb5ed9da",
   "metadata": {},
   "outputs": [],
   "source": [
    "from onnx import TensorProto, helper\n",
    "import numpy as np\n",
    "\n",
    "from finn.core.datatype import DataType\n",
    "from finn.transformation.infer_shapes import InferShapes\n",
    "from finn.transformation.infer_datatypes import InferDataTypes\n",
    "from finn.transformation.general import GiveUniqueNodeNames\n",
    "from finn.transformation.lower_convs_to_matmul import LowerConvsToMatMul\n",
    "\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "import finn.core.onnx_exec as oxe\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.util.basic import gen_finn_dt_tensor\n",
    "import finn.transformation.fpgadataflow.convert_to_hls_layers as to_hls\n",
    "\n",
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "from finn.custom_op.general.im2col import compute_conv_output_dim\n",
    "from finn.custom_op.registry import getCustomOp\n",
    "from finn.analysis.fpgadataflow.exp_cycles_per_layer import exp_cycles_per_layer\n",
    "\n",
    "def test_convert_to_hls_1d_conv_layer(conv_config, depthwise, exec_mode):\n",
    "    pad, kernel_size, stride, dilation = conv_config\n",
    "    np.random.seed(0)\n",
    "    idt = DataType.UINT4\n",
    "\n",
    "    in_feature_dim_h, in_feature_dim_w = [10, 1]\n",
    "    in_chn = 16\n",
    "\n",
    "    k_h, k_w = kernel_size\n",
    "    stride_h, stride_w = stride\n",
    "    dilation_h, dilation_w = dilation\n",
    "    pad_h = pad[0] + pad[2]\n",
    "    pad_w = pad[1] + pad[3]\n",
    "\n",
    "    if depthwise is True:\n",
    "        group = out_chn = in_chn\n",
    "        conv_param_shape = [out_chn, 1, k_h, k_w]\n",
    "    else:\n",
    "        group = 1\n",
    "        out_chn = 20\n",
    "        conv_param_shape = [out_chn, in_chn, k_h, k_w]\n",
    "\n",
    "    out_feature_dim_h = compute_conv_output_dim(\n",
    "        in_feature_dim_h, k_h, stride_h, pad_h, dilation_h\n",
    "    )\n",
    "    out_feature_dim_w = compute_conv_output_dim(\n",
    "        in_feature_dim_w, k_w, stride_w, pad_w, dilation_w\n",
    "    )\n",
    "\n",
    "    input_shape = [1, in_chn, in_feature_dim_h, in_feature_dim_w]\n",
    "    output_shape = [1, out_chn, out_feature_dim_h, out_feature_dim_w]\n",
    "\n",
    "    conv_weight_dt = DataType.UINT4\n",
    "\n",
    "    conv_config = {}\n",
    "    conv_config[\"dilations\"] = [dilation_h, dilation_w]\n",
    "    conv_config[\"group\"] = group\n",
    "    conv_config[\"kernel_shape\"] = [k_h, k_w]\n",
    "    conv_config[\"pads\"] = pad\n",
    "    conv_config[\"strides\"] = [stride_h, stride_w]\n",
    "\n",
    "    top_in = helper.make_tensor_value_info(\"top_in\", TensorProto.FLOAT, input_shape)\n",
    "    top_out = helper.make_tensor_value_info(\"top_out\", TensorProto.FLOAT, output_shape)\n",
    "    value_info = [\n",
    "        helper.make_tensor_value_info(\"p1\", TensorProto.FLOAT, conv_param_shape)\n",
    "    ]\n",
    "\n",
    "    modelproto = helper.make_model(\n",
    "        helper.make_graph(\n",
    "            name=\"conv_test\",\n",
    "            inputs=[top_in],\n",
    "            outputs=[top_out],\n",
    "            value_info=value_info,\n",
    "            nodes=[\n",
    "                helper.make_node(\"Conv\", [\"top_in\", \"p1\"], [\"top_out\"], **conv_config)\n",
    "            ],\n",
    "        )\n",
    "    )\n",
    "\n",
    "    model = ModelWrapper(modelproto)\n",
    "    model.set_tensor_datatype(\"top_in\", idt)\n",
    "    model.set_tensor_datatype(\"top_out\", idt)\n",
    "    model.set_tensor_datatype(\"p1\", conv_weight_dt)\n",
    "    model.set_initializer(\"p1\", gen_finn_dt_tensor(conv_weight_dt, conv_param_shape))\n",
    "\n",
    "    model = model.transform(InferShapes())\n",
    "    model = model.transform(InferDataTypes())\n",
    "\n",
    "    new_model = model.transform(LowerConvsToMatMul())\n",
    "    new_model = new_model.transform(to_hls.InferConvInpGen())\n",
    "    if depthwise is True:\n",
    "        new_model = new_model.transform(to_hls.InferVVAU())\n",
    "    else:\n",
    "        new_model = new_model.transform(to_hls.InferQuantizedStreamingFCLayer())\n",
    "        fc_node = new_model.get_nodes_by_op_type(\"StreamingFCLayer_Batch\")[0]\n",
    "        fc_inst = getCustomOp(fc_node)\n",
    "        mw = fc_inst.get_nodeattr(\"MW\")\n",
    "        mh = fc_inst.get_nodeattr(\"MH\")\n",
    "        pe_cands = list(filter(lambda x: mh % x == 0, range(2, mh + 1)))\n",
    "        simd_cands = list(filter(lambda x: mw % x == 0, range(2, mw + 1)))\n",
    "        fc_inst.set_nodeattr(\"PE\", pe_cands[0])\n",
    "        fc_inst.set_nodeattr(\"SIMD\", simd_cands[0])\n",
    "\n",
    "    new_model = new_model.transform(GiveUniqueNodeNames())\n",
    "    new_model = new_model.transform(InferShapes())\n",
    "    new_model = new_model.transform(InferDataTypes())\n",
    "\n",
    "    if exec_mode == \"cppsim\":\n",
    "        new_model = new_model.transform(PrepareCppSim())\n",
    "        new_model = new_model.transform(CompileCppSim())\n",
    "        new_model = new_model.transform(SetExecMode(\"cppsim\"))\n",
    "    elif exec_mode == \"rtlsim\":\n",
    "        new_model = new_model.transform(SetExecMode(\"rtlsim\"))\n",
    "        new_model = new_model.transform(GiveUniqueNodeNames())\n",
    "        new_model = new_model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "        new_model = new_model.transform(HLSSynthIP())\n",
    "        new_model = new_model.transform(PrepareRTLSim())\n",
    "    else:\n",
    "        raise Exception(\"Unknown exec_mode\")\n",
    "\n",
    "    x = gen_finn_dt_tensor(idt, input_shape)\n",
    "    inp_dict = {model.graph.input[0].name: x}\n",
    "    assert oxe.compare_execution(model, new_model, inp_dict)\n",
    "\n",
    "    if pad_h == 1 and pad_w == 1:\n",
    "        padding_node = new_model.get_nodes_by_op_type(\"FMPadding_Batch\")[0]\n",
    "        padding_inst = getCustomOp(padding_node)\n",
    "        assert padding_inst.get_nodeattr(\"SIMD\") == in_chn\n",
    "\n",
    "    if depthwise is True and exec_mode == \"rtlsim\":\n",
    "        node = new_model.get_nodes_by_op_type(\"Vector_Vector_Activate_Batch\")[0]\n",
    "        inst = getCustomOp(node)\n",
    "        cycles_rtlsim = inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "        exp_cycles_dict = new_model.analysis(exp_cycles_per_layer)\n",
    "        exp_cycles = exp_cycles_dict[node.name]\n",
    "        assert np.isclose(exp_cycles, cycles_rtlsim, atol=11)\n",
    "        assert exp_cycles != 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "c872b109",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare.v:87: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare.v:88: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare.v:89: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare_s.v:62: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare_s.v:63: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare.v:246: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare.v:287: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_nonsquare_s.v:150: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_FMPadding_Batch_0_m2w5qxks/project_FMPadding_Batch_0/sol1/impl/verilog//FMPadding_Batch_0_FMPadding_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:112: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:113: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:114: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:115: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:396: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:465: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1916_fu_295_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:467: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1910_fu_268_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:477: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_58' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:479: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln1915_1_reg_361' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_6_9nddyw/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:302: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:303: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:304: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:305: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1059: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1140: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_857_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1142: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_s_reg_1600' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1144: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_857_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1146: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_23_reg_1595' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1148: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_869_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1150: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_10_reg_1610' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1152: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_869_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1154: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_25_reg_1605' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1156: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_881_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1158: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_11_reg_1620' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1160: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_881_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1162: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_27_reg_1615' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1164: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_fu_893_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1166: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_12_reg_1630' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1168: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_fu_893_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1170: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_29_reg_1625' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1172: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_905_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1174: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_13_reg_1640' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1176: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_905_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1178: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_30_reg_1635' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1180: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_917_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1182: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_14_reg_1650' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1184: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_917_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1186: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_31_reg_1645' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1188: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_749_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1190: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_1_reg_1510' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1192: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_749_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1194: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_4_reg_1505' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1196: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_761_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1198: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_2_reg_1520' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1200: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_761_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1202: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_6_reg_1515' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1204: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_773_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1206: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_3_reg_1530' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1208: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_773_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1210: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_8_reg_1525' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1212: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_785_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1214: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_4_reg_1540' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1216: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_785_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1218: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_11_reg_1535' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1220: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_797_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1222: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_5_reg_1550' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1224: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_797_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1226: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_13_reg_1545' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1228: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_809_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1230: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_6_reg_1560' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1232: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_809_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1234: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_15_reg_1555' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1236: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_821_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1238: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_7_reg_1570' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1240: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_821_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1242: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_17_reg_1565' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1244: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_833_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1246: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_8_reg_1580' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1248: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_833_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1250: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_19_reg_1575' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1252: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_845_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1254: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_9_reg_1590' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1256: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_845_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1258: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_21_reg_1585' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1260: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_737_p00' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1262: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln647_1_reg_1500' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1264: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_737_p10' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1266: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_2_reg_1495' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1316: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_reg_1714' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1318: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_reg_1719' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1320: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_reg_1724' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1322: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_reg_1729' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1324: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_reg_1734' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1326: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_reg_1739' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1328: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_1669' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1330: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_reg_1674' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1332: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_reg_1679' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1334: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_reg_1684' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1336: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_1689' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1338: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_reg_1694' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1340: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_reg_1699' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1342: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_reg_1704' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1344: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_reg_1709' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1346: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_reg_1664' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_9wfq_dda/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_mirza/pyverilator_FMPadding_Batch_0_ffy9z1kq'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mirza/pyverilator_FMPadding_Batch_0_ffy9z1kq/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VFMPadding_Batch_0_FMPadding_Batch_0.cpp > VFMPadding_Batch_0_FMPadding_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VFMPadding_Batch_0_FMPadding_Batch_0__ALLcls.o VFMPadding_Batch_0_FMPadding_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VFMPadding_Batch_0_FMPadding_Batch_0__Trace.cpp VFMPadding_Batch_0_FMPadding_Batch_0__Syms.cpp VFMPadding_Batch_0_FMPadding_Batch_0__Trace__Slow.cpp > VFMPadding_Batch_0_FMPadding_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VFMPadding_Batch_0_FMPadding_Batch_0__ALLsup.o VFMPadding_Batch_0_FMPadding_Batch_0__ALLsup.cpp\n",
      "      Archiving VFMPadding_Batch_0_FMPadding_Batch_0__ALL.a ...\n",
      "ar r VFMPadding_Batch_0_FMPadding_Batch_0__ALL.a VFMPadding_Batch_0_FMPadding_Batch_0__ALLcls.o VFMPadding_Batch_0_FMPadding_Batch_0__ALLsup.o\n",
      "ranlib VFMPadding_Batch_0_FMPadding_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VFMPadding_Batch_0_FMPadding_Batch_0__ALL.a    -o VFMPadding_Batch_0_FMPadding_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_mirza/pyverilator_FMPadding_Batch_0_ffy9z1kq'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VFMPadding_Batch_0_FMPadding_Batch_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_mirza/pyverilator_ConvolutionInputGenerator1D_0_y_a3rrbw'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mirza/pyverilator_ConvolutionInputGenerator1D_0_y_a3rrbw/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.cpp > VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__Trace.cpp VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__Syms.cpp VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__Trace__Slow.cpp > VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.cpp\n",
      "      Archiving VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a ...\n",
      "ar r VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.o\n",
      "ranlib VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a    -o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_mirza/pyverilator_ConvolutionInputGenerator1D_0_y_a3rrbw'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_mirza/pyverilator_Vector_Vector_Activate_Batch_0_d18ni7tv'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mirza/pyverilator_Vector_Vector_Activate_Batch_0_d18ni7tv/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0.cpp > VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLcls.o VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__Trace.cpp VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__Syms.cpp VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__Trace__Slow.cpp > VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLsup.o VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLsup.cpp\n",
      "      Archiving VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALL.a ...\n",
      "ar r VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALL.a VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLcls.o VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALLsup.o\n",
      "ranlib VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALL.a    -o VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_mirza/pyverilator_Vector_Vector_Activate_Batch_0_d18ni7tv'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VVector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0__ALL.a\n"
     ]
    }
   ],
   "source": [
    "# conv_config:\n",
    "# [pad_h_begin, pad_w_begin, pad_h_end, pad_w_end]\n",
    "# [kernel_size_h, kernel_size_w]\n",
    "# [stride_h, stride_w]\n",
    "# [dilation_h, dilation_w]\n",
    "conv_config = [[[0, 0, 0, 0], [4, 1], [1, 1], [1, 1]],\n",
    "                [[1, 0, 1, 0], [4, 1], [1, 1], [1, 1]],\n",
    "                [[1, 0, 1, 0], [4, 1], [2, 1], [1, 1]],\n",
    "                [[1, 0, 1, 0], [4, 1], [1, 1], [2, 1]]\n",
    "            ]\n",
    "depthwise = True\n",
    "exec_mode = [\"cppsim\", \"rtlsim\"]\n",
    "\n",
    "test_convert_to_hls_1d_conv_layer(conv_config[3], depthwise, exec_mode[1])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f59fc6c5",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
