Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Oct 19 11:50:50 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file fsm_timing_summary_routed.rpt -pb fsm_timing_summary_routed.pb -rpx fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: Inst_chenillard/Inst_clk_div/clk_4Hz_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.283        0.000                      0                  123        0.163        0.000                      0                  123        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.283        0.000                      0                  123        0.163        0.000                      0                  123        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.595%)  route 3.398ns (80.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.804     9.373    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.847    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[13]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    Inst_chenillard/Inst_clk_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.595%)  route 3.398ns (80.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.804     9.373    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.847    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[14]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    Inst_chenillard/Inst_clk_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.595%)  route 3.398ns (80.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.804     9.373    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.847    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[15]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    Inst_chenillard/Inst_clk_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.828ns (19.595%)  route 3.398ns (80.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.804     9.373    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.847    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[16]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    Inst_chenillard/Inst_clk_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.828ns (20.067%)  route 3.298ns (79.933%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.705     9.273    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.848    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[5]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    Inst_chenillard/Inst_clk_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.828ns (20.067%)  route 3.298ns (79.933%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.705     9.273    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.848    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[6]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    Inst_chenillard/Inst_clk_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.828ns (20.067%)  route 3.298ns (79.933%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.705     9.273    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.848    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[7]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    Inst_chenillard/Inst_clk_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.828ns (20.067%)  route 3.298ns (79.933%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.705     9.273    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.848    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[8]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    Inst_chenillard/Inst_clk_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.259%)  route 3.259ns (79.741%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.666     9.234    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y19          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.847    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[10]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    Inst_chenillard/Inst_clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 Inst_chenillard/Inst_clk_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_chenillard/Inst_clk_div/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.259%)  route 3.259ns (79.741%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.147    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Inst_chenillard/Inst_clk_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.857     6.460    Inst_chenillard/Inst_clk_div/counter[3]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  Inst_chenillard/Inst_clk_div/counter[0]_i_8/O
                         net (fo=1, routed)           1.082     7.666    Inst_chenillard/Inst_clk_div/counter[0]_i_8_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  Inst_chenillard/Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.654     8.445    Inst_chenillard/Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.569 r  Inst_chenillard/Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.666     9.234    Inst_chenillard/Inst_clk_div/clk_4Hz_i
    SLICE_X5Y19          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.847    Inst_chenillard/Inst_clk_div/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  Inst_chenillard/Inst_clk_div/counter_reg[11]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    Inst_chenillard/Inst_clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q2/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/btn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.474    Inst_decode/Inst_Q2/CLK
    SLICE_X3Y15          FDRE                                         r  Inst_decode/Inst_Q2/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Inst_decode/Inst_Q2/q1_reg/Q
                         net (fo=3, routed)           0.110     1.725    Inst_decode/Inst_Q2/q1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  Inst_decode/Inst_Q2/out_btn_pulse0/O
                         net (fo=1, routed)           0.000     1.770    Inst_decode/btnPulseD
    SLICE_X2Y15          FDRE                                         r  Inst_decode/btn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     1.987    Inst_decode/CLK
    SLICE_X2Y15          FDRE                                         r  Inst_decode/btn_reg[3]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.607    Inst_decode/btn_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q2/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/Inst_Q2/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.474    Inst_decode/Inst_Q2/CLK
    SLICE_X3Y15          FDRE                                         r  Inst_decode/Inst_Q2/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Inst_decode/Inst_Q2/q1_reg/Q
                         net (fo=3, routed)           0.114     1.729    Inst_decode/Inst_Q2/q1
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.045     1.774 r  Inst_decode/Inst_Q2/q30/O
                         net (fo=1, routed)           0.000     1.774    Inst_decode/Inst_Q2/p_0_in
    SLICE_X2Y15          FDRE                                         r  Inst_decode/Inst_Q2/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     1.987    Inst_decode/Inst_Q2/CLK
    SLICE_X2Y15          FDRE                                         r  Inst_decode/Inst_Q2/q3_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.608    Inst_decode/Inst_Q2/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q3/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/Inst_Q3/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.469    Inst_decode/Inst_Q3/CLK
    SLICE_X1Y20          FDRE                                         r  Inst_decode/Inst_Q3/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_decode/Inst_Q3/q1_reg/Q
                         net (fo=3, routed)           0.121     1.731    Inst_decode/Inst_Q3/q1
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.045     1.776 r  Inst_decode/Inst_Q3/q30/O
                         net (fo=1, routed)           0.000     1.776    Inst_decode/Inst_Q3/p_0_in
    SLICE_X2Y20          FDRE                                         r  Inst_decode/Inst_Q3/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    Inst_decode/Inst_Q3/CLK
    SLICE_X2Y20          FDRE                                         r  Inst_decode/Inst_Q3/q3_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.604    Inst_decode/Inst_Q3/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/Inst_Q1/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.250%)  route 0.123ns (39.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.471    Inst_decode/Inst_Q1/CLK
    SLICE_X0Y18          FDRE                                         r  Inst_decode/Inst_Q1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_decode/Inst_Q1/q1_reg/Q
                         net (fo=3, routed)           0.123     1.735    Inst_decode/Inst_Q1/q1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.045     1.780 r  Inst_decode/Inst_Q1/q30/O
                         net (fo=1, routed)           0.000     1.780    Inst_decode/Inst_Q1/p_0_in
    SLICE_X2Y18          FDRE                                         r  Inst_decode/Inst_Q1/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.984    Inst_decode/Inst_Q1/CLK
    SLICE_X2Y18          FDRE                                         r  Inst_decode/Inst_Q1/q3_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121     1.606    Inst_decode/Inst_Q1/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/btn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.862%)  route 0.125ns (40.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.471    Inst_decode/Inst_Q1/CLK
    SLICE_X0Y18          FDRE                                         r  Inst_decode/Inst_Q1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_decode/Inst_Q1/q1_reg/Q
                         net (fo=3, routed)           0.125     1.737    Inst_decode/Inst_Q1/q1
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  Inst_decode/Inst_Q1/out_btn_pulse0/O
                         net (fo=1, routed)           0.000     1.782    Inst_decode/out_btn_pulse
    SLICE_X2Y18          FDRE                                         r  Inst_decode/btn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.984    Inst_decode/CLK
    SLICE_X2Y18          FDRE                                         r  Inst_decode/btn_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     1.605    Inst_decode/btn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q3/q4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/btn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.469    Inst_decode/Inst_Q3/CLK
    SLICE_X2Y20          FDRE                                         r  Inst_decode/Inst_Q3/q4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.148     1.617 r  Inst_decode/Inst_Q3/q4_reg/Q
                         net (fo=2, routed)           0.073     1.690    Inst_decode/Inst_Q3/q4
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.098     1.788 r  Inst_decode/Inst_Q3/out_btn_pulse0/O
                         net (fo=1, routed)           0.000     1.788    Inst_decode/btnPulseL
    SLICE_X2Y20          FDRE                                         r  Inst_decode/btn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    Inst_decode/CLK
    SLICE_X2Y20          FDRE                                         r  Inst_decode/btn_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.589    Inst_decode/btn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q4/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/Inst_Q4/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.495%)  route 0.149ns (44.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.471    Inst_decode/Inst_Q4/CLK
    SLICE_X0Y18          FDRE                                         r  Inst_decode/Inst_Q4/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_decode/Inst_Q4/q1_reg/Q
                         net (fo=3, routed)           0.149     1.761    Inst_decode/Inst_Q4/q1
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  Inst_decode/Inst_Q4/q30/O
                         net (fo=1, routed)           0.000     1.806    Inst_decode/Inst_Q4/p_0_in
    SLICE_X2Y18          FDRE                                         r  Inst_decode/Inst_Q4/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.984    Inst_decode/Inst_Q4/CLK
    SLICE_X2Y18          FDRE                                         r  Inst_decode/Inst_Q4/q3_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121     1.606    Inst_decode/Inst_Q4/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q1/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/Inst_Q1/q4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.471    Inst_decode/Inst_Q1/CLK
    SLICE_X2Y18          FDRE                                         r  Inst_decode/Inst_Q1/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  Inst_decode/Inst_Q1/q3_reg/Q
                         net (fo=2, routed)           0.127     1.762    Inst_decode/Inst_Q1/q3
    SLICE_X3Y18          FDRE                                         r  Inst_decode/Inst_Q1/q4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.984    Inst_decode/Inst_Q1/CLK
    SLICE_X3Y18          FDRE                                         r  Inst_decode/Inst_Q1/q4_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.075     1.559    Inst_decode/Inst_Q1/q4_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_decode/Inst_Q4/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decode/Inst_Q4/q4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.471    Inst_decode/Inst_Q4/CLK
    SLICE_X2Y18          FDRE                                         r  Inst_decode/Inst_Q4/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  Inst_decode/Inst_Q4/q3_reg/Q
                         net (fo=2, routed)           0.127     1.762    Inst_decode/Inst_Q4/q3
    SLICE_X3Y18          FDRE                                         r  Inst_decode/Inst_Q4/q4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.984    Inst_decode/Inst_Q4/CLK
    SLICE_X3Y18          FDRE                                         r  Inst_decode/Inst_Q4/q4_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.070     1.554    Inst_decode/Inst_Q4/q4_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.116     1.753    Inst_chenillard/Inst_shift_vector/out[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.048     1.801 r  Inst_chenillard/Inst_shift_vector/led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.801    led_i[7]
    SLICE_X3Y17          FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.107     1.592    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    Inst_chenillard/Inst_clk_div/clk_4Hz_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    Inst_chenillard/Inst_clk_div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    Inst_chenillard/Inst_clk_div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    Inst_chenillard/Inst_clk_div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    Inst_chenillard/Inst_clk_div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    Inst_chenillard/Inst_clk_div/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    Inst_chenillard/Inst_clk_div/clk_4Hz_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    Inst_chenillard/Inst_clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    Inst_chenillard/Inst_clk_div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    Inst_chenillard/Inst_clk_div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    Inst_chenillard/Inst_clk_div/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    Inst_chenillard/Inst_clk_div/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    Inst_chenillard/Inst_clk_div/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    Inst_chenillard/Inst_clk_div/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    Inst_chenillard/Inst_clk_div/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    Inst_chenillard/Inst_clk_div/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    Inst_chenillard/Inst_clk_div/clk_4Hz_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    Inst_chenillard/Inst_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    Inst_chenillard/Inst_clk_div/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    Inst_chenillard/Inst_clk_div/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    Inst_chenillard/Inst_clk_div/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Inst_decode/Inst_Q1/q0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Inst_decode/Inst_Q2/q0_reg/C



