Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 16:00:40 2024
| Host         : LAPTOP-HQ21H1CR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mod (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: rst (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.498        0.000                      0                   30        0.265        0.000                      0                   30        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.498        0.000                      0                   30        0.265        0.000                      0                   30        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.980ns (28.316%)  route 2.481ns (71.684%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 24.280 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.897     7.897    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I2_O)        0.105     8.002 r  scan_led_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.002    scan_led_inst/counter[1]_i_1_n_0
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.238    24.280    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
                         clock pessimism              0.225    24.505    
                         clock uncertainty           -0.035    24.470    
    SLICE_X44Y68         FDCE (Setup_fdce_C_D)        0.030    24.500    scan_led_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.500    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.518ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.980ns (28.336%)  route 2.478ns (71.664%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.895     7.894    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.105     7.999 r  scan_led_inst/time_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.999    scan_led_inst/time_cnt_0[1]
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.237    24.279    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[1]/C
                         clock pessimism              0.241    24.520    
                         clock uncertainty           -0.035    24.485    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.033    24.518    scan_led_inst/time_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.518    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 16.518    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.980ns (28.369%)  route 2.474ns (71.631%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.891     7.890    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.105     7.995 r  scan_led_inst/time_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     7.995    scan_led_inst/time_cnt_0[14]
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.237    24.279    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[14]/C
                         clock pessimism              0.241    24.520    
                         clock uncertainty           -0.035    24.485    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.032    24.517    scan_led_inst/time_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         24.517    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.523ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.994ns (28.605%)  route 2.481ns (71.395%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 24.280 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.897     7.897    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I2_O)        0.119     8.016 r  scan_led_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.016    scan_led_inst/counter[2]_i_1_n_0
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.238    24.280    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[2]/C
                         clock pessimism              0.225    24.505    
                         clock uncertainty           -0.035    24.470    
    SLICE_X44Y68         FDCE (Setup_fdce_C_D)        0.069    24.539    scan_led_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.539    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 16.523    

Slack (MET) :             16.540ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.994ns (28.625%)  route 2.478ns (71.375%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.895     7.894    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.119     8.013 r  scan_led_inst/time_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.013    scan_led_inst/time_cnt_0[9]
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.237    24.279    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[9]/C
                         clock pessimism              0.241    24.520    
                         clock uncertainty           -0.035    24.485    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.069    24.554    scan_led_inst/time_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.554    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                 16.540    

Slack (MET) :             16.542ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.996ns (28.699%)  route 2.474ns (71.301%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.891     7.890    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.121     8.011 r  scan_led_inst/time_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.011    scan_led_inst/time_cnt_0[3]
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.237    24.279    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/time_cnt_reg[3]/C
                         clock pessimism              0.241    24.520    
                         clock uncertainty           -0.035    24.485    
    SLICE_X43Y68         FDCE (Setup_fdce_C_D)        0.069    24.554    scan_led_inst/time_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.554    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 16.542    

Slack (MET) :             16.578ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.980ns (28.686%)  route 2.436ns (71.314%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 24.275 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.853     7.852    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.105     7.957 r  scan_led_inst/time_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     7.957    scan_led_inst/time_cnt_0[13]
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.233    24.275    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[13]/C
                         clock pessimism              0.266    24.541    
                         clock uncertainty           -0.035    24.506    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.030    24.536    scan_led_inst/time_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 16.578    

Slack (MET) :             16.598ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.999ns (29.080%)  route 2.436ns (70.920%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 24.275 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.853     7.852    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.976 r  scan_led_inst/time_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.976    scan_led_inst/time_cnt_0[2]
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.233    24.275    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
                         clock pessimism              0.266    24.541    
                         clock uncertainty           -0.035    24.506    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.069    24.575    scan_led_inst/time_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 16.598    

Slack (MET) :             16.666ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.980ns (29.649%)  route 2.325ns (70.351%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.742     7.741    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.105     7.846 r  scan_led_inst/time_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     7.846    scan_led_inst/time_cnt_0[10]
    SLICE_X43Y70         FDCE                                         r  scan_led_inst/time_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.235    24.277    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  scan_led_inst/time_cnt_reg[10]/C
                         clock pessimism              0.241    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)        0.030    24.513    scan_led_inst/time_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.513    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                 16.666    

Slack (MET) :             16.686ns  (required time - arrival time)
  Source:                 scan_led_inst/time_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/time_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.999ns (30.051%)  route 2.325ns (69.949%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.340     4.541    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  scan_led_inst/time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.348     4.889 f  scan_led_inst/time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.929     5.818    scan_led_inst/time_cnt[2]
    SLICE_X43Y68         LUT4 (Prop_lut4_I3_O)        0.252     6.070 r  scan_led_inst/time_cnt[15]_i_4/O
                         net (fo=1, routed)           0.655     6.724    scan_led_inst/time_cnt[15]_i_4_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.275     6.999 r  scan_led_inst/time_cnt[15]_i_2/O
                         net (fo=18, routed)          0.742     7.741    scan_led_inst/time_cnt[15]_i_2_n_0
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.865 r  scan_led_inst/time_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.865    scan_led_inst/time_cnt_0[5]
    SLICE_X43Y70         FDCE                                         r  scan_led_inst/time_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.235    24.277    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  scan_led_inst/time_cnt_reg[5]/C
                         clock pessimism              0.241    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)        0.069    24.552    scan_led_inst/time_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 16.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.159%)  route 0.189ns (50.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  scan_led_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.189     1.809    scan_led_inst/counter_reg_n_0_[1]
    SLICE_X44Y68         LUT4 (Prop_lut4_I1_O)        0.042     1.851 r  scan_led_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    scan_led_inst/counter[2]_i_1_n_0
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.822     1.992    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[2]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X44Y68         FDCE (Hold_fdce_C_D)         0.107     1.585    scan_led_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/led_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.566%)  route 0.205ns (52.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  scan_led_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.205     1.824    scan_led_inst/counter_reg_n_0_[1]
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  scan_led_inst/led_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    scan_led_inst/led_sel[1]
    SLICE_X47Y68         FDRE                                         r  scan_led_inst/led_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.822     1.992    scan_led_inst/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  scan_led_inst/led_sel_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.107     1.599    scan_led_inst/led_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.013%)  route 0.179ns (48.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.554     1.477    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  scan_led_inst/counter_reg[0]/Q
                         net (fo=10, routed)          0.179     1.797    scan_led_inst/counter_reg_n_0_[0]
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.842 r  scan_led_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    scan_led_inst/counter[0]_i_1_n_0
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.822     1.991    scan_led_inst/clk_IBUF_BUFG
    SLICE_X43Y68         FDCE                                         r  scan_led_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X43Y68         FDCE (Hold_fdce_C_D)         0.091     1.568    scan_led_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.565%)  route 0.189ns (50.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  scan_led_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.189     1.809    scan_led_inst/counter_reg_n_0_[1]
    SLICE_X44Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.854 r  scan_led_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    scan_led_inst/counter[1]_i_1_n_0
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.822     1.992    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X44Y68         FDCE (Hold_fdce_C_D)         0.091     1.569    scan_led_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/led_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.566%)  route 0.205ns (52.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  scan_led_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.205     1.824    scan_led_inst/counter_reg_n_0_[1]
    SLICE_X47Y68         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  scan_led_inst/led_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    scan_led_inst/led_sel[0]
    SLICE_X47Y68         FDRE                                         r  scan_led_inst/led_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.822     1.992    scan_led_inst/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  scan_led_inst/led_sel_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.092     1.584    scan_led_inst/led_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/led_sel_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.183ns (42.178%)  route 0.251ns (57.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  scan_led_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.251     1.870    scan_led_inst/counter_reg_n_0_[1]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.042     1.912 r  scan_led_inst/led_sel[5]_i_2/O
                         net (fo=1, routed)           0.000     1.912    scan_led_inst/led_sel[5]_i_2_n_0
    SLICE_X45Y67         FDSE                                         r  scan_led_inst/led_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.823     1.993    scan_led_inst/clk_IBUF_BUFG
    SLICE_X45Y67         FDSE                                         r  scan_led_inst/led_sel_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X45Y67         FDSE (Hold_fdse_C_D)         0.107     1.600    scan_led_inst/led_sel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/led_sel_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.575%)  route 0.251ns (57.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  scan_led_inst/counter_reg[1]/Q
                         net (fo=9, routed)           0.251     1.870    scan_led_inst/counter_reg_n_0_[1]
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.915 r  scan_led_inst/led_sel[4]_i_1/O
                         net (fo=1, routed)           0.000     1.915    scan_led_inst/led_sel[4]_i_1_n_0
    SLICE_X45Y67         FDSE                                         r  scan_led_inst/led_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.823     1.993    scan_led_inst/clk_IBUF_BUFG
    SLICE_X45Y67         FDSE                                         r  scan_led_inst/led_sel_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X45Y67         FDSE (Hold_fdse_C_D)         0.091     1.584    scan_led_inst/led_sel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/dot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.968%)  route 0.210ns (48.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.128     1.606 r  scan_led_inst/counter_reg[2]/Q
                         net (fo=9, routed)           0.210     1.816    scan_led_inst/counter_reg_n_0_[2]
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.099     1.915 r  scan_led_inst/dot_i_1/O
                         net (fo=1, routed)           0.000     1.915    scan_led_inst/dot_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  scan_led_inst/dot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.822     1.992    scan_led_inst/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  scan_led_inst/dot_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.091     1.583    scan_led_inst/dot_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/led_sel_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.228ns (45.724%)  route 0.271ns (54.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.128     1.606 r  scan_led_inst/counter_reg[2]/Q
                         net (fo=9, routed)           0.271     1.877    scan_led_inst/counter_reg_n_0_[2]
    SLICE_X47Y67         LUT4 (Prop_lut4_I3_O)        0.100     1.977 r  scan_led_inst/led_sel[3]_i_1/O
                         net (fo=1, routed)           0.000     1.977    scan_led_inst/led_sel[3]_i_1_n_0
    SLICE_X47Y67         FDSE                                         r  scan_led_inst/led_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.823     1.993    scan_led_inst/clk_IBUF_BUFG
    SLICE_X47Y67         FDSE                                         r  scan_led_inst/led_sel_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X47Y67         FDSE (Hold_fdse_C_D)         0.107     1.600    scan_led_inst/led_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 scan_led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_led_inst/led_sel_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.615%)  route 0.271ns (54.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.555     1.478    scan_led_inst/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  scan_led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.128     1.606 r  scan_led_inst/counter_reg[2]/Q
                         net (fo=9, routed)           0.271     1.877    scan_led_inst/counter_reg_n_0_[2]
    SLICE_X47Y67         LUT4 (Prop_lut4_I3_O)        0.099     1.976 r  scan_led_inst/led_sel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.976    scan_led_inst/led_sel[2]_i_1_n_0
    SLICE_X47Y67         FDSE                                         r  scan_led_inst/led_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.823     1.993    scan_led_inst/clk_IBUF_BUFG
    SLICE_X47Y67         FDSE                                         r  scan_led_inst/led_sel_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X47Y67         FDSE (Hold_fdse_C_D)         0.091     1.584    scan_led_inst/led_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y68   scan_led_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X44Y68   scan_led_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X44Y68   scan_led_inst/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y68   scan_led_inst/dot_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y68   scan_led_inst/led_sel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y68   scan_led_inst/led_sel_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X47Y67   scan_led_inst/led_sel_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X47Y67   scan_led_inst/led_sel_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X45Y67   scan_led_inst/led_sel_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   scan_led_inst/time_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   scan_led_inst/time_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y68   scan_led_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X44Y68   scan_led_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X44Y68   scan_led_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y68   scan_led_inst/dot_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y68   scan_led_inst/led_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y68   scan_led_inst/led_sel_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X47Y67   scan_led_inst/led_sel_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X47Y67   scan_led_inst/led_sel_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X44Y68   scan_led_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X44Y68   scan_led_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y68   scan_led_inst/dot_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y68   scan_led_inst/led_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y68   scan_led_inst/led_sel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   scan_led_inst/time_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   scan_led_inst/time_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y68   scan_led_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y68   scan_led_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X44Y68   scan_led_inst/counter_reg[1]/C



