

================================================================
== Vivado HLS Report for 'axi_algorithm'
================================================================
* Date:           Mon Feb  1 13:51:18 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dato2moment
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    7|    7| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |                         |                      |  Latency  |  Interval | Pipeline |
        |         Instance        |        Module        | min | max | min | max |   Type   |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |Block_arrayctor_loop_U0  |Block_arrayctor_loop  |    2|    2|    2|    2|   none   |
        |write_data21_U0          |write_data21          |    1|    1|    1|    1| function |
        |write_data22_U0          |write_data22          |    1|    1|    1|    1| function |
        |write_data23_U0          |write_data23          |    1|    1|    1|    1| function |
        |write_data_U0            |write_data            |    1|    1|    1|    1| function |
        |read_data_U0             |read_data             |    6|    6|    6|    6|   none   |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |        0|      -|       0|      4|
|Instance         |        -|      -|     507|    790|
|Memory           |        0|      -|     128|      4|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     639|    852|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |Block_arrayctor_loop_U0  |Block_arrayctor_loop  |        0|      0|  68|   62|
    |read_data_U0             |read_data             |        0|      0|  83|  140|
    |write_data_U0            |write_data            |        0|      0|  89|  147|
    |write_data21_U0          |write_data21          |        0|      0|  89|  147|
    |write_data22_U0          |write_data22          |        0|      0|  89|  147|
    |write_data23_U0          |write_data23          |        0|      0|  89|  147|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0| 507|  790|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+--------------------+---------+-----+----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+-----+----+------+-----+------+-------------+
    |dato_U  |axi_algorithm_dato  |        0|  128|   4|     4|   32|     2|          256|
    +--------+--------------------+---------+-----+----+------+-----+------+-------------+
    |Total   |                    |        0|  128|   4|     4|   32|     2|          256|
    +--------+--------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    +--------------+---------+---+----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+------+-----+---------+
    |dedo0_0_V_U   |        0|  0|   1|     2|   32|       64|
    |dedo1_0_V_U   |        0|  0|   1|     2|   32|       64|
    |palma0_0_V_U  |        0|  0|   1|     2|   32|       64|
    |palma1_0_V_U  |        0|  0|   1|     2|   32|       64|
    +--------------+---------+---+----+------+-----+---------+
    |Total         |        0|  0|   4|     8|  128|      256|
    +--------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Block_arrayctor_loop_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_dedo0_0_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_dedo1_0_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_palma0_0_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_palma1_0_V           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_dedo0_0_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_dedo1_0_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_palma0_0_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_palma1_0_V     |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  18|           9|           9|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_dedo0_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dedo1_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_palma0_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_palma1_0_V  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  36|          8|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_dedo0_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dedo1_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_palma0_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_palma1_0_V  |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  4|   0|    4|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+--------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|   Protocol   |        Source Object       |    C Type    |
+----------------------------+-----+-----+--------------+----------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_none |        axi_algorithm       | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_none |        axi_algorithm       | return value |
|input_AX_ALG_TDATA          |  in |   32|     axis     |     input_AX_ALG_data_V    |    pointer   |
|input_AX_ALG_TKEEP          |  in |    4|     axis     |     input_AX_ALG_keep_V    |    pointer   |
|input_AX_ALG_TSTRB          |  in |    4|     axis     |     input_AX_ALG_strb_V    |    pointer   |
|input_AX_ALG_TUSER          |  in |    4|     axis     |     input_AX_ALG_user_V    |    pointer   |
|input_AX_ALG_TLAST          |  in |    1|     axis     |     input_AX_ALG_last_V    |    pointer   |
|input_AX_ALG_TID            |  in |    5|     axis     |      input_AX_ALG_id_V     |    pointer   |
|input_AX_ALG_TDEST          |  in |    5|     axis     |     input_AX_ALG_dest_V    |    pointer   |
|input_AX_ALG_TVALID         |  in |    1|     axis     |     input_AX_ALG_dest_V    |    pointer   |
|input_AX_ALG_TREADY         | out |    1|     axis     |     input_AX_ALG_dest_V    |    pointer   |
|output_AX_ALGdedo0_TDATA    | out |   32|     axis     |  output_AX_ALGdedo0_data_V |    pointer   |
|output_AX_ALGdedo0_TKEEP    | out |    4|     axis     |  output_AX_ALGdedo0_keep_V |    pointer   |
|output_AX_ALGdedo0_TSTRB    | out |    4|     axis     |  output_AX_ALGdedo0_strb_V |    pointer   |
|output_AX_ALGdedo0_TUSER    | out |    4|     axis     |  output_AX_ALGdedo0_user_V |    pointer   |
|output_AX_ALGdedo0_TLAST    | out |    1|     axis     |  output_AX_ALGdedo0_last_V |    pointer   |
|output_AX_ALGdedo0_TID      | out |    5|     axis     |   output_AX_ALGdedo0_id_V  |    pointer   |
|output_AX_ALGdedo0_TDEST    | out |    5|     axis     |  output_AX_ALGdedo0_dest_V |    pointer   |
|output_AX_ALGdedo0_TVALID   | out |    1|     axis     |  output_AX_ALGdedo0_dest_V |    pointer   |
|output_AX_ALGdedo0_TREADY   |  in |    1|     axis     |  output_AX_ALGdedo0_dest_V |    pointer   |
|output_AX_ALGpalma0_TDATA   | out |   32|     axis     | output_AX_ALGpalma0_data_V |    pointer   |
|output_AX_ALGpalma0_TKEEP   | out |    4|     axis     | output_AX_ALGpalma0_keep_V |    pointer   |
|output_AX_ALGpalma0_TSTRB   | out |    4|     axis     | output_AX_ALGpalma0_strb_V |    pointer   |
|output_AX_ALGpalma0_TUSER   | out |    4|     axis     | output_AX_ALGpalma0_user_V |    pointer   |
|output_AX_ALGpalma0_TLAST   | out |    1|     axis     | output_AX_ALGpalma0_last_V |    pointer   |
|output_AX_ALGpalma0_TID     | out |    5|     axis     |  output_AX_ALGpalma0_id_V  |    pointer   |
|output_AX_ALGpalma0_TDEST   | out |    5|     axis     | output_AX_ALGpalma0_dest_V |    pointer   |
|output_AX_ALGpalma0_TVALID  | out |    1|     axis     | output_AX_ALGpalma0_dest_V |    pointer   |
|output_AX_ALGpalma0_TREADY  |  in |    1|     axis     | output_AX_ALGpalma0_dest_V |    pointer   |
|output_AX_ALGdedo1_TDATA    | out |   32|     axis     |  output_AX_ALGdedo1_data_V |    pointer   |
|output_AX_ALGdedo1_TKEEP    | out |    4|     axis     |  output_AX_ALGdedo1_keep_V |    pointer   |
|output_AX_ALGdedo1_TSTRB    | out |    4|     axis     |  output_AX_ALGdedo1_strb_V |    pointer   |
|output_AX_ALGdedo1_TUSER    | out |    4|     axis     |  output_AX_ALGdedo1_user_V |    pointer   |
|output_AX_ALGdedo1_TLAST    | out |    1|     axis     |  output_AX_ALGdedo1_last_V |    pointer   |
|output_AX_ALGdedo1_TID      | out |    5|     axis     |   output_AX_ALGdedo1_id_V  |    pointer   |
|output_AX_ALGdedo1_TDEST    | out |    5|     axis     |  output_AX_ALGdedo1_dest_V |    pointer   |
|output_AX_ALGdedo1_TVALID   | out |    1|     axis     |  output_AX_ALGdedo1_dest_V |    pointer   |
|output_AX_ALGdedo1_TREADY   |  in |    1|     axis     |  output_AX_ALGdedo1_dest_V |    pointer   |
|output_AX_ALGpalma1_TDATA   | out |   32|     axis     | output_AX_ALGpalma1_data_V |    pointer   |
|output_AX_ALGpalma1_TKEEP   | out |    4|     axis     | output_AX_ALGpalma1_keep_V |    pointer   |
|output_AX_ALGpalma1_TSTRB   | out |    4|     axis     | output_AX_ALGpalma1_strb_V |    pointer   |
|output_AX_ALGpalma1_TUSER   | out |    4|     axis     | output_AX_ALGpalma1_user_V |    pointer   |
|output_AX_ALGpalma1_TLAST   | out |    1|     axis     | output_AX_ALGpalma1_last_V |    pointer   |
|output_AX_ALGpalma1_TID     | out |    5|     axis     |  output_AX_ALGpalma1_id_V  |    pointer   |
|output_AX_ALGpalma1_TDEST   | out |    5|     axis     | output_AX_ALGpalma1_dest_V |    pointer   |
|output_AX_ALGpalma1_TVALID  | out |    1|     axis     | output_AX_ALGpalma1_dest_V |    pointer   |
|output_AX_ALGpalma1_TREADY  |  in |    1|     axis     | output_AX_ALGpalma1_dest_V |    pointer   |
+----------------------------+-----+-----+--------------+----------------------------+--------------+

