/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  wire [10:0] _07_;
  wire [6:0] _08_;
  wire [9:0] _09_;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [15:0] celloutsig_0_48z;
  wire [27:0] celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [6:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = in_data[81] | in_data[84];
  assign celloutsig_0_39z = celloutsig_0_21z | celloutsig_0_37z;
  assign celloutsig_0_3z = celloutsig_0_1z | _00_;
  assign celloutsig_0_47z = celloutsig_0_12z[1] | celloutsig_0_43z;
  assign celloutsig_1_16z = celloutsig_1_9z[11] | celloutsig_1_1z;
  assign celloutsig_0_21z = in_data[52] | celloutsig_0_20z;
  assign celloutsig_0_35z = ~(celloutsig_0_17z[1] ^ _03_);
  assign celloutsig_0_37z = ~(celloutsig_0_18z ^ celloutsig_0_3z);
  assign celloutsig_0_42z = ~(celloutsig_0_24z ^ celloutsig_0_22z[3]);
  assign celloutsig_0_81z = ~(celloutsig_0_21z ^ celloutsig_0_39z);
  assign celloutsig_1_11z = ~(in_data[169] ^ celloutsig_1_5z[0]);
  assign celloutsig_1_14z = ~(celloutsig_1_4z ^ celloutsig_1_1z);
  assign celloutsig_1_19z = ~(_05_ ^ celloutsig_1_16z);
  assign celloutsig_0_18z = ~(celloutsig_0_2z ^ _04_);
  assign celloutsig_0_30z = ~(celloutsig_0_1z ^ celloutsig_0_11z);
  reg [5:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 6'h00;
    else _25_ <= in_data[39:34];
  assign { _07_[5:1], _00_ } = _25_;
  reg [6:0] _26_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _26_ <= 7'h00;
    else _26_ <= { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign { _08_[6:4], _05_, _08_[2:0] } = _26_;
  reg [9:0] _27_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 10'h000;
    else _27_ <= { celloutsig_0_4z[3], celloutsig_0_4z[4], celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z[4], celloutsig_0_6z[4], celloutsig_0_6z[2:1], celloutsig_0_6z[1] };
  assign { _09_[9:8], _03_, _09_[6:3], _02_, _09_[1], _04_ } = _27_;
  reg [6:0] _28_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _28_ <= 7'h00;
    else _28_ <= { celloutsig_0_17z[1:0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_11z };
  assign { _06_[6:2], _01_, _06_[0] } = _28_;
  assign celloutsig_1_9z = { in_data[165:152], celloutsig_1_6z, celloutsig_1_6z } / { 1'h1, celloutsig_1_2z[12:4], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_25z = { _09_[6], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z } / { 1'h1, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_22z[10:5], celloutsig_0_22z[5], celloutsig_0_22z[3:2], celloutsig_0_22z[2], celloutsig_0_22z[0], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_17z[2:1], celloutsig_0_17z, celloutsig_0_17z } / { 1'h1, celloutsig_0_25z[11:3] };
  assign celloutsig_0_7z = ! { _07_[5:1], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_0z = ! in_data[138:127];
  assign celloutsig_1_3z = ! in_data[137:134];
  assign celloutsig_0_9z = ! { celloutsig_0_4z[3], celloutsig_0_4z[4], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_15z = ! { celloutsig_0_5z[11:9], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_41z = { celloutsig_0_17z[2:0], celloutsig_0_27z } != { _06_[6:3], celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_21z };
  assign celloutsig_1_1z = in_data[126:117] != { in_data[135:127], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[10:5] != in_data[131:126];
  assign celloutsig_0_14z = { in_data[10:4], _07_[5:1], _00_ } != { celloutsig_0_5z[10:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_12z[1:0], celloutsig_0_3z } != { celloutsig_0_6z[4], celloutsig_0_6z[2:1] };
  assign celloutsig_0_24z = in_data[32:23] != { _09_[9:8], _03_, _09_[6:3], _02_, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_48z = ~ { celloutsig_0_5z[4:3], celloutsig_0_7z, _09_[9:8], _03_, _09_[6:3], _02_, _09_[1], _04_, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_5z = ~ in_data[41:24];
  assign celloutsig_0_12z = ~ _07_[4:2];
  assign celloutsig_0_17z = ~ { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_27z = ~ in_data[30:25];
  assign celloutsig_0_49z = { celloutsig_0_25z[17:16], celloutsig_0_47z, celloutsig_0_30z, celloutsig_0_45z, celloutsig_0_9z, celloutsig_0_48z, celloutsig_0_27z } ~^ { celloutsig_0_23z[7:0], celloutsig_0_45z, celloutsig_0_3z, celloutsig_0_48z, celloutsig_0_42z, celloutsig_0_7z };
  assign celloutsig_0_82z = { celloutsig_0_22z[10:5], celloutsig_0_22z[5] } ~^ celloutsig_0_49z[11:5];
  assign celloutsig_1_2z = in_data[179:156] ~^ { in_data[146:126], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_2z[5:1] ~^ { in_data[175:173], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_23z = { _03_, _09_[6:3], _02_, _09_[1], _04_, celloutsig_0_9z } ~^ { celloutsig_0_17z[2:1], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_43z = ~((celloutsig_0_7z & celloutsig_0_6z[1]) | celloutsig_0_41z);
  assign celloutsig_0_45z = ~((celloutsig_0_25z[17] & celloutsig_0_7z) | celloutsig_0_26z[6]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[16] & _07_[3]) | celloutsig_0_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z & in_data[125]) | celloutsig_1_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_14z & in_data[107]) | celloutsig_1_11z);
  assign celloutsig_0_11z = ~((celloutsig_0_2z & _03_) | celloutsig_0_6z[1]);
  assign celloutsig_0_13z = ~((celloutsig_0_7z & celloutsig_0_6z[1]) | in_data[88]);
  assign celloutsig_0_1z = ~((in_data[53] & _07_[1]) | in_data[7]);
  assign celloutsig_0_19z = ~((celloutsig_0_2z & _07_[5]) | celloutsig_0_5z[4]);
  assign { celloutsig_0_4z[3], celloutsig_0_4z[4], celloutsig_0_4z[9:5] } = ~ { celloutsig_0_2z, celloutsig_0_1z, in_data[70:66] };
  assign { celloutsig_0_6z[4], celloutsig_0_6z[1], celloutsig_0_6z[2] } = ~ { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_2z };
  assign { celloutsig_0_22z[5], celloutsig_0_22z[2], celloutsig_0_22z[3], celloutsig_0_22z[6], celloutsig_0_22z[0], celloutsig_0_22z[9:7], celloutsig_0_22z[10] } = ~ { celloutsig_0_6z[4], celloutsig_0_6z[1], celloutsig_0_6z[2], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_2z };
  assign _06_[1] = _01_;
  assign _07_[0] = _00_;
  assign _08_[3] = _05_;
  assign { _09_[7], _09_[2], _09_[0] } = { _03_, _02_, _04_ };
  assign { celloutsig_0_22z[4], celloutsig_0_22z[1] } = { celloutsig_0_22z[5], celloutsig_0_22z[2] };
  assign celloutsig_0_4z[2:0] = { celloutsig_0_4z[4], celloutsig_0_4z[4], celloutsig_0_4z[4] };
  assign { celloutsig_0_6z[3], celloutsig_0_6z[0] } = { celloutsig_0_6z[4], celloutsig_0_6z[1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
