
11. SDIO FATFS Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cb4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d0  08009e48  08009e48  00019e48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a618  0800a618  0001a618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a620  0800a620  0001a620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a624  0800a624  0001a624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  20000000  0800a628  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
  8 .bss          00000b20  200001e0  200001e0  000201e0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000d00  20000d00  000201e0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00038425  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006289  00000000  00000000  00058635  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00014954  00000000  00000000  0005e8be  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001528  00000000  00000000  00073218  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e80  00000000  00000000  00074740  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000db0f  00000000  00000000  000765c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006b0d  00000000  00000000  000840cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0008abdc  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004b8c  00000000  00000000  0008ac58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e2c 	.word	0x08009e2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009e2c 	.word	0x08009e2c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb2:	4a0e      	ldr	r2, [pc, #56]	; (8000eec <HAL_InitTick+0x3c>)
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_InitTick+0x40>)
{
 8000eb6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	7818      	ldrb	r0, [r3, #0]
 8000eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ebe:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ec2:	6810      	ldr	r0, [r2, #0]
 8000ec4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec8:	f000 faa6 	bl	8001418 <HAL_SYSTICK_Config>
 8000ecc:	4604      	mov	r4, r0
 8000ece:	b958      	cbnz	r0, 8000ee8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	2d0f      	cmp	r5, #15
 8000ed2:	d809      	bhi.n	8000ee8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	4629      	mov	r1, r5
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f000 fa5c 	bl	8001398 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <HAL_InitTick+0x44>)
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	601d      	str	r5, [r3, #0]
 8000ee6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ee8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000eea:	bd38      	pop	{r3, r4, r5, pc}
 8000eec:	2000000c 	.word	0x2000000c
 8000ef0:	20000000 	.word	0x20000000
 8000ef4:	20000004 	.word	0x20000004

08000ef8 <HAL_Init>:
{
 8000ef8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000efa:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_Init+0x30>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f02:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f0a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f12:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 fa2d 	bl	8001374 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff ffc8 	bl	8000eb0 <HAL_InitTick>
  HAL_MspInit();
 8000f20:	f006 faf6 	bl	8007510 <HAL_MspInit>
}
 8000f24:	2000      	movs	r0, #0
 8000f26:	bd08      	pop	{r3, pc}
 8000f28:	40023c00 	.word	0x40023c00

08000f2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f2c:	4a03      	ldr	r2, [pc, #12]	; (8000f3c <HAL_IncTick+0x10>)
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <HAL_IncTick+0x14>)
 8000f30:	6811      	ldr	r1, [r2, #0]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	440b      	add	r3, r1
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000448 	.word	0x20000448
 8000f40:	20000000 	.word	0x20000000

08000f44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f44:	4b01      	ldr	r3, [pc, #4]	; (8000f4c <HAL_GetTick+0x8>)
 8000f46:	6818      	ldr	r0, [r3, #0]
}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	20000448 	.word	0x20000448

08000f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f50:	b538      	push	{r3, r4, r5, lr}
 8000f52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f54:	f7ff fff6 	bl	8000f44 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f58:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f5a:	bf1c      	itt	ne
 8000f5c:	4b05      	ldrne	r3, [pc, #20]	; (8000f74 <HAL_Delay+0x24>)
 8000f5e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000f60:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000f62:	bf18      	it	ne
 8000f64:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f66:	f7ff ffed 	bl	8000f44 <HAL_GetTick>
 8000f6a:	1b40      	subs	r0, r0, r5
 8000f6c:	4284      	cmp	r4, r0
 8000f6e:	d8fa      	bhi.n	8000f66 <HAL_Delay+0x16>
  {
  }
}
 8000f70:	bd38      	pop	{r3, r4, r5, pc}
 8000f72:	bf00      	nop
 8000f74:	20000000 	.word	0x20000000

08000f78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f78:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	2800      	cmp	r0, #0
 8000f7e:	f000 8099 	beq.w	80010b4 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f82:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000f84:	b923      	cbnz	r3, 8000f90 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f86:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f88:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f8c:	f005 fd16 	bl	80069bc <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f92:	06db      	lsls	r3, r3, #27
 8000f94:	f100 808c 	bmi.w	80010b0 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f9e:	f023 0302 	bic.w	r3, r3, #2
 8000fa2:	f043 0302 	orr.w	r3, r3, #2
 8000fa6:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000fa8:	4b43      	ldr	r3, [pc, #268]	; (80010b8 <HAL_ADC_Init+0x140>)
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000fb0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	6861      	ldr	r1, [r4, #4]
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fba:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fbc:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000fcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000fce:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000fd0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000fd2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000fd6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000fd8:	685a      	ldr	r2, [r3, #4]
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000fde:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000fe0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000fe2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000fe6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000fe8:	689a      	ldr	r2, [r3, #8]
 8000fea:	430a      	orrs	r2, r1
 8000fec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fee:	4933      	ldr	r1, [pc, #204]	; (80010bc <HAL_ADC_Init+0x144>)
 8000ff0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000ff2:	428a      	cmp	r2, r1
 8000ff4:	d050      	beq.n	8001098 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000ff6:	6899      	ldr	r1, [r3, #8]
 8000ff8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000ffc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000ffe:	6899      	ldr	r1, [r3, #8]
 8001000:	430a      	orrs	r2, r1
 8001002:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001004:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001006:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001008:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800100c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800100e:	689a      	ldr	r2, [r3, #8]
 8001010:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001012:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001014:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001016:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001018:	f022 0202 	bic.w	r2, r2, #2
 800101c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001024:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001026:	6a22      	ldr	r2, [r4, #32]
 8001028:	2a00      	cmp	r2, #0
 800102a:	d03d      	beq.n	80010a8 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800102c:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800102e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001034:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001036:	685a      	ldr	r2, [r3, #4]
 8001038:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800103c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	3901      	subs	r1, #1
 8001042:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001046:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800104a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800104c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001050:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001054:	3901      	subs	r1, #1
 8001056:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800105a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800105c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800105e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001060:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001064:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800106c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800106e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001070:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001072:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001076:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001078:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800107a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800107c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001080:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001082:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001084:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001086:	f023 0303 	bic.w	r3, r3, #3
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001090:	2300      	movs	r3, #0
 8001092:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001096:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001098:	689a      	ldr	r2, [r3, #8]
 800109a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800109e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80010a6:	e7b4      	b.n	8001012 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010ae:	e7ca      	b.n	8001046 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 80010b0:	2001      	movs	r0, #1
 80010b2:	e7ed      	b.n	8001090 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 80010b4:	2001      	movs	r0, #1
}
 80010b6:	bd10      	pop	{r4, pc}
 80010b8:	40012300 	.word	0x40012300
 80010bc:	0f000001 	.word	0x0f000001

080010c0 <HAL_ADC_Start_DMA>:
{
 80010c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80010c2:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 80010c4:	2200      	movs	r2, #0
 80010c6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80010c8:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80010cc:	2a01      	cmp	r2, #1
{
 80010ce:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80010d0:	d065      	beq.n	800119e <HAL_ADC_Start_DMA+0xde>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010d2:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 80010d4:	2201      	movs	r2, #1
 80010d6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010da:	68aa      	ldr	r2, [r5, #8]
 80010dc:	07d2      	lsls	r2, r2, #31
 80010de:	d505      	bpl.n	80010ec <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010e0:	68aa      	ldr	r2, [r5, #8]
 80010e2:	07d0      	lsls	r0, r2, #31
 80010e4:	d415      	bmi.n	8001112 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 80010e6:	2000      	movs	r0, #0
}
 80010e8:	b003      	add	sp, #12
 80010ea:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80010ec:	68aa      	ldr	r2, [r5, #8]
 80010ee:	f042 0201 	orr.w	r2, r2, #1
 80010f2:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010f4:	4a2b      	ldr	r2, [pc, #172]	; (80011a4 <HAL_ADC_Start_DMA+0xe4>)
 80010f6:	6810      	ldr	r0, [r2, #0]
 80010f8:	4a2b      	ldr	r2, [pc, #172]	; (80011a8 <HAL_ADC_Start_DMA+0xe8>)
 80010fa:	fbb0 f0f2 	udiv	r0, r0, r2
 80010fe:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001102:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001104:	9a01      	ldr	r2, [sp, #4]
 8001106:	2a00      	cmp	r2, #0
 8001108:	d0ea      	beq.n	80010e0 <HAL_ADC_Start_DMA+0x20>
      counter--;
 800110a:	9a01      	ldr	r2, [sp, #4]
 800110c:	3a01      	subs	r2, #1
 800110e:	9201      	str	r2, [sp, #4]
 8001110:	e7f8      	b.n	8001104 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 8001112:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001114:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001118:	f020 0001 	bic.w	r0, r0, #1
 800111c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001120:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001122:	686a      	ldr	r2, [r5, #4]
 8001124:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001126:	bf41      	itttt	mi
 8001128:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 800112a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800112e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001132:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001134:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001136:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001138:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800113c:	bf1c      	itt	ne
 800113e:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8001140:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001144:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8001146:	2200      	movs	r2, #0
 8001148:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800114c:	4a17      	ldr	r2, [pc, #92]	; (80011ac <HAL_ADC_Start_DMA+0xec>)
 800114e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001150:	4a17      	ldr	r2, [pc, #92]	; (80011b0 <HAL_ADC_Start_DMA+0xf0>)
 8001152:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001154:	4a17      	ldr	r2, [pc, #92]	; (80011b4 <HAL_ADC_Start_DMA+0xf4>)
 8001156:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001158:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800115c:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800115e:	686a      	ldr	r2, [r5, #4]
 8001160:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001164:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001166:	68aa      	ldr	r2, [r5, #8]
 8001168:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800116c:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800116e:	460a      	mov	r2, r1
 8001170:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8001174:	f000 fa0c 	bl	8001590 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001178:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <HAL_ADC_Start_DMA+0xf8>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f013 0f1f 	tst.w	r3, #31
 8001180:	6823      	ldr	r3, [r4, #0]
 8001182:	d108      	bne.n	8001196 <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001184:	6898      	ldr	r0, [r3, #8]
 8001186:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800118a:	d1ac      	bne.n	80010e6 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800118c:	689a      	ldr	r2, [r3, #8]
 800118e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	e7a8      	b.n	80010e8 <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001196:	4a09      	ldr	r2, [pc, #36]	; (80011bc <HAL_ADC_Start_DMA+0xfc>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d1a4      	bne.n	80010e6 <HAL_ADC_Start_DMA+0x26>
 800119c:	e7f2      	b.n	8001184 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 800119e:	2002      	movs	r0, #2
 80011a0:	e7a2      	b.n	80010e8 <HAL_ADC_Start_DMA+0x28>
 80011a2:	bf00      	nop
 80011a4:	2000000c 	.word	0x2000000c
 80011a8:	000f4240 	.word	0x000f4240
 80011ac:	080011c3 	.word	0x080011c3
 80011b0:	08001225 	.word	0x08001225
 80011b4:	08001231 	.word	0x08001231
 80011b8:	40012300 	.word	0x40012300
 80011bc:	40012000 	.word	0x40012000

080011c0 <HAL_ADC_ConvCpltCallback>:
 80011c0:	4770      	bx	lr

080011c2 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011c6:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80011ca:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011cc:	d124      	bne.n	8001218 <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011d4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	6891      	ldr	r1, [r2, #8]
 80011da:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 80011de:	d117      	bne.n	8001210 <ADC_DMAConvCplt+0x4e>
 80011e0:	6999      	ldr	r1, [r3, #24]
 80011e2:	b9a9      	cbnz	r1, 8001210 <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011e6:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 80011ea:	d002      	beq.n	80011f2 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011ec:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011ee:	0549      	lsls	r1, r1, #21
 80011f0:	d40e      	bmi.n	8001210 <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011f2:	6851      	ldr	r1, [r2, #4]
 80011f4:	f021 0120 	bic.w	r1, r1, #32
 80011f8:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001200:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001202:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001204:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001206:	bf5e      	ittt	pl
 8001208:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 800120a:	f042 0201 	orrpl.w	r2, r2, #1
 800120e:	641a      	strpl	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ffd5 	bl	80011c0 <HAL_ADC_ConvCpltCallback>
 8001216:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 800121a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800121e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001220:	4718      	bx	r3

08001222 <HAL_ADC_ConvHalfCpltCallback>:
 8001222:	4770      	bx	lr

08001224 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001224:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001226:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001228:	f7ff fffb 	bl	8001222 <HAL_ADC_ConvHalfCpltCallback>
 800122c:	bd08      	pop	{r3, pc}

0800122e <HAL_ADC_ErrorCallback>:
{
 800122e:	4770      	bx	lr

08001230 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001230:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001232:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001234:	2340      	movs	r3, #64	; 0x40
 8001236:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001238:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800123a:	f043 0304 	orr.w	r3, r3, #4
 800123e:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001240:	f7ff fff5 	bl	800122e <HAL_ADC_ErrorCallback>
 8001244:	bd08      	pop	{r3, pc}
	...

08001248 <HAL_ADC_ConfigChannel>:
{
 8001248:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800124a:	2300      	movs	r3, #0
 800124c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800124e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001252:	2b01      	cmp	r3, #1
 8001254:	f000 8083 	beq.w	800135e <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001258:	680d      	ldr	r5, [r1, #0]
 800125a:	6804      	ldr	r4, [r0, #0]
 800125c:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 800125e:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001260:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001262:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001266:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001268:	d92a      	bls.n	80012c0 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800126a:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800126e:	68e7      	ldr	r7, [r4, #12]
 8001270:	3b1e      	subs	r3, #30
 8001272:	f04f 0e07 	mov.w	lr, #7
 8001276:	fa0e fe03 	lsl.w	lr, lr, r3
 800127a:	ea27 070e 	bic.w	r7, r7, lr
 800127e:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001280:	68e7      	ldr	r7, [r4, #12]
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	433b      	orrs	r3, r7
 8001288:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800128a:	684a      	ldr	r2, [r1, #4]
 800128c:	2a06      	cmp	r2, #6
 800128e:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001292:	d825      	bhi.n	80012e0 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001294:	4413      	add	r3, r2
 8001296:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001298:	1f59      	subs	r1, r3, #5
 800129a:	231f      	movs	r3, #31
 800129c:	408b      	lsls	r3, r1
 800129e:	ea27 0303 	bic.w	r3, r7, r3
 80012a2:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80012a6:	fa06 f101 	lsl.w	r1, r6, r1
 80012aa:	4311      	orrs	r1, r2
 80012ac:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012ae:	4b2d      	ldr	r3, [pc, #180]	; (8001364 <HAL_ADC_ConfigChannel+0x11c>)
 80012b0:	429c      	cmp	r4, r3
 80012b2:	d034      	beq.n	800131e <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 80012b4:	2300      	movs	r3, #0
 80012b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80012ba:	4618      	mov	r0, r3
}
 80012bc:	b003      	add	sp, #12
 80012be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012c0:	6927      	ldr	r7, [r4, #16]
 80012c2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80012c6:	f04f 0e07 	mov.w	lr, #7
 80012ca:	fa0e fe03 	lsl.w	lr, lr, r3
 80012ce:	ea27 070e 	bic.w	r7, r7, lr
 80012d2:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012d4:	6927      	ldr	r7, [r4, #16]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	433b      	orrs	r3, r7
 80012dc:	6123      	str	r3, [r4, #16]
 80012de:	e7d4      	b.n	800128a <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 80012e0:	2a0c      	cmp	r2, #12
 80012e2:	d80e      	bhi.n	8001302 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012e4:	4413      	add	r3, r2
 80012e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80012e8:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80012ec:	231f      	movs	r3, #31
 80012ee:	4093      	lsls	r3, r2
 80012f0:	ea21 0303 	bic.w	r3, r1, r3
 80012f4:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80012f8:	fa06 f202 	lsl.w	r2, r6, r2
 80012fc:	431a      	orrs	r2, r3
 80012fe:	6322      	str	r2, [r4, #48]	; 0x30
 8001300:	e7d5      	b.n	80012ae <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001302:	4413      	add	r3, r2
 8001304:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001306:	3b41      	subs	r3, #65	; 0x41
 8001308:	221f      	movs	r2, #31
 800130a:	409a      	lsls	r2, r3
 800130c:	ea21 0202 	bic.w	r2, r1, r2
 8001310:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001312:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001314:	fa06 f103 	lsl.w	r1, r6, r3
 8001318:	4311      	orrs	r1, r2
 800131a:	62e1      	str	r1, [r4, #44]	; 0x2c
 800131c:	e7c7      	b.n	80012ae <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800131e:	2d12      	cmp	r5, #18
 8001320:	d104      	bne.n	800132c <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001322:	4a11      	ldr	r2, [pc, #68]	; (8001368 <HAL_ADC_ConfigChannel+0x120>)
 8001324:	6853      	ldr	r3, [r2, #4]
 8001326:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800132a:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800132c:	f1a5 0310 	sub.w	r3, r5, #16
 8001330:	2b01      	cmp	r3, #1
 8001332:	d8bf      	bhi.n	80012b4 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001334:	4a0c      	ldr	r2, [pc, #48]	; (8001368 <HAL_ADC_ConfigChannel+0x120>)
 8001336:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001338:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800133a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800133e:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001340:	d1b8      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001342:	4b0a      	ldr	r3, [pc, #40]	; (800136c <HAL_ADC_ConfigChannel+0x124>)
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <HAL_ADC_ConfigChannel+0x128>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	fbb3 f2f2 	udiv	r2, r3, r2
 800134c:	230a      	movs	r3, #10
 800134e:	4353      	muls	r3, r2
        counter--;
 8001350:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001352:	9b01      	ldr	r3, [sp, #4]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0ad      	beq.n	80012b4 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8001358:	9b01      	ldr	r3, [sp, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	e7f8      	b.n	8001350 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 800135e:	2002      	movs	r0, #2
 8001360:	e7ac      	b.n	80012bc <HAL_ADC_ConfigChannel+0x74>
 8001362:	bf00      	nop
 8001364:	40012000 	.word	0x40012000
 8001368:	40012300 	.word	0x40012300
 800136c:	2000000c 	.word	0x2000000c
 8001370:	000f4240 	.word	0x000f4240

08001374 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001374:	4a07      	ldr	r2, [pc, #28]	; (8001394 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001376:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001378:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800137c:	041b      	lsls	r3, r3, #16
 800137e:	0c1b      	lsrs	r3, r3, #16
 8001380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001384:	0200      	lsls	r0, r0, #8
 8001386:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800138a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800138e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001390:	60d3      	str	r3, [r2, #12]
 8001392:	4770      	bx	lr
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001398:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800139a:	b530      	push	{r4, r5, lr}
 800139c:	68dc      	ldr	r4, [r3, #12]
 800139e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013a6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a8:	2b04      	cmp	r3, #4
 80013aa:	bf28      	it	cs
 80013ac:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ae:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b0:	f04f 0501 	mov.w	r5, #1
 80013b4:	fa05 f303 	lsl.w	r3, r5, r3
 80013b8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013bc:	bf8c      	ite	hi
 80013be:	3c03      	subhi	r4, #3
 80013c0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c2:	4019      	ands	r1, r3
 80013c4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013c6:	fa05 f404 	lsl.w	r4, r5, r4
 80013ca:	3c01      	subs	r4, #1
 80013cc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80013ce:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d0:	ea42 0201 	orr.w	r2, r2, r1
 80013d4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d8:	bfaf      	iteee	ge
 80013da:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013de:	f000 000f 	andlt.w	r0, r0, #15
 80013e2:	4b06      	ldrlt	r3, [pc, #24]	; (80013fc <HAL_NVIC_SetPriority+0x64>)
 80013e4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e6:	bfa5      	ittet	ge
 80013e8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80013ec:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ee:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80013f4:	bd30      	pop	{r4, r5, pc}
 80013f6:	bf00      	nop
 80013f8:	e000ed00 	.word	0xe000ed00
 80013fc:	e000ed14 	.word	0xe000ed14

08001400 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001400:	0942      	lsrs	r2, r0, #5
 8001402:	2301      	movs	r3, #1
 8001404:	f000 001f 	and.w	r0, r0, #31
 8001408:	fa03 f000 	lsl.w	r0, r3, r0
 800140c:	4b01      	ldr	r3, [pc, #4]	; (8001414 <HAL_NVIC_EnableIRQ+0x14>)
 800140e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001412:	4770      	bx	lr
 8001414:	e000e100 	.word	0xe000e100

08001418 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001418:	3801      	subs	r0, #1
 800141a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800141e:	d20a      	bcs.n	8001436 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001422:	4a07      	ldr	r2, [pc, #28]	; (8001440 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001424:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001426:	21f0      	movs	r1, #240	; 0xf0
 8001428:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800142c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800142e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001430:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001436:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000e010 	.word	0xe000e010
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001446:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001448:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800144a:	bf0c      	ite	eq
 800144c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001450:	f022 0204 	bicne.w	r2, r2, #4
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	4770      	bx	lr
 8001458:	e000e010 	.word	0xe000e010

0800145c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800145c:	4770      	bx	lr

0800145e <HAL_SYSTICK_IRQHandler>:
{
 800145e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001460:	f7ff fffc 	bl	800145c <HAL_SYSTICK_Callback>
 8001464:	bd08      	pop	{r3, pc}
	...

08001468 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001468:	6803      	ldr	r3, [r0, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001470:	f023 0303 	bic.w	r3, r3, #3
 8001474:	2118      	movs	r1, #24
 8001476:	3a10      	subs	r2, #16
 8001478:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800147c:	4904      	ldr	r1, [pc, #16]	; (8001490 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800147e:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001480:	bf88      	it	hi
 8001482:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001484:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001486:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001488:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 800148a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	08009e68 	.word	0x08009e68

08001494 <HAL_DMA_Init>:
{
 8001494:	b570      	push	{r4, r5, r6, lr}
 8001496:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001498:	f7ff fd54 	bl	8000f44 <HAL_GetTick>
 800149c:	4605      	mov	r5, r0
  if(hdma == NULL)
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d071      	beq.n	8001586 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80014a2:	2300      	movs	r3, #0
 80014a4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80014a8:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80014aa:	2302      	movs	r3, #2
 80014ac:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80014b0:	6813      	ldr	r3, [r2, #0]
 80014b2:	f023 0301 	bic.w	r3, r3, #1
 80014b6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014b8:	6821      	ldr	r1, [r4, #0]
 80014ba:	680b      	ldr	r3, [r1, #0]
 80014bc:	07d8      	lsls	r0, r3, #31
 80014be:	d43c      	bmi.n	800153a <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80014c0:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80014c2:	4d32      	ldr	r5, [pc, #200]	; (800158c <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80014c4:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014c6:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80014c8:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80014ca:	68a3      	ldr	r3, [r4, #8]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	68e2      	ldr	r2, [r4, #12]
 80014d0:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014d2:	6922      	ldr	r2, [r4, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	6962      	ldr	r2, [r4, #20]
 80014d8:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014da:	69e2      	ldr	r2, [r4, #28]
 80014dc:	4303      	orrs	r3, r0
 80014de:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80014e0:	6a22      	ldr	r2, [r4, #32]
 80014e2:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80014e6:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80014e8:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80014ec:	bf01      	itttt	eq
 80014ee:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 80014f0:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 80014f2:	4335      	orreq	r5, r6
 80014f4:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80014f6:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80014f8:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014fa:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014fc:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001500:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001504:	d10b      	bne.n	800151e <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8001506:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001508:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800150a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800150c:	b13d      	cbz	r5, 800151e <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800150e:	b9f8      	cbnz	r0, 8001550 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001510:	2a01      	cmp	r2, #1
 8001512:	d02d      	beq.n	8001570 <HAL_DMA_Init+0xdc>
 8001514:	d301      	bcc.n	800151a <HAL_DMA_Init+0x86>
 8001516:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001518:	d101      	bne.n	800151e <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800151a:	01ea      	lsls	r2, r5, #7
 800151c:	d42b      	bmi.n	8001576 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800151e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001520:	4620      	mov	r0, r4
 8001522:	f7ff ffa1 	bl	8001468 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001526:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001528:	233f      	movs	r3, #63	; 0x3f
 800152a:	4093      	lsls	r3, r2
 800152c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800152e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001530:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001532:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001534:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001538:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800153a:	f7ff fd03 	bl	8000f44 <HAL_GetTick>
 800153e:	1b40      	subs	r0, r0, r5
 8001540:	2805      	cmp	r0, #5
 8001542:	d9b9      	bls.n	80014b8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001544:	2320      	movs	r3, #32
 8001546:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001548:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 800154a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800154e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001550:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001554:	d113      	bne.n	800157e <HAL_DMA_Init+0xea>
    switch (tmp)
 8001556:	2a03      	cmp	r2, #3
 8001558:	d8e1      	bhi.n	800151e <HAL_DMA_Init+0x8a>
 800155a:	a001      	add	r0, pc, #4	; (adr r0, 8001560 <HAL_DMA_Init+0xcc>)
 800155c:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001560:	08001577 	.word	0x08001577
 8001564:	0800151b 	.word	0x0800151b
 8001568:	08001577 	.word	0x08001577
 800156c:	08001571 	.word	0x08001571
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001570:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001574:	d1d3      	bne.n	800151e <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001576:	2340      	movs	r3, #64	; 0x40
 8001578:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800157a:	2001      	movs	r0, #1
 800157c:	e7e5      	b.n	800154a <HAL_DMA_Init+0xb6>
    switch (tmp)
 800157e:	2a02      	cmp	r2, #2
 8001580:	d9f9      	bls.n	8001576 <HAL_DMA_Init+0xe2>
 8001582:	2a03      	cmp	r2, #3
 8001584:	e7c8      	b.n	8001518 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8001586:	2001      	movs	r0, #1
 8001588:	bd70      	pop	{r4, r5, r6, pc}
 800158a:	bf00      	nop
 800158c:	f010803f 	.word	0xf010803f

08001590 <HAL_DMA_Start_IT>:
{
 8001590:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001592:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001596:	2c01      	cmp	r4, #1
 8001598:	d036      	beq.n	8001608 <HAL_DMA_Start_IT+0x78>
 800159a:	2401      	movs	r4, #1
 800159c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80015a0:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015a4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80015a6:	2c01      	cmp	r4, #1
 80015a8:	f04f 0500 	mov.w	r5, #0
 80015ac:	f04f 0402 	mov.w	r4, #2
 80015b0:	d128      	bne.n	8001604 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 80015b2:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80015b6:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015b8:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80015ba:	6825      	ldr	r5, [r4, #0]
 80015bc:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80015c0:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80015c2:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015c4:	6883      	ldr	r3, [r0, #8]
 80015c6:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80015c8:	bf0e      	itee	eq
 80015ca:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80015cc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80015ce:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015d0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80015d2:	bf08      	it	eq
 80015d4:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015d6:	233f      	movs	r3, #63	; 0x3f
 80015d8:	4093      	lsls	r3, r2
 80015da:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80015dc:	6823      	ldr	r3, [r4, #0]
 80015de:	f043 0316 	orr.w	r3, r3, #22
 80015e2:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80015e4:	6963      	ldr	r3, [r4, #20]
 80015e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015ea:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80015ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80015ee:	b11b      	cbz	r3, 80015f8 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 80015f0:	6823      	ldr	r3, [r4, #0]
 80015f2:	f043 0308 	orr.w	r3, r3, #8
 80015f6:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80015f8:	6823      	ldr	r3, [r4, #0]
 80015fa:	f043 0301 	orr.w	r3, r3, #1
 80015fe:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001600:	2000      	movs	r0, #0
 8001602:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001604:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001608:	2002      	movs	r0, #2
}
 800160a:	bd70      	pop	{r4, r5, r6, pc}

0800160c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800160c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001610:	2b02      	cmp	r3, #2
 8001612:	d003      	beq.n	800161c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001614:	2380      	movs	r3, #128	; 0x80
 8001616:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001618:	2001      	movs	r0, #1
 800161a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800161c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800161e:	2305      	movs	r3, #5
 8001620:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001624:	6813      	ldr	r3, [r2, #0]
 8001626:	f023 0301 	bic.w	r3, r3, #1
 800162a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800162c:	2000      	movs	r0, #0
}
 800162e:	4770      	bx	lr

08001630 <HAL_DMA_IRQHandler>:
{
 8001630:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001632:	2300      	movs	r3, #0
 8001634:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001636:	4b5a      	ldr	r3, [pc, #360]	; (80017a0 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001638:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 800163a:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800163c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800163e:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001640:	2208      	movs	r2, #8
 8001642:	409a      	lsls	r2, r3
 8001644:	4216      	tst	r6, r2
{
 8001646:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001648:	d00c      	beq.n	8001664 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800164a:	6801      	ldr	r1, [r0, #0]
 800164c:	6808      	ldr	r0, [r1, #0]
 800164e:	0740      	lsls	r0, r0, #29
 8001650:	d508      	bpl.n	8001664 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001652:	6808      	ldr	r0, [r1, #0]
 8001654:	f020 0004 	bic.w	r0, r0, #4
 8001658:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800165a:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800165c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800165e:	f042 0201 	orr.w	r2, r2, #1
 8001662:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001664:	2201      	movs	r2, #1
 8001666:	409a      	lsls	r2, r3
 8001668:	4216      	tst	r6, r2
 800166a:	d008      	beq.n	800167e <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800166c:	6821      	ldr	r1, [r4, #0]
 800166e:	6949      	ldr	r1, [r1, #20]
 8001670:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001672:	bf41      	itttt	mi
 8001674:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001676:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001678:	f042 0202 	orrmi.w	r2, r2, #2
 800167c:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800167e:	2204      	movs	r2, #4
 8001680:	409a      	lsls	r2, r3
 8001682:	4216      	tst	r6, r2
 8001684:	d008      	beq.n	8001698 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001686:	6821      	ldr	r1, [r4, #0]
 8001688:	6809      	ldr	r1, [r1, #0]
 800168a:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800168c:	bf41      	itttt	mi
 800168e:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001690:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001692:	f042 0204 	orrmi.w	r2, r2, #4
 8001696:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001698:	2210      	movs	r2, #16
 800169a:	409a      	lsls	r2, r3
 800169c:	4216      	tst	r6, r2
 800169e:	d010      	beq.n	80016c2 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80016a0:	6823      	ldr	r3, [r4, #0]
 80016a2:	6819      	ldr	r1, [r3, #0]
 80016a4:	0709      	lsls	r1, r1, #28
 80016a6:	d50c      	bpl.n	80016c2 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80016a8:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	0350      	lsls	r0, r2, #13
 80016ae:	d535      	bpl.n	800171c <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	0319      	lsls	r1, r3, #12
 80016b4:	d401      	bmi.n	80016ba <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80016b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016b8:	e000      	b.n	80016bc <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80016ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80016bc:	b10b      	cbz	r3, 80016c2 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80016be:	4620      	mov	r0, r4
 80016c0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80016c2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80016c4:	2220      	movs	r2, #32
 80016c6:	408a      	lsls	r2, r1
 80016c8:	4216      	tst	r6, r2
 80016ca:	d038      	beq.n	800173e <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80016cc:	6823      	ldr	r3, [r4, #0]
 80016ce:	6818      	ldr	r0, [r3, #0]
 80016d0:	06c6      	lsls	r6, r0, #27
 80016d2:	d534      	bpl.n	800173e <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016d4:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016d6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80016da:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016dc:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016de:	d125      	bne.n	800172c <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016e0:	f022 0216 	bic.w	r2, r2, #22
 80016e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016e6:	695a      	ldr	r2, [r3, #20]
 80016e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016ec:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80016f0:	b90a      	cbnz	r2, 80016f6 <HAL_DMA_IRQHandler+0xc6>
 80016f2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80016f4:	b11a      	cbz	r2, 80016fe <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	f022 0208 	bic.w	r2, r2, #8
 80016fc:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016fe:	233f      	movs	r3, #63	; 0x3f
 8001700:	408b      	lsls	r3, r1
 8001702:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001704:	2300      	movs	r3, #0
 8001706:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800170a:	2301      	movs	r3, #1
 800170c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001710:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001712:	b10b      	cbz	r3, 8001718 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001714:	4620      	mov	r0, r4
 8001716:	4798      	blx	r3
}
 8001718:	b003      	add	sp, #12
 800171a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001720:	bf5e      	ittt	pl
 8001722:	681a      	ldrpl	r2, [r3, #0]
 8001724:	f022 0208 	bicpl.w	r2, r2, #8
 8001728:	601a      	strpl	r2, [r3, #0]
 800172a:	e7c4      	b.n	80016b6 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800172c:	0350      	lsls	r0, r2, #13
 800172e:	d528      	bpl.n	8001782 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	0319      	lsls	r1, r3, #12
 8001734:	d432      	bmi.n	800179c <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001736:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001738:	b10b      	cbz	r3, 800173e <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 800173a:	4620      	mov	r0, r4
 800173c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800173e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0e9      	beq.n	8001718 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001744:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001746:	07da      	lsls	r2, r3, #31
 8001748:	d519      	bpl.n	800177e <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 800174a:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800174c:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800174e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001752:	6813      	ldr	r3, [r2, #0]
 8001754:	f023 0301 	bic.w	r3, r3, #1
 8001758:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800175a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800175e:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001762:	9b01      	ldr	r3, [sp, #4]
 8001764:	3301      	adds	r3, #1
 8001766:	429f      	cmp	r7, r3
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	d302      	bcc.n	8001772 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800176c:	6813      	ldr	r3, [r2, #0]
 800176e:	07db      	lsls	r3, r3, #31
 8001770:	d4f7      	bmi.n	8001762 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001772:	2300      	movs	r3, #0
 8001774:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001778:	2301      	movs	r3, #1
 800177a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800177e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001780:	e7c7      	b.n	8001712 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001788:	d108      	bne.n	800179c <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800178a:	6819      	ldr	r1, [r3, #0]
 800178c:	f021 0110 	bic.w	r1, r1, #16
 8001790:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001792:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001794:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001798:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 800179c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800179e:	e7cb      	b.n	8001738 <HAL_DMA_IRQHandler+0x108>
 80017a0:	2000000c 	.word	0x2000000c

080017a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017a8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017aa:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800195c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017b0:	4a68      	ldr	r2, [pc, #416]	; (8001954 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017b2:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001960 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017b6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017b8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80017ba:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017be:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80017c0:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017c4:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80017c8:	45b6      	cmp	lr, r6
 80017ca:	f040 80ae 	bne.w	800192a <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017ce:	684c      	ldr	r4, [r1, #4]
 80017d0:	f024 0710 	bic.w	r7, r4, #16
 80017d4:	2f02      	cmp	r7, #2
 80017d6:	d116      	bne.n	8001806 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80017d8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80017dc:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017e0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80017e4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017e8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80017ec:	f04f 0c0f 	mov.w	ip, #15
 80017f0:	fa0c fc0b 	lsl.w	ip, ip, fp
 80017f4:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017f8:	690d      	ldr	r5, [r1, #16]
 80017fa:	fa05 f50b 	lsl.w	r5, r5, fp
 80017fe:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001802:	f8ca 5020 	str.w	r5, [sl, #32]
 8001806:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800180a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800180c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001810:	fa05 f50a 	lsl.w	r5, r5, sl
 8001814:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001816:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800181a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800181e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001822:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001824:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001828:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800182a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800182e:	d811      	bhi.n	8001854 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001830:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001832:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001836:	68cf      	ldr	r7, [r1, #12]
 8001838:	fa07 fc0a 	lsl.w	ip, r7, sl
 800183c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001840:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001842:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001844:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001848:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800184c:	409f      	lsls	r7, r3
 800184e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001852:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001854:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001856:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001858:	688f      	ldr	r7, [r1, #8]
 800185a:	fa07 f70a 	lsl.w	r7, r7, sl
 800185e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001860:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001862:	00e5      	lsls	r5, r4, #3
 8001864:	d561      	bpl.n	800192a <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	f04f 0b00 	mov.w	fp, #0
 800186a:	f8cd b00c 	str.w	fp, [sp, #12]
 800186e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001872:	4d39      	ldr	r5, [pc, #228]	; (8001958 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001874:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001878:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800187c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001880:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001884:	9703      	str	r7, [sp, #12]
 8001886:	9f03      	ldr	r7, [sp, #12]
 8001888:	f023 0703 	bic.w	r7, r3, #3
 800188c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001890:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001894:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001898:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800189c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80018a0:	f04f 0e0f 	mov.w	lr, #15
 80018a4:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018a8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018aa:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ae:	d043      	beq.n	8001938 <HAL_GPIO_Init+0x194>
 80018b0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018b4:	42a8      	cmp	r0, r5
 80018b6:	d041      	beq.n	800193c <HAL_GPIO_Init+0x198>
 80018b8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018bc:	42a8      	cmp	r0, r5
 80018be:	d03f      	beq.n	8001940 <HAL_GPIO_Init+0x19c>
 80018c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018c4:	42a8      	cmp	r0, r5
 80018c6:	d03d      	beq.n	8001944 <HAL_GPIO_Init+0x1a0>
 80018c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018cc:	42a8      	cmp	r0, r5
 80018ce:	d03b      	beq.n	8001948 <HAL_GPIO_Init+0x1a4>
 80018d0:	4548      	cmp	r0, r9
 80018d2:	d03b      	beq.n	800194c <HAL_GPIO_Init+0x1a8>
 80018d4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80018d8:	42a8      	cmp	r0, r5
 80018da:	d039      	beq.n	8001950 <HAL_GPIO_Init+0x1ac>
 80018dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018e0:	42a8      	cmp	r0, r5
 80018e2:	bf14      	ite	ne
 80018e4:	2508      	movne	r5, #8
 80018e6:	2507      	moveq	r5, #7
 80018e8:	fa05 f50c 	lsl.w	r5, r5, ip
 80018ec:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018f0:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80018f2:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80018f4:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018f6:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80018fa:	bf0c      	ite	eq
 80018fc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80018fe:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001900:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001902:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001904:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001908:	bf0c      	ite	eq
 800190a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800190c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800190e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001910:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001912:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001916:	bf0c      	ite	eq
 8001918:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800191a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800191c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800191e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001920:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001922:	bf54      	ite	pl
 8001924:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001926:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001928:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800192a:	3301      	adds	r3, #1
 800192c:	2b10      	cmp	r3, #16
 800192e:	f47f af44 	bne.w	80017ba <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001932:	b005      	add	sp, #20
 8001934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001938:	465d      	mov	r5, fp
 800193a:	e7d5      	b.n	80018e8 <HAL_GPIO_Init+0x144>
 800193c:	2501      	movs	r5, #1
 800193e:	e7d3      	b.n	80018e8 <HAL_GPIO_Init+0x144>
 8001940:	2502      	movs	r5, #2
 8001942:	e7d1      	b.n	80018e8 <HAL_GPIO_Init+0x144>
 8001944:	2503      	movs	r5, #3
 8001946:	e7cf      	b.n	80018e8 <HAL_GPIO_Init+0x144>
 8001948:	2504      	movs	r5, #4
 800194a:	e7cd      	b.n	80018e8 <HAL_GPIO_Init+0x144>
 800194c:	2505      	movs	r5, #5
 800194e:	e7cb      	b.n	80018e8 <HAL_GPIO_Init+0x144>
 8001950:	2506      	movs	r5, #6
 8001952:	e7c9      	b.n	80018e8 <HAL_GPIO_Init+0x144>
 8001954:	40013c00 	.word	0x40013c00
 8001958:	40020000 	.word	0x40020000
 800195c:	40023800 	.word	0x40023800
 8001960:	40021400 	.word	0x40021400

08001964 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001964:	6903      	ldr	r3, [r0, #16]
 8001966:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001968:	bf14      	ite	ne
 800196a:	2001      	movne	r0, #1
 800196c:	2000      	moveq	r0, #0
 800196e:	4770      	bx	lr

08001970 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001970:	b10a      	cbz	r2, 8001976 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001972:	6181      	str	r1, [r0, #24]
 8001974:	4770      	bx	lr
 8001976:	0409      	lsls	r1, r1, #16
 8001978:	e7fb      	b.n	8001972 <HAL_GPIO_WritePin+0x2>

0800197a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800197a:	6943      	ldr	r3, [r0, #20]
 800197c:	4059      	eors	r1, r3
 800197e:	6141      	str	r1, [r0, #20]
 8001980:	4770      	bx	lr
	...

08001984 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001984:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001986:	4b04      	ldr	r3, [pc, #16]	; (8001998 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001988:	6959      	ldr	r1, [r3, #20]
 800198a:	4201      	tst	r1, r0
 800198c:	d002      	beq.n	8001994 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800198e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001990:	f005 fbea 	bl	8007168 <HAL_GPIO_EXTI_Callback>
 8001994:	bd08      	pop	{r3, pc}
 8001996:	bf00      	nop
 8001998:	40013c00 	.word	0x40013c00

0800199c <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800199c:	6802      	ldr	r2, [r0, #0]
 800199e:	6953      	ldr	r3, [r2, #20]
 80019a0:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80019a4:	d00d      	beq.n	80019c2 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019a6:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80019aa:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80019ac:	2304      	movs	r3, #4
 80019ae:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80019b0:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 80019ba:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 80019be:	2001      	movs	r0, #1
 80019c0:	4770      	bx	lr
  }
  return HAL_OK;
 80019c2:	4618      	mov	r0, r3
}
 80019c4:	4770      	bx	lr

080019c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80019c6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019ca:	4604      	mov	r4, r0
 80019cc:	4617      	mov	r7, r2
 80019ce:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80019d0:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80019d4:	b28e      	uxth	r6, r1
 80019d6:	6825      	ldr	r5, [r4, #0]
 80019d8:	f1b8 0f01 	cmp.w	r8, #1
 80019dc:	bf0c      	ite	eq
 80019de:	696b      	ldreq	r3, [r5, #20]
 80019e0:	69ab      	ldrne	r3, [r5, #24]
 80019e2:	ea36 0303 	bics.w	r3, r6, r3
 80019e6:	bf14      	ite	ne
 80019e8:	2001      	movne	r0, #1
 80019ea:	2000      	moveq	r0, #0
 80019ec:	b908      	cbnz	r0, 80019f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 80019ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80019f2:	696b      	ldr	r3, [r5, #20]
 80019f4:	055a      	lsls	r2, r3, #21
 80019f6:	d512      	bpl.n	8001a1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80019f8:	682b      	ldr	r3, [r5, #0]
 80019fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019fe:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a00:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001a04:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001a06:	2304      	movs	r3, #4
 8001a08:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001a0a:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001a10:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001a14:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001a18:	2001      	movs	r0, #1
 8001a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001a1e:	1c7b      	adds	r3, r7, #1
 8001a20:	d0d9      	beq.n	80019d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a22:	b94f      	cbnz	r7, 8001a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a24:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001a26:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a28:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001a2a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001a2e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001a32:	2003      	movs	r0, #3
 8001a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a38:	f7ff fa84 	bl	8000f44 <HAL_GetTick>
 8001a3c:	eba0 0009 	sub.w	r0, r0, r9
 8001a40:	4287      	cmp	r7, r0
 8001a42:	d2c8      	bcs.n	80019d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001a44:	e7ee      	b.n	8001a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001a46 <I2C_WaitOnFlagUntilTimeout>:
{
 8001a46:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a4a:	9e08      	ldr	r6, [sp, #32]
 8001a4c:	4604      	mov	r4, r0
 8001a4e:	4690      	mov	r8, r2
 8001a50:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001a52:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001a56:	b28d      	uxth	r5, r1
 8001a58:	6823      	ldr	r3, [r4, #0]
 8001a5a:	f1b9 0f01 	cmp.w	r9, #1
 8001a5e:	bf0c      	ite	eq
 8001a60:	695b      	ldreq	r3, [r3, #20]
 8001a62:	699b      	ldrne	r3, [r3, #24]
 8001a64:	ea35 0303 	bics.w	r3, r5, r3
 8001a68:	bf0c      	ite	eq
 8001a6a:	2301      	moveq	r3, #1
 8001a6c:	2300      	movne	r3, #0
 8001a6e:	4543      	cmp	r3, r8
 8001a70:	d002      	beq.n	8001a78 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001a72:	2000      	movs	r0, #0
}
 8001a74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001a78:	1c7b      	adds	r3, r7, #1
 8001a7a:	d0ed      	beq.n	8001a58 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a7c:	b95f      	cbnz	r7, 8001a96 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a7e:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001a80:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a82:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001a84:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001a88:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001a8c:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a8e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a96:	f7ff fa55 	bl	8000f44 <HAL_GetTick>
 8001a9a:	1b80      	subs	r0, r0, r6
 8001a9c:	4287      	cmp	r7, r0
 8001a9e:	d2db      	bcs.n	8001a58 <I2C_WaitOnFlagUntilTimeout+0x12>
 8001aa0:	e7ed      	b.n	8001a7e <I2C_WaitOnFlagUntilTimeout+0x38>

08001aa2 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001aa2:	b570      	push	{r4, r5, r6, lr}
 8001aa4:	4604      	mov	r4, r0
 8001aa6:	460d      	mov	r5, r1
 8001aa8:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001aaa:	6823      	ldr	r3, [r4, #0]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	061b      	lsls	r3, r3, #24
 8001ab0:	d501      	bpl.n	8001ab6 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	f7ff ff70 	bl	800199c <I2C_IsAcknowledgeFailed>
 8001abc:	b9a8      	cbnz	r0, 8001aea <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001abe:	1c6a      	adds	r2, r5, #1
 8001ac0:	d0f3      	beq.n	8001aaa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ac2:	b965      	cbnz	r5, 8001ade <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ac4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ac6:	f043 0320 	orr.w	r3, r3, #32
 8001aca:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001acc:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001ad2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001ad6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001ada:	2003      	movs	r0, #3
 8001adc:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ade:	f7ff fa31 	bl	8000f44 <HAL_GetTick>
 8001ae2:	1b80      	subs	r0, r0, r6
 8001ae4:	4285      	cmp	r5, r0
 8001ae6:	d2e0      	bcs.n	8001aaa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001ae8:	e7ec      	b.n	8001ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001aea:	2001      	movs	r0, #1
}
 8001aec:	bd70      	pop	{r4, r5, r6, pc}
	...

08001af0 <I2C_RequestMemoryRead>:
{
 8001af0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001af4:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001af6:	6803      	ldr	r3, [r0, #0]
{
 8001af8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001afa:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b0a:	601a      	str	r2, [r3, #0]
{
 8001b0c:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b0e:	9500      	str	r5, [sp, #0]
 8001b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001b12:	2200      	movs	r2, #0
 8001b14:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8001b18:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b1a:	f7ff ff94 	bl	8001a46 <I2C_WaitOnFlagUntilTimeout>
 8001b1e:	b980      	cbnz	r0, 8001b42 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b20:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b22:	492f      	ldr	r1, [pc, #188]	; (8001be0 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b24:	b2ff      	uxtb	r7, r7
 8001b26:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8001b2a:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b2c:	4620      	mov	r0, r4
 8001b2e:	462b      	mov	r3, r5
 8001b30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001b32:	f7ff ff48 	bl	80019c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b36:	b140      	cbz	r0, 8001b4a <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	d101      	bne.n	8001b42 <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 8001b3e:	2001      	movs	r0, #1
 8001b40:	e000      	b.n	8001b44 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 8001b42:	2003      	movs	r0, #3
}
 8001b44:	b004      	add	sp, #16
 8001b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b4a:	6823      	ldr	r3, [r4, #0]
 8001b4c:	9003      	str	r0, [sp, #12]
 8001b4e:	695a      	ldr	r2, [r3, #20]
 8001b50:	9203      	str	r2, [sp, #12]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b56:	462a      	mov	r2, r5
 8001b58:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b5a:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	f7ff ffa0 	bl	8001aa2 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b62:	b140      	cbz	r0, 8001b76 <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	d1eb      	bne.n	8001b42 <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001b6a:	6822      	ldr	r2, [r4, #0]
 8001b6c:	6813      	ldr	r3, [r2, #0]
 8001b6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b72:	6013      	str	r3, [r2, #0]
 8001b74:	e7e3      	b.n	8001b3e <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b76:	f1b8 0f01 	cmp.w	r8, #1
 8001b7a:	6823      	ldr	r3, [r4, #0]
 8001b7c:	d124      	bne.n	8001bc8 <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b7e:	b2f6      	uxtb	r6, r6
 8001b80:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b82:	462a      	mov	r2, r5
 8001b84:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b86:	4620      	mov	r0, r4
 8001b88:	f7ff ff8b 	bl	8001aa2 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	2800      	cmp	r0, #0
 8001b90:	d1e8      	bne.n	8001b64 <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001b92:	6821      	ldr	r1, [r4, #0]
 8001b94:	680b      	ldr	r3, [r1, #0]
 8001b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b9a:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b9c:	4620      	mov	r0, r4
 8001b9e:	9500      	str	r5, [sp, #0]
 8001ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001ba2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ba6:	f7ff ff4e 	bl	8001a46 <I2C_WaitOnFlagUntilTimeout>
 8001baa:	2800      	cmp	r0, #0
 8001bac:	d1c9      	bne.n	8001b42 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001bae:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001bb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001bb2:	490b      	ldr	r1, [pc, #44]	; (8001be0 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001bb4:	f047 0701 	orr.w	r7, r7, #1
 8001bb8:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001bba:	4620      	mov	r0, r4
 8001bbc:	462b      	mov	r3, r5
 8001bbe:	f7ff ff02 	bl	80019c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001bc2:	2800      	cmp	r0, #0
 8001bc4:	d1b8      	bne.n	8001b38 <I2C_RequestMemoryRead+0x48>
 8001bc6:	e7bd      	b.n	8001b44 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001bc8:	0a32      	lsrs	r2, r6, #8
 8001bca:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bcc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001bce:	462a      	mov	r2, r5
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f7ff ff66 	bl	8001aa2 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bd6:	2800      	cmp	r0, #0
 8001bd8:	d1c4      	bne.n	8001b64 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	e7cf      	b.n	8001b7e <I2C_RequestMemoryRead+0x8e>
 8001bde:	bf00      	nop
 8001be0:	00010002 	.word	0x00010002

08001be4 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001be4:	b570      	push	{r4, r5, r6, lr}
 8001be6:	4604      	mov	r4, r0
 8001be8:	460d      	mov	r5, r1
 8001bea:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001bec:	6820      	ldr	r0, [r4, #0]
 8001bee:	6943      	ldr	r3, [r0, #20]
 8001bf0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001bf4:	d001      	beq.n	8001bfa <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8001bf6:	2000      	movs	r0, #0
}
 8001bf8:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001bfa:	6942      	ldr	r2, [r0, #20]
 8001bfc:	06d2      	lsls	r2, r2, #27
 8001bfe:	d50b      	bpl.n	8001c18 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c00:	f06f 0210 	mvn.w	r2, #16
 8001c04:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001c06:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c08:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001c0a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001c0e:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001c10:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8001c12:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001c16:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c18:	b95d      	cbnz	r5, 8001c32 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c1c:	f043 0320 	orr.w	r3, r3, #32
 8001c20:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001c22:	2320      	movs	r3, #32
 8001c24:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001c2e:	2003      	movs	r0, #3
 8001c30:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c32:	f7ff f987 	bl	8000f44 <HAL_GetTick>
 8001c36:	1b80      	subs	r0, r0, r6
 8001c38:	4285      	cmp	r5, r0
 8001c3a:	d2d7      	bcs.n	8001bec <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001c3c:	e7ed      	b.n	8001c1a <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
	...

08001c40 <HAL_I2C_Init>:
{
 8001c40:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8001c42:	4604      	mov	r4, r0
 8001c44:	2800      	cmp	r0, #0
 8001c46:	d062      	beq.n	8001d0e <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001c48:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c4c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c50:	b91b      	cbnz	r3, 8001c5a <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001c52:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001c56:	f005 f85d 	bl	8006d14 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8001c5a:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c5c:	4e2d      	ldr	r6, [pc, #180]	; (8001d14 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8001c5e:	4d2e      	ldr	r5, [pc, #184]	; (8001d18 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c60:	2324      	movs	r3, #36	; 0x24
 8001c62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001c66:	6813      	ldr	r3, [r2, #0]
 8001c68:	f023 0301 	bic.w	r3, r3, #1
 8001c6c:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c6e:	f000 fbb5 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c72:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8001c74:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001c76:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c7a:	42b3      	cmp	r3, r6
 8001c7c:	bf84      	itt	hi
 8001c7e:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8001c82:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001c84:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c86:	bf91      	iteee	ls
 8001c88:	1c69      	addls	r1, r5, #1
 8001c8a:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001c8e:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001c92:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001c94:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001c96:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001c98:	d821      	bhi.n	8001cde <HAL_I2C_Init+0x9e>
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ca0:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001ca4:	2b03      	cmp	r3, #3
 8001ca6:	bf98      	it	ls
 8001ca8:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001caa:	6a21      	ldr	r1, [r4, #32]
 8001cac:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001cae:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cb0:	430b      	orrs	r3, r1
 8001cb2:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001cb4:	68e1      	ldr	r1, [r4, #12]
 8001cb6:	6923      	ldr	r3, [r4, #16]
 8001cb8:	430b      	orrs	r3, r1
 8001cba:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001cbc:	69a1      	ldr	r1, [r4, #24]
 8001cbe:	6963      	ldr	r3, [r4, #20]
 8001cc0:	430b      	orrs	r3, r1
 8001cc2:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001cc4:	6813      	ldr	r3, [r2, #0]
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ccc:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001cce:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cd0:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cd2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cd6:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cd8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001cdc:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001cde:	68a1      	ldr	r1, [r4, #8]
 8001ce0:	b949      	cbnz	r1, 8001cf6 <HAL_I2C_Init+0xb6>
 8001ce2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001ce6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cea:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001cee:	b163      	cbz	r3, 8001d0a <HAL_I2C_Init+0xca>
 8001cf0:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001cf4:	e7d9      	b.n	8001caa <HAL_I2C_Init+0x6a>
 8001cf6:	2119      	movs	r1, #25
 8001cf8:	434b      	muls	r3, r1
 8001cfa:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cfe:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001d02:	b113      	cbz	r3, 8001d0a <HAL_I2C_Init+0xca>
 8001d04:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001d08:	e7cf      	b.n	8001caa <HAL_I2C_Init+0x6a>
 8001d0a:	2001      	movs	r0, #1
 8001d0c:	e7cd      	b.n	8001caa <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8001d0e:	2001      	movs	r0, #1
}
 8001d10:	bd70      	pop	{r4, r5, r6, pc}
 8001d12:	bf00      	nop
 8001d14:	000186a0 	.word	0x000186a0
 8001d18:	000f4240 	.word	0x000f4240

08001d1c <HAL_I2C_Mem_Read>:
{
 8001d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d20:	4604      	mov	r4, r0
 8001d22:	b086      	sub	sp, #24
 8001d24:	469a      	mov	sl, r3
 8001d26:	460d      	mov	r5, r1
 8001d28:	4691      	mov	r9, r2
 8001d2a:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8001d2c:	f7ff f90a 	bl	8000f44 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001d30:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001d34:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8001d36:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001d38:	d004      	beq.n	8001d44 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8001d3a:	2502      	movs	r5, #2
}
 8001d3c:	4628      	mov	r0, r5
 8001d3e:	b006      	add	sp, #24
 8001d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d44:	9000      	str	r0, [sp, #0]
 8001d46:	2319      	movs	r3, #25
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4979      	ldr	r1, [pc, #484]	; (8001f30 <HAL_I2C_Mem_Read+0x214>)
 8001d4c:	4620      	mov	r0, r4
 8001d4e:	f7ff fe7a 	bl	8001a46 <I2C_WaitOnFlagUntilTimeout>
 8001d52:	2800      	cmp	r0, #0
 8001d54:	d1f1      	bne.n	8001d3a <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8001d56:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d0ed      	beq.n	8001d3a <HAL_I2C_Mem_Read+0x1e>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d64:	6823      	ldr	r3, [r4, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001d6a:	bf5e      	ittt	pl
 8001d6c:	681a      	ldrpl	r2, [r3, #0]
 8001d6e:	f042 0201 	orrpl.w	r2, r2, #1
 8001d72:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d7a:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d7c:	2322      	movs	r3, #34	; 0x22
 8001d7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d82:	2340      	movs	r3, #64	; 0x40
 8001d84:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8001d88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001d8a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d8c:	f04f 0800 	mov.w	r8, #0
    hi2c->XferCount   = Size;
 8001d90:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d94:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001d98:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d9a:	4b66      	ldr	r3, [pc, #408]	; (8001f34 <HAL_I2C_Mem_Read+0x218>)
 8001d9c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001d9e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001da0:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001da2:	4629      	mov	r1, r5
 8001da4:	9601      	str	r6, [sp, #4]
 8001da6:	9700      	str	r7, [sp, #0]
 8001da8:	4653      	mov	r3, sl
 8001daa:	464a      	mov	r2, r9
 8001dac:	4620      	mov	r0, r4
 8001dae:	f7ff fe9f 	bl	8001af0 <I2C_RequestMemoryRead>
 8001db2:	4605      	mov	r5, r0
 8001db4:	b130      	cbz	r0, 8001dc4 <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001db6:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001db8:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d13a      	bne.n	8001e36 <HAL_I2C_Mem_Read+0x11a>
              return HAL_ERROR;
 8001dc0:	2501      	movs	r5, #1
 8001dc2:	e7bb      	b.n	8001d3c <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8001dc4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001dc6:	6823      	ldr	r3, [r4, #0]
 8001dc8:	b992      	cbnz	r2, 8001df0 <HAL_I2C_Mem_Read+0xd4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dca:	9002      	str	r0, [sp, #8]
 8001dcc:	695a      	ldr	r2, [r3, #20]
 8001dce:	9202      	str	r2, [sp, #8]
 8001dd0:	699a      	ldr	r2, [r3, #24]
 8001dd2:	9202      	str	r2, [sp, #8]
 8001dd4:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ddc:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001dde:	2320      	movs	r3, #32
 8001de0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001dea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001dee:	e7a5      	b.n	8001d3c <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 8001df0:	2a01      	cmp	r2, #1
 8001df2:	d122      	bne.n	8001e3a <HAL_I2C_Mem_Read+0x11e>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dfa:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dfc:	9003      	str	r0, [sp, #12]
 8001dfe:	695a      	ldr	r2, [r3, #20]
 8001e00:	9203      	str	r2, [sp, #12]
 8001e02:	699a      	ldr	r2, [r3, #24]
 8001e04:	9203      	str	r2, [sp, #12]
 8001e06:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e0e:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e10:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8001f38 <HAL_I2C_Mem_Read+0x21c>
    while(hi2c->XferSize > 0U)
 8001e14:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0e1      	beq.n	8001dde <HAL_I2C_Mem_Read+0xc2>
      if(hi2c->XferSize <= 3U)
 8001e1a:	2b03      	cmp	r3, #3
 8001e1c:	d86b      	bhi.n	8001ef6 <HAL_I2C_Mem_Read+0x1da>
        if(hi2c->XferSize== 1U)
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d123      	bne.n	8001e6a <HAL_I2C_Mem_Read+0x14e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001e22:	4632      	mov	r2, r6
 8001e24:	4639      	mov	r1, r7
 8001e26:	4620      	mov	r0, r4
 8001e28:	f7ff fedc 	bl	8001be4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	d039      	beq.n	8001ea4 <HAL_I2C_Mem_Read+0x188>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001e30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e32:	2b20      	cmp	r3, #32
 8001e34:	d1c4      	bne.n	8001dc0 <HAL_I2C_Mem_Read+0xa4>
              return HAL_TIMEOUT;
 8001e36:	2503      	movs	r5, #3
 8001e38:	e780      	b.n	8001d3c <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 8001e3a:	2a02      	cmp	r2, #2
 8001e3c:	d10e      	bne.n	8001e5c <HAL_I2C_Mem_Read+0x140>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e44:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e4c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e4e:	9004      	str	r0, [sp, #16]
 8001e50:	695a      	ldr	r2, [r3, #20]
 8001e52:	9204      	str	r2, [sp, #16]
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	9304      	str	r3, [sp, #16]
 8001e58:	9b04      	ldr	r3, [sp, #16]
 8001e5a:	e7d9      	b.n	8001e10 <HAL_I2C_Mem_Read+0xf4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e5c:	9005      	str	r0, [sp, #20]
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	9205      	str	r2, [sp, #20]
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	9305      	str	r3, [sp, #20]
 8001e66:	9b05      	ldr	r3, [sp, #20]
 8001e68:	e7d2      	b.n	8001e10 <HAL_I2C_Mem_Read+0xf4>
        else if(hi2c->XferSize == 2U)
 8001e6a:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e6c:	9600      	str	r6, [sp, #0]
 8001e6e:	463b      	mov	r3, r7
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	4641      	mov	r1, r8
 8001e76:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8001e78:	d122      	bne.n	8001ec0 <HAL_I2C_Mem_Read+0x1a4>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e7a:	f7ff fde4 	bl	8001a46 <I2C_WaitOnFlagUntilTimeout>
 8001e7e:	2800      	cmp	r0, #0
 8001e80:	d1d9      	bne.n	8001e36 <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e82:	6823      	ldr	r3, [r4, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e8a:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001e8c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	1c51      	adds	r1, r2, #1
 8001e92:	6261      	str	r1, [r4, #36]	; 0x24
 8001e94:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8001e96:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001e9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ea4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ea6:	1c5a      	adds	r2, r3, #1
 8001ea8:	6262      	str	r2, [r4, #36]	; 0x24
 8001eaa:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001eac:	6912      	ldr	r2, [r2, #16]
 8001eae:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001eb0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001eb6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001ebe:	e7a9      	b.n	8001e14 <HAL_I2C_Mem_Read+0xf8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ec0:	f7ff fdc1 	bl	8001a46 <I2C_WaitOnFlagUntilTimeout>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	2800      	cmp	r0, #0
 8001ec8:	d1b5      	bne.n	8001e36 <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001eca:	6823      	ldr	r3, [r4, #0]
 8001ecc:	6819      	ldr	r1, [r3, #0]
 8001ece:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001ed2:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ed4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	1c48      	adds	r0, r1, #1
 8001eda:	6260      	str	r0, [r4, #36]	; 0x24
 8001edc:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8001ede:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ee0:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001ee6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001eee:	4641      	mov	r1, r8
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	e7c1      	b.n	8001e7a <HAL_I2C_Mem_Read+0x15e>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ef6:	4632      	mov	r2, r6
 8001ef8:	4639      	mov	r1, r7
 8001efa:	4620      	mov	r0, r4
 8001efc:	f7ff fe72 	bl	8001be4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001f00:	2800      	cmp	r0, #0
 8001f02:	d195      	bne.n	8001e30 <HAL_I2C_Mem_Read+0x114>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	6262      	str	r2, [r4, #36]	; 0x24
 8001f0a:	6822      	ldr	r2, [r4, #0]
 8001f0c:	6912      	ldr	r2, [r2, #16]
 8001f0e:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001f10:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f12:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8001f14:	3b01      	subs	r3, #1
 8001f16:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001f18:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f20:	6953      	ldr	r3, [r2, #20]
 8001f22:	075b      	lsls	r3, r3, #29
 8001f24:	f57f af76 	bpl.w	8001e14 <HAL_I2C_Mem_Read+0xf8>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f2a:	1c59      	adds	r1, r3, #1
 8001f2c:	6261      	str	r1, [r4, #36]	; 0x24
 8001f2e:	e7bd      	b.n	8001eac <HAL_I2C_Mem_Read+0x190>
 8001f30:	00100002 	.word	0x00100002
 8001f34:	ffff0000 	.word	0xffff0000
 8001f38:	00010004 	.word	0x00010004

08001f3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f3c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f40:	4604      	mov	r4, r0
 8001f42:	b918      	cbnz	r0, 8001f4c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001f44:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001f46:	b002      	add	sp, #8
 8001f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f4c:	6803      	ldr	r3, [r0, #0]
 8001f4e:	07dd      	lsls	r5, r3, #31
 8001f50:	d410      	bmi.n	8001f74 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f52:	6823      	ldr	r3, [r4, #0]
 8001f54:	0798      	lsls	r0, r3, #30
 8001f56:	d458      	bmi.n	800200a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f58:	6823      	ldr	r3, [r4, #0]
 8001f5a:	071a      	lsls	r2, r3, #28
 8001f5c:	f100 809a 	bmi.w	8002094 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f60:	6823      	ldr	r3, [r4, #0]
 8001f62:	075b      	lsls	r3, r3, #29
 8001f64:	f100 80b8 	bmi.w	80020d8 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f68:	69a2      	ldr	r2, [r4, #24]
 8001f6a:	2a00      	cmp	r2, #0
 8001f6c:	f040 8119 	bne.w	80021a2 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001f70:	2000      	movs	r0, #0
 8001f72:	e7e8      	b.n	8001f46 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f74:	4ba6      	ldr	r3, [pc, #664]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	f002 020c 	and.w	r2, r2, #12
 8001f7c:	2a04      	cmp	r2, #4
 8001f7e:	d007      	beq.n	8001f90 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f86:	2a08      	cmp	r2, #8
 8001f88:	d10a      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	0259      	lsls	r1, r3, #9
 8001f8e:	d507      	bpl.n	8001fa0 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f90:	4b9f      	ldr	r3, [pc, #636]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	039a      	lsls	r2, r3, #14
 8001f96:	d5dc      	bpl.n	8001f52 <HAL_RCC_OscConfig+0x16>
 8001f98:	6863      	ldr	r3, [r4, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1d9      	bne.n	8001f52 <HAL_RCC_OscConfig+0x16>
 8001f9e:	e7d1      	b.n	8001f44 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fa0:	6863      	ldr	r3, [r4, #4]
 8001fa2:	4d9b      	ldr	r5, [pc, #620]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 8001fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fa8:	d111      	bne.n	8001fce <HAL_RCC_OscConfig+0x92>
 8001faa:	682b      	ldr	r3, [r5, #0]
 8001fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fb0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001fb2:	f7fe ffc7 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	4d96      	ldr	r5, [pc, #600]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001fb8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fba:	682b      	ldr	r3, [r5, #0]
 8001fbc:	039b      	lsls	r3, r3, #14
 8001fbe:	d4c8      	bmi.n	8001f52 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fc0:	f7fe ffc0 	bl	8000f44 <HAL_GetTick>
 8001fc4:	1b80      	subs	r0, r0, r6
 8001fc6:	2864      	cmp	r0, #100	; 0x64
 8001fc8:	d9f7      	bls.n	8001fba <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001fca:	2003      	movs	r0, #3
 8001fcc:	e7bb      	b.n	8001f46 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fd2:	d104      	bne.n	8001fde <HAL_RCC_OscConfig+0xa2>
 8001fd4:	682b      	ldr	r3, [r5, #0]
 8001fd6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fda:	602b      	str	r3, [r5, #0]
 8001fdc:	e7e5      	b.n	8001faa <HAL_RCC_OscConfig+0x6e>
 8001fde:	682a      	ldr	r2, [r5, #0]
 8001fe0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fe4:	602a      	str	r2, [r5, #0]
 8001fe6:	682a      	ldr	r2, [r5, #0]
 8001fe8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fec:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1df      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001ff2:	f7fe ffa7 	bl	8000f44 <HAL_GetTick>
 8001ff6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff8:	682b      	ldr	r3, [r5, #0]
 8001ffa:	039f      	lsls	r7, r3, #14
 8001ffc:	d5a9      	bpl.n	8001f52 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ffe:	f7fe ffa1 	bl	8000f44 <HAL_GetTick>
 8002002:	1b80      	subs	r0, r0, r6
 8002004:	2864      	cmp	r0, #100	; 0x64
 8002006:	d9f7      	bls.n	8001ff8 <HAL_RCC_OscConfig+0xbc>
 8002008:	e7df      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800200a:	4b81      	ldr	r3, [pc, #516]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	f012 0f0c 	tst.w	r2, #12
 8002012:	d007      	beq.n	8002024 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800201a:	2a08      	cmp	r2, #8
 800201c:	d111      	bne.n	8002042 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	025e      	lsls	r6, r3, #9
 8002022:	d40e      	bmi.n	8002042 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002024:	4b7a      	ldr	r3, [pc, #488]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	0795      	lsls	r5, r2, #30
 800202a:	d502      	bpl.n	8002032 <HAL_RCC_OscConfig+0xf6>
 800202c:	68e2      	ldr	r2, [r4, #12]
 800202e:	2a01      	cmp	r2, #1
 8002030:	d188      	bne.n	8001f44 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	6921      	ldr	r1, [r4, #16]
 8002036:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800203a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800203e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002040:	e78a      	b.n	8001f58 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002042:	68e2      	ldr	r2, [r4, #12]
 8002044:	4b73      	ldr	r3, [pc, #460]	; (8002214 <HAL_RCC_OscConfig+0x2d8>)
 8002046:	b1b2      	cbz	r2, 8002076 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002048:	2201      	movs	r2, #1
 800204a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800204c:	f7fe ff7a 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002050:	4d6f      	ldr	r5, [pc, #444]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002052:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002054:	682b      	ldr	r3, [r5, #0]
 8002056:	0798      	lsls	r0, r3, #30
 8002058:	d507      	bpl.n	800206a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205a:	682b      	ldr	r3, [r5, #0]
 800205c:	6922      	ldr	r2, [r4, #16]
 800205e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002062:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002066:	602b      	str	r3, [r5, #0]
 8002068:	e776      	b.n	8001f58 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800206a:	f7fe ff6b 	bl	8000f44 <HAL_GetTick>
 800206e:	1b80      	subs	r0, r0, r6
 8002070:	2802      	cmp	r0, #2
 8002072:	d9ef      	bls.n	8002054 <HAL_RCC_OscConfig+0x118>
 8002074:	e7a9      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8002076:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002078:	f7fe ff64 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800207c:	4d64      	ldr	r5, [pc, #400]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800207e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002080:	682b      	ldr	r3, [r5, #0]
 8002082:	0799      	lsls	r1, r3, #30
 8002084:	f57f af68 	bpl.w	8001f58 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002088:	f7fe ff5c 	bl	8000f44 <HAL_GetTick>
 800208c:	1b80      	subs	r0, r0, r6
 800208e:	2802      	cmp	r0, #2
 8002090:	d9f6      	bls.n	8002080 <HAL_RCC_OscConfig+0x144>
 8002092:	e79a      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002094:	6962      	ldr	r2, [r4, #20]
 8002096:	4b60      	ldr	r3, [pc, #384]	; (8002218 <HAL_RCC_OscConfig+0x2dc>)
 8002098:	b17a      	cbz	r2, 80020ba <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800209a:	2201      	movs	r2, #1
 800209c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800209e:	f7fe ff51 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a2:	4d5b      	ldr	r5, [pc, #364]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80020a4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80020a8:	079f      	lsls	r7, r3, #30
 80020aa:	f53f af59 	bmi.w	8001f60 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020ae:	f7fe ff49 	bl	8000f44 <HAL_GetTick>
 80020b2:	1b80      	subs	r0, r0, r6
 80020b4:	2802      	cmp	r0, #2
 80020b6:	d9f6      	bls.n	80020a6 <HAL_RCC_OscConfig+0x16a>
 80020b8:	e787      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 80020ba:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80020bc:	f7fe ff42 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c0:	4d53      	ldr	r5, [pc, #332]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80020c2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80020c6:	0798      	lsls	r0, r3, #30
 80020c8:	f57f af4a 	bpl.w	8001f60 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020cc:	f7fe ff3a 	bl	8000f44 <HAL_GetTick>
 80020d0:	1b80      	subs	r0, r0, r6
 80020d2:	2802      	cmp	r0, #2
 80020d4:	d9f6      	bls.n	80020c4 <HAL_RCC_OscConfig+0x188>
 80020d6:	e778      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d8:	4b4d      	ldr	r3, [pc, #308]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 80020da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020dc:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80020e0:	d128      	bne.n	8002134 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80020e2:	9201      	str	r2, [sp, #4]
 80020e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020e6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020ea:	641a      	str	r2, [r3, #64]	; 0x40
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f2:	9301      	str	r3, [sp, #4]
 80020f4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80020f6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f8:	4d48      	ldr	r5, [pc, #288]	; (800221c <HAL_RCC_OscConfig+0x2e0>)
 80020fa:	682b      	ldr	r3, [r5, #0]
 80020fc:	05d9      	lsls	r1, r3, #23
 80020fe:	d51b      	bpl.n	8002138 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002100:	68a3      	ldr	r3, [r4, #8]
 8002102:	4d43      	ldr	r5, [pc, #268]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 8002104:	2b01      	cmp	r3, #1
 8002106:	d127      	bne.n	8002158 <HAL_RCC_OscConfig+0x21c>
 8002108:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002110:	f7fe ff18 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002114:	4d3e      	ldr	r5, [pc, #248]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002116:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002118:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800211c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800211e:	079b      	lsls	r3, r3, #30
 8002120:	d539      	bpl.n	8002196 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8002122:	2e00      	cmp	r6, #0
 8002124:	f43f af20 	beq.w	8001f68 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002128:	4a39      	ldr	r2, [pc, #228]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 800212a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800212c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002130:	6413      	str	r3, [r2, #64]	; 0x40
 8002132:	e719      	b.n	8001f68 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8002134:	2600      	movs	r6, #0
 8002136:	e7df      	b.n	80020f8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002138:	682b      	ldr	r3, [r5, #0]
 800213a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800213e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002140:	f7fe ff00 	bl	8000f44 <HAL_GetTick>
 8002144:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002146:	682b      	ldr	r3, [r5, #0]
 8002148:	05da      	lsls	r2, r3, #23
 800214a:	d4d9      	bmi.n	8002100 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800214c:	f7fe fefa 	bl	8000f44 <HAL_GetTick>
 8002150:	1bc0      	subs	r0, r0, r7
 8002152:	2802      	cmp	r0, #2
 8002154:	d9f7      	bls.n	8002146 <HAL_RCC_OscConfig+0x20a>
 8002156:	e738      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002158:	2b05      	cmp	r3, #5
 800215a:	d104      	bne.n	8002166 <HAL_RCC_OscConfig+0x22a>
 800215c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800215e:	f043 0304 	orr.w	r3, r3, #4
 8002162:	672b      	str	r3, [r5, #112]	; 0x70
 8002164:	e7d0      	b.n	8002108 <HAL_RCC_OscConfig+0x1cc>
 8002166:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002168:	f022 0201 	bic.w	r2, r2, #1
 800216c:	672a      	str	r2, [r5, #112]	; 0x70
 800216e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002170:	f022 0204 	bic.w	r2, r2, #4
 8002174:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1ca      	bne.n	8002110 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 800217a:	f7fe fee3 	bl	8000f44 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800217e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002182:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002184:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002186:	0798      	lsls	r0, r3, #30
 8002188:	d5cb      	bpl.n	8002122 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800218a:	f7fe fedb 	bl	8000f44 <HAL_GetTick>
 800218e:	1bc0      	subs	r0, r0, r7
 8002190:	4540      	cmp	r0, r8
 8002192:	d9f7      	bls.n	8002184 <HAL_RCC_OscConfig+0x248>
 8002194:	e719      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002196:	f7fe fed5 	bl	8000f44 <HAL_GetTick>
 800219a:	1bc0      	subs	r0, r0, r7
 800219c:	4540      	cmp	r0, r8
 800219e:	d9bd      	bls.n	800211c <HAL_RCC_OscConfig+0x1e0>
 80021a0:	e713      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021a2:	4d1b      	ldr	r5, [pc, #108]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
 80021a4:	68ab      	ldr	r3, [r5, #8]
 80021a6:	f003 030c 	and.w	r3, r3, #12
 80021aa:	2b08      	cmp	r3, #8
 80021ac:	f43f aeca 	beq.w	8001f44 <HAL_RCC_OscConfig+0x8>
 80021b0:	4e1b      	ldr	r6, [pc, #108]	; (8002220 <HAL_RCC_OscConfig+0x2e4>)
 80021b2:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b4:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80021b6:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b8:	d134      	bne.n	8002224 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 80021ba:	f7fe fec3 	bl	8000f44 <HAL_GetTick>
 80021be:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021c0:	682b      	ldr	r3, [r5, #0]
 80021c2:	0199      	lsls	r1, r3, #6
 80021c4:	d41e      	bmi.n	8002204 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021c6:	6a22      	ldr	r2, [r4, #32]
 80021c8:	69e3      	ldr	r3, [r4, #28]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021ce:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80021d2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80021d4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80021d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021da:	4c0d      	ldr	r4, [pc, #52]	; (8002210 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021dc:	0852      	lsrs	r2, r2, #1
 80021de:	3a01      	subs	r2, #1
 80021e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80021e4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80021e6:	2301      	movs	r3, #1
 80021e8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80021ea:	f7fe feab 	bl	8000f44 <HAL_GetTick>
 80021ee:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	019a      	lsls	r2, r3, #6
 80021f4:	f53f aebc 	bmi.w	8001f70 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021f8:	f7fe fea4 	bl	8000f44 <HAL_GetTick>
 80021fc:	1b40      	subs	r0, r0, r5
 80021fe:	2802      	cmp	r0, #2
 8002200:	d9f6      	bls.n	80021f0 <HAL_RCC_OscConfig+0x2b4>
 8002202:	e6e2      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002204:	f7fe fe9e 	bl	8000f44 <HAL_GetTick>
 8002208:	1bc0      	subs	r0, r0, r7
 800220a:	2802      	cmp	r0, #2
 800220c:	d9d8      	bls.n	80021c0 <HAL_RCC_OscConfig+0x284>
 800220e:	e6dc      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
 8002210:	40023800 	.word	0x40023800
 8002214:	42470000 	.word	0x42470000
 8002218:	42470e80 	.word	0x42470e80
 800221c:	40007000 	.word	0x40007000
 8002220:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002224:	f7fe fe8e 	bl	8000f44 <HAL_GetTick>
 8002228:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800222a:	682b      	ldr	r3, [r5, #0]
 800222c:	019b      	lsls	r3, r3, #6
 800222e:	f57f ae9f 	bpl.w	8001f70 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002232:	f7fe fe87 	bl	8000f44 <HAL_GetTick>
 8002236:	1b00      	subs	r0, r0, r4
 8002238:	2802      	cmp	r0, #2
 800223a:	d9f6      	bls.n	800222a <HAL_RCC_OscConfig+0x2ee>
 800223c:	e6c5      	b.n	8001fca <HAL_RCC_OscConfig+0x8e>
 800223e:	bf00      	nop

08002240 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002240:	4913      	ldr	r1, [pc, #76]	; (8002290 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002242:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002244:	688b      	ldr	r3, [r1, #8]
 8002246:	f003 030c 	and.w	r3, r3, #12
 800224a:	2b04      	cmp	r3, #4
 800224c:	d003      	beq.n	8002256 <HAL_RCC_GetSysClockFreq+0x16>
 800224e:	2b08      	cmp	r3, #8
 8002250:	d003      	beq.n	800225a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002252:	4810      	ldr	r0, [pc, #64]	; (8002294 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002254:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002256:	4810      	ldr	r0, [pc, #64]	; (8002298 <HAL_RCC_GetSysClockFreq+0x58>)
 8002258:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800225a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800225c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800225e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002260:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002264:	bf14      	ite	ne
 8002266:	480c      	ldrne	r0, [pc, #48]	; (8002298 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002268:	480a      	ldreq	r0, [pc, #40]	; (8002294 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800226a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800226e:	bf18      	it	ne
 8002270:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002272:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002276:	fba1 0100 	umull	r0, r1, r1, r0
 800227a:	f7fe fc91 	bl	8000ba0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800227e:	4b04      	ldr	r3, [pc, #16]	; (8002290 <HAL_RCC_GetSysClockFreq+0x50>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002286:	3301      	adds	r3, #1
 8002288:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800228a:	fbb0 f0f3 	udiv	r0, r0, r3
 800228e:	bd08      	pop	{r3, pc}
 8002290:	40023800 	.word	0x40023800
 8002294:	00f42400 	.word	0x00f42400
 8002298:	007a1200 	.word	0x007a1200

0800229c <HAL_RCC_ClockConfig>:
{
 800229c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022a0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80022a2:	4604      	mov	r4, r0
 80022a4:	b910      	cbnz	r0, 80022ac <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80022a6:	2001      	movs	r0, #1
 80022a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022ac:	4b44      	ldr	r3, [pc, #272]	; (80023c0 <HAL_RCC_ClockConfig+0x124>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	f002 020f 	and.w	r2, r2, #15
 80022b4:	428a      	cmp	r2, r1
 80022b6:	d328      	bcc.n	800230a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b8:	6821      	ldr	r1, [r4, #0]
 80022ba:	078f      	lsls	r7, r1, #30
 80022bc:	d42d      	bmi.n	800231a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022be:	07c8      	lsls	r0, r1, #31
 80022c0:	d440      	bmi.n	8002344 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022c2:	4b3f      	ldr	r3, [pc, #252]	; (80023c0 <HAL_RCC_ClockConfig+0x124>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	f002 020f 	and.w	r2, r2, #15
 80022ca:	4295      	cmp	r5, r2
 80022cc:	d366      	bcc.n	800239c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ce:	6822      	ldr	r2, [r4, #0]
 80022d0:	0751      	lsls	r1, r2, #29
 80022d2:	d46c      	bmi.n	80023ae <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022d4:	0713      	lsls	r3, r2, #28
 80022d6:	d507      	bpl.n	80022e8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022d8:	4a3a      	ldr	r2, [pc, #232]	; (80023c4 <HAL_RCC_ClockConfig+0x128>)
 80022da:	6921      	ldr	r1, [r4, #16]
 80022dc:	6893      	ldr	r3, [r2, #8]
 80022de:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80022e2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80022e6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022e8:	f7ff ffaa 	bl	8002240 <HAL_RCC_GetSysClockFreq>
 80022ec:	4b35      	ldr	r3, [pc, #212]	; (80023c4 <HAL_RCC_ClockConfig+0x128>)
 80022ee:	4a36      	ldr	r2, [pc, #216]	; (80023c8 <HAL_RCC_ClockConfig+0x12c>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80022f6:	5cd3      	ldrb	r3, [r2, r3]
 80022f8:	40d8      	lsrs	r0, r3
 80022fa:	4b34      	ldr	r3, [pc, #208]	; (80023cc <HAL_RCC_ClockConfig+0x130>)
 80022fc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80022fe:	2000      	movs	r0, #0
 8002300:	f7fe fdd6 	bl	8000eb0 <HAL_InitTick>
  return HAL_OK;
 8002304:	2000      	movs	r0, #0
 8002306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230a:	b2ca      	uxtb	r2, r1
 800230c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 030f 	and.w	r3, r3, #15
 8002314:	4299      	cmp	r1, r3
 8002316:	d1c6      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xa>
 8002318:	e7ce      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1c>
 800231a:	4b2a      	ldr	r3, [pc, #168]	; (80023c4 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002320:	bf1e      	ittt	ne
 8002322:	689a      	ldrne	r2, [r3, #8]
 8002324:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002328:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800232a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800232c:	bf42      	ittt	mi
 800232e:	689a      	ldrmi	r2, [r3, #8]
 8002330:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002334:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	68a0      	ldr	r0, [r4, #8]
 800233a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800233e:	4302      	orrs	r2, r0
 8002340:	609a      	str	r2, [r3, #8]
 8002342:	e7bc      	b.n	80022be <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002344:	6862      	ldr	r2, [r4, #4]
 8002346:	4b1f      	ldr	r3, [pc, #124]	; (80023c4 <HAL_RCC_ClockConfig+0x128>)
 8002348:	2a01      	cmp	r2, #1
 800234a:	d11d      	bne.n	8002388 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002352:	d0a8      	beq.n	80022a6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002354:	4e1b      	ldr	r6, [pc, #108]	; (80023c4 <HAL_RCC_ClockConfig+0x128>)
 8002356:	68b3      	ldr	r3, [r6, #8]
 8002358:	f023 0303 	bic.w	r3, r3, #3
 800235c:	4313      	orrs	r3, r2
 800235e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002360:	f7fe fdf0 	bl	8000f44 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002364:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002368:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800236a:	68b3      	ldr	r3, [r6, #8]
 800236c:	6862      	ldr	r2, [r4, #4]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002376:	d0a4      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002378:	f7fe fde4 	bl	8000f44 <HAL_GetTick>
 800237c:	1bc0      	subs	r0, r0, r7
 800237e:	4540      	cmp	r0, r8
 8002380:	d9f3      	bls.n	800236a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002382:	2003      	movs	r0, #3
}
 8002384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002388:	1e91      	subs	r1, r2, #2
 800238a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800238c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800238e:	d802      	bhi.n	8002396 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002390:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002394:	e7dd      	b.n	8002352 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002396:	f013 0f02 	tst.w	r3, #2
 800239a:	e7da      	b.n	8002352 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800239c:	b2ea      	uxtb	r2, r5
 800239e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	429d      	cmp	r5, r3
 80023a8:	f47f af7d 	bne.w	80022a6 <HAL_RCC_ClockConfig+0xa>
 80023ac:	e78f      	b.n	80022ce <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023ae:	4905      	ldr	r1, [pc, #20]	; (80023c4 <HAL_RCC_ClockConfig+0x128>)
 80023b0:	68e0      	ldr	r0, [r4, #12]
 80023b2:	688b      	ldr	r3, [r1, #8]
 80023b4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80023b8:	4303      	orrs	r3, r0
 80023ba:	608b      	str	r3, [r1, #8]
 80023bc:	e78a      	b.n	80022d4 <HAL_RCC_ClockConfig+0x38>
 80023be:	bf00      	nop
 80023c0:	40023c00 	.word	0x40023c00
 80023c4:	40023800 	.word	0x40023800
 80023c8:	0800a387 	.word	0x0800a387
 80023cc:	2000000c 	.word	0x2000000c

080023d0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80023d0:	4b01      	ldr	r3, [pc, #4]	; (80023d8 <HAL_RCC_GetHCLKFreq+0x8>)
 80023d2:	6818      	ldr	r0, [r3, #0]
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	2000000c 	.word	0x2000000c

080023dc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023dc:	4b04      	ldr	r3, [pc, #16]	; (80023f0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80023de:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80023e6:	5cd3      	ldrb	r3, [r2, r3]
 80023e8:	4a03      	ldr	r2, [pc, #12]	; (80023f8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80023ea:	6810      	ldr	r0, [r2, #0]
}
 80023ec:	40d8      	lsrs	r0, r3
 80023ee:	4770      	bx	lr
 80023f0:	40023800 	.word	0x40023800
 80023f4:	0800a397 	.word	0x0800a397
 80023f8:	2000000c 	.word	0x2000000c

080023fc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023fc:	4b04      	ldr	r3, [pc, #16]	; (8002410 <HAL_RCC_GetPCLK2Freq+0x14>)
 80023fe:	4a05      	ldr	r2, [pc, #20]	; (8002414 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	4a03      	ldr	r2, [pc, #12]	; (8002418 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800240a:	6810      	ldr	r0, [r2, #0]
}
 800240c:	40d8      	lsrs	r0, r3
 800240e:	4770      	bx	lr
 8002410:	40023800 	.word	0x40023800
 8002414:	0800a397 	.word	0x0800a397
 8002418:	2000000c 	.word	0x2000000c

0800241c <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800241c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002422:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002426:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002428:	4770      	bx	lr

0800242a <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800242a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800242e:	b089      	sub	sp, #36	; 0x24
 8002430:	4605      	mov	r5, r0
 8002432:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 8002434:	f7fe fd86 	bl	8000f44 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8002438:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 800243a:	4681      	mov	r9, r0
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800243c:	2108      	movs	r1, #8
 800243e:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8002444:	f001 fe63 	bl	800410e <SDMMC_CmdBlockLength>
  if(errorstate != HAL_OK)
 8002448:	4604      	mov	r4, r0
 800244a:	bb40      	cbnz	r0, 800249e <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800244c:	6d29      	ldr	r1, [r5, #80]	; 0x50
 800244e:	6828      	ldr	r0, [r5, #0]
 8002450:	0409      	lsls	r1, r1, #16
 8002452:	f001 ff67 	bl	8004324 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_OK)
 8002456:	4604      	mov	r4, r0
 8002458:	bb08      	cbnz	r0, 800249e <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800245a:	f04f 33ff 	mov.w	r3, #4294967295
 800245e:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8002460:	2308      	movs	r3, #8
 8002462:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8002464:	2330      	movs	r3, #48	; 0x30
 8002466:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002468:	2302      	movs	r3, #2
 800246a:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800246c:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800246e:	2301      	movs	r3, #1
  SDIO_ConfigData(hsd->Instance, &config);
 8002470:	a902      	add	r1, sp, #8
 8002472:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8002474:	9307      	str	r3, [sp, #28]
  SDIO_ConfigData(hsd->Instance, &config);
 8002476:	f001 fe37 	bl	80040e8 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800247a:	6828      	ldr	r0, [r5, #0]
 800247c:	f001 ff83 	bl	8004386 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_OK)
 8002480:	4604      	mov	r4, r0
 8002482:	b960      	cbnz	r0, 800249e <SD_FindSCR+0x74>
 8002484:	4607      	mov	r7, r0
  {
    return errorstate;
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8002486:	f240 482a 	movw	r8, #1066	; 0x42a
 800248a:	6828      	ldr	r0, [r5, #0]
 800248c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800248e:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8002492:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8002494:	d007      	beq.n	80024a6 <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002496:	0719      	lsls	r1, r3, #28
 8002498:	d518      	bpl.n	80024cc <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800249a:	2408      	movs	r4, #8
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800249c:	6384      	str	r4, [r0, #56]	; 0x38
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
  }

  return HAL_SD_ERROR_NONE;
}
 800249e:	4620      	mov	r0, r4
 80024a0:	b009      	add	sp, #36	; 0x24
 80024a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80024a6:	029b      	lsls	r3, r3, #10
 80024a8:	d507      	bpl.n	80024ba <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80024aa:	f001 fd5f 	bl	8003f6c <SDIO_ReadFIFO>
 80024ae:	ab08      	add	r3, sp, #32
 80024b0:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 80024b4:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80024b6:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80024ba:	f7fe fd43 	bl	8000f44 <HAL_GetTick>
 80024be:	eba0 0009 	sub.w	r0, r0, r9
 80024c2:	3001      	adds	r0, #1
 80024c4:	d1e1      	bne.n	800248a <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 80024c6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80024ca:	e7e8      	b.n	800249e <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80024cc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80024ce:	079a      	lsls	r2, r3, #30
 80024d0:	d501      	bpl.n	80024d6 <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80024d2:	2402      	movs	r4, #2
 80024d4:	e7e2      	b.n	800249c <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80024d6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80024d8:	069b      	lsls	r3, r3, #26
 80024da:	d501      	bpl.n	80024e0 <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80024dc:	2420      	movs	r4, #32
 80024de:	e7dd      	b.n	800249c <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80024e0:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80024e4:	6383      	str	r3, [r0, #56]	; 0x38
 80024e6:	9b00      	ldr	r3, [sp, #0]
 80024e8:	ba1b      	rev	r3, r3
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80024ea:	6073      	str	r3, [r6, #4]
 80024ec:	9b01      	ldr	r3, [sp, #4]
 80024ee:	ba1b      	rev	r3, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80024f0:	6033      	str	r3, [r6, #0]
  return HAL_SD_ERROR_NONE;
 80024f2:	e7d4      	b.n	800249e <SD_FindSCR+0x74>

080024f4 <HAL_SD_ReadBlocks_DMA>:
{
 80024f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024f8:	4616      	mov	r6, r2
 80024fa:	b087      	sub	sp, #28
 80024fc:	4605      	mov	r5, r0
 80024fe:	4698      	mov	r8, r3
  if(NULL == pData)
 8002500:	460a      	mov	r2, r1
 8002502:	b939      	cbnz	r1, 8002514 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002504:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002506:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800250a:	63ab      	str	r3, [r5, #56]	; 0x38
    return HAL_ERROR;
 800250c:	2001      	movs	r0, #1
}
 800250e:	b007      	add	sp, #28
 8002510:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8002514:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8002518:	b2c4      	uxtb	r4, r0
 800251a:	2c01      	cmp	r4, #1
 800251c:	d168      	bne.n	80025f0 <HAL_SD_ReadBlocks_DMA+0xfc>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800251e:	6def      	ldr	r7, [r5, #92]	; 0x5c
 8002520:	eb06 0008 	add.w	r0, r6, r8
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002524:	2300      	movs	r3, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002526:	42b8      	cmp	r0, r7
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002528:	63ab      	str	r3, [r5, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800252a:	d903      	bls.n	8002534 <HAL_SD_ReadBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800252c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800252e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002532:	e7ea      	b.n	800250a <HAL_SD_ReadBlocks_DMA+0x16>
    hsd->Instance->DCTRL = 0U;
 8002534:	682f      	ldr	r7, [r5, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 8002536:	2103      	movs	r1, #3
 8002538:	f885 1034 	strb.w	r1, [r5, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800253c:	62fb      	str	r3, [r7, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800253e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8002540:	492c      	ldr	r1, [pc, #176]	; (80025f4 <HAL_SD_ReadBlocks_DMA+0x100>)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8002542:	f440 7095 	orr.w	r0, r0, #298	; 0x12a
 8002546:	63f8      	str	r0, [r7, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8002548:	6be8      	ldr	r0, [r5, #60]	; 0x3c
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 800254a:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800254e:	63c1      	str	r1, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8002550:	4929      	ldr	r1, [pc, #164]	; (80025f8 <HAL_SD_ReadBlocks_DMA+0x104>)
 8002552:	64c1      	str	r1, [r0, #76]	; 0x4c
    hsd->hdmarx->XferAbortCallback = NULL;
 8002554:	6503      	str	r3, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8002556:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800255a:	ea4f 0399 	mov.w	r3, r9, lsr #2
 800255e:	f7ff f817 	bl	8001590 <HAL_DMA_Start_IT>
    __HAL_SD_DMA_ENABLE(hsd);
 8002562:	4b26      	ldr	r3, [pc, #152]	; (80025fc <HAL_SD_ReadBlocks_DMA+0x108>)
    SDIO_ConfigData(hsd->Instance, &config);
 8002564:	6828      	ldr	r0, [r5, #0]
    __HAL_SD_DMA_ENABLE(hsd);
 8002566:	601c      	str	r4, [r3, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002568:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800256a:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002570:	e88d 0208 	stmia.w	sp, {r3, r9}
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002574:	f04f 0390 	mov.w	r3, #144	; 0x90
 8002578:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800257a:	f04f 0302 	mov.w	r3, #2
 800257e:	9303      	str	r3, [sp, #12]
    SDIO_ConfigData(hsd->Instance, &config);
 8002580:	4669      	mov	r1, sp
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002582:	f04f 0300 	mov.w	r3, #0
    config.DPSM          = SDIO_DPSM_ENABLE;
 8002586:	f04f 0401 	mov.w	r4, #1
      BlockAdd *= 512U;
 800258a:	bf18      	it	ne
 800258c:	0276      	lslne	r6, r6, #9
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800258e:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8002590:	9405      	str	r4, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 8002592:	f001 fda9 	bl	80040e8 <SDIO_ConfigData>
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002596:	f44f 7100 	mov.w	r1, #512	; 0x200
 800259a:	6828      	ldr	r0, [r5, #0]
 800259c:	f001 fdb7 	bl	800410e <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80025a0:	b148      	cbz	r0, 80025b6 <HAL_SD_ReadBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 80025a2:	682b      	ldr	r3, [r5, #0]
 80025a4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80025a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80025aa:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80025ac:	4318      	orrs	r0, r3
 80025ae:	63a8      	str	r0, [r5, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80025b0:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
 80025b4:	e7aa      	b.n	800250c <HAL_SD_ReadBlocks_DMA+0x18>
    if(NumberOfBlocks > 1U)
 80025b6:	f1b8 0f01 	cmp.w	r8, #1
 80025ba:	d912      	bls.n	80025e2 <HAL_SD_ReadBlocks_DMA+0xee>
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80025bc:	2382      	movs	r3, #130	; 0x82
 80025be:	632b      	str	r3, [r5, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 80025c0:	4631      	mov	r1, r6
 80025c2:	6828      	ldr	r0, [r5, #0]
 80025c4:	f001 fdd3 	bl	800416e <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80025c8:	2800      	cmp	r0, #0
 80025ca:	d0a0      	beq.n	800250e <HAL_SD_ReadBlocks_DMA+0x1a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 80025cc:	682b      	ldr	r3, [r5, #0]
 80025ce:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80025d2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80025d4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80025d6:	4318      	orrs	r0, r3
 80025d8:	63a8      	str	r0, [r5, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80025da:	2001      	movs	r0, #1
 80025dc:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
      return HAL_ERROR;
 80025e0:	e795      	b.n	800250e <HAL_SD_ReadBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80025e2:	2381      	movs	r3, #129	; 0x81
 80025e4:	632b      	str	r3, [r5, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 80025e6:	4631      	mov	r1, r6
 80025e8:	6828      	ldr	r0, [r5, #0]
 80025ea:	f001 fda8 	bl	800413e <SDMMC_CmdReadSingleBlock>
 80025ee:	e7eb      	b.n	80025c8 <HAL_SD_ReadBlocks_DMA+0xd4>
    return HAL_BUSY;
 80025f0:	2002      	movs	r0, #2
 80025f2:	e78c      	b.n	800250e <HAL_SD_ReadBlocks_DMA+0x1a>
 80025f4:	08002703 	.word	0x08002703
 80025f8:	08002c61 	.word	0x08002c61
 80025fc:	4225858c 	.word	0x4225858c

08002600 <HAL_SD_WriteBlocks_DMA>:
{
 8002600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002604:	4604      	mov	r4, r0
 8002606:	b086      	sub	sp, #24
 8002608:	4615      	mov	r5, r2
 800260a:	461e      	mov	r6, r3
  if(NULL == pData)
 800260c:	460f      	mov	r7, r1
 800260e:	b939      	cbnz	r1, 8002620 <HAL_SD_WriteBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002610:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002612:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002616:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 8002618:	2001      	movs	r0, #1
}
 800261a:	b006      	add	sp, #24
 800261c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8002620:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8002624:	b2c0      	uxtb	r0, r0
 8002626:	2801      	cmp	r0, #1
 8002628:	d162      	bne.n	80026f0 <HAL_SD_WriteBlocks_DMA+0xf0>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800262a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800262c:	18eb      	adds	r3, r5, r3
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800262e:	2200      	movs	r2, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002630:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002632:	63a2      	str	r2, [r4, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002634:	d904      	bls.n	8002640 <HAL_SD_WriteBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002636:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002638:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800263c:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 800263e:	e7ec      	b.n	800261a <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->Instance->DCTRL = 0U;
 8002640:	6820      	ldr	r0, [r4, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8002642:	492c      	ldr	r1, [pc, #176]	; (80026f4 <HAL_SD_WriteBlocks_DMA+0xf4>)
    hsd->State = HAL_SD_STATE_BUSY;
 8002644:	2303      	movs	r3, #3
 8002646:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800264a:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));    
 800264c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800264e:	f043 031a 	orr.w	r3, r3, #26
 8002652:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8002654:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002656:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8002658:	4927      	ldr	r1, [pc, #156]	; (80026f8 <HAL_SD_WriteBlocks_DMA+0xf8>)
 800265a:	64d9      	str	r1, [r3, #76]	; 0x4c
    hsd->hdmatx->XferAbortCallback = NULL;
 800265c:	651a      	str	r2, [r3, #80]	; 0x50
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800265e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002660:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002664:	2b01      	cmp	r3, #1
      BlockAdd *= 512U;
 8002666:	bf18      	it	ne
 8002668:	026d      	lslne	r5, r5, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800266a:	f001 fd50 	bl	800410e <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800266e:	b150      	cbz	r0, 8002686 <HAL_SD_WriteBlocks_DMA+0x86>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8002670:	6823      	ldr	r3, [r4, #0]
 8002672:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002676:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002678:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800267a:	4318      	orrs	r0, r3
 800267c:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800267e:	2001      	movs	r0, #1
 8002680:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8002684:	e7c9      	b.n	800261a <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 8002686:	2e01      	cmp	r6, #1
 8002688:	d90f      	bls.n	80026aa <HAL_SD_WriteBlocks_DMA+0xaa>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800268a:	23a0      	movs	r3, #160	; 0xa0
 800268c:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 800268e:	4629      	mov	r1, r5
 8002690:	6820      	ldr	r0, [r4, #0]
 8002692:	f001 fd9c 	bl	80041ce <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8002696:	4605      	mov	r5, r0
 8002698:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 800269a:	b168      	cbz	r0, 80026b8 <HAL_SD_WriteBlocks_DMA+0xb8>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 800269c:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80026a0:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80026a2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80026a4:	4305      	orrs	r5, r0
 80026a6:	63a5      	str	r5, [r4, #56]	; 0x38
 80026a8:	e7e9      	b.n	800267e <HAL_SD_WriteBlocks_DMA+0x7e>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80026aa:	2390      	movs	r3, #144	; 0x90
 80026ac:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 80026ae:	4629      	mov	r1, r5
 80026b0:	6820      	ldr	r0, [r4, #0]
 80026b2:	f001 fd74 	bl	800419e <SDMMC_CmdWriteSingleBlock>
 80026b6:	e7ee      	b.n	8002696 <HAL_SD_WriteBlocks_DMA+0x96>
    __HAL_SD_DMA_ENABLE(hsd);
 80026b8:	4b10      	ldr	r3, [pc, #64]	; (80026fc <HAL_SD_WriteBlocks_DMA+0xfc>)
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 80026ba:	6c20      	ldr	r0, [r4, #64]	; 0x40
    __HAL_SD_DMA_ENABLE(hsd);
 80026bc:	f04f 0801 	mov.w	r8, #1
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 80026c0:	0276      	lsls	r6, r6, #9
    __HAL_SD_DMA_ENABLE(hsd);
 80026c2:	f8c3 8000 	str.w	r8, [r3]
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 80026c6:	3280      	adds	r2, #128	; 0x80
 80026c8:	08b3      	lsrs	r3, r6, #2
 80026ca:	4639      	mov	r1, r7
 80026cc:	f7fe ff60 	bl	8001590 <HAL_DMA_Start_IT>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80026d0:	f04f 33ff 	mov.w	r3, #4294967295
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80026d4:	e88d 0048 	stmia.w	sp, {r3, r6}
    SDIO_ConfigData(hsd->Instance, &config);
 80026d8:	4669      	mov	r1, sp
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80026da:	2390      	movs	r3, #144	; 0x90
    SDIO_ConfigData(hsd->Instance, &config);
 80026dc:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80026de:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80026e0:	9503      	str	r5, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80026e2:	9504      	str	r5, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80026e4:	f8cd 8014 	str.w	r8, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 80026e8:	f001 fcfe 	bl	80040e8 <SDIO_ConfigData>
    return HAL_OK;
 80026ec:	4628      	mov	r0, r5
 80026ee:	e794      	b.n	800261a <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 80026f0:	2002      	movs	r0, #2
 80026f2:	e792      	b.n	800261a <HAL_SD_WriteBlocks_DMA+0x1a>
 80026f4:	0800241d 	.word	0x0800241d
 80026f8:	08002c61 	.word	0x08002c61
 80026fc:	4225858c 	.word	0x4225858c

08002700 <HAL_SD_ErrorCallback>:
 8002700:	4770      	bx	lr

08002702 <SD_DMAReceiveCplt>:
{
 8002702:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002704:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8002706:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002708:	2b82      	cmp	r3, #130	; 0x82
 800270a:	d109      	bne.n	8002720 <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800270c:	6820      	ldr	r0, [r4, #0]
 800270e:	f001 fd77 	bl	8004200 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002712:	b128      	cbz	r0, 8002720 <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 8002714:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002716:	4318      	orrs	r0, r3
 8002718:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 800271a:	4620      	mov	r0, r4
 800271c:	f7ff fff0 	bl	8002700 <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8002720:	6823      	ldr	r3, [r4, #0]
 8002722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002724:	f022 0208 	bic.w	r2, r2, #8
 8002728:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800272a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800272e:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8002730:	2301      	movs	r3, #1
 8002732:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_RxCpltCallback(hsd);
 8002736:	4620      	mov	r0, r4
 8002738:	f004 f9e1 	bl	8006afe <HAL_SD_RxCpltCallback>
 800273c:	bd10      	pop	{r4, pc}

0800273e <HAL_SD_GetCardCSD>:
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 800273e:	6e43      	ldr	r3, [r0, #100]	; 0x64
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8002740:	0f9a      	lsrs	r2, r3, #30
 8002742:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8002744:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8002748:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 800274a:	f3c3 6201 	ubfx	r2, r3, #24, #2
 800274e:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)tmp;
 8002750:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002754:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)tmp;
 8002756:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 800275a:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)tmp;
 800275c:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 800275e:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8002760:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002762:	0e1a      	lsrs	r2, r3, #24
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8002764:	0112      	lsls	r2, r2, #4
 8002766:	80ca      	strh	r2, [r1, #6]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8002768:	88ca      	ldrh	r2, [r1, #6]
{
 800276a:	b530      	push	{r4, r5, lr}
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 800276c:	b292      	uxth	r2, r2
 800276e:	f3c3 5403 	ubfx	r4, r3, #20, #4
 8002772:	4322      	orrs	r2, r4
 8002774:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8002776:	f3c3 4203 	ubfx	r2, r3, #16, #4
 800277a:	720a      	strb	r2, [r1, #8]
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 800277c:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8002780:	09d4      	lsrs	r4, r2, #7
 8002782:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8002784:	f3c2 1480 	ubfx	r4, r2, #6, #1
 8002788:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 800278a:	f3c2 1440 	ubfx	r4, r2, #5, #1
 800278e:	72cc      	strb	r4, [r1, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8002790:	f3c2 1400 	ubfx	r4, r2, #4, #1
 8002794:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8002796:	2400      	movs	r4, #0
 8002798:	734c      	strb	r4, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 800279a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800279c:	2c00      	cmp	r4, #0
 800279e:	f040 8083 	bne.w	80028a8 <HAL_SD_GetCardCSD+0x16a>
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 80027a2:	0292      	lsls	r2, r2, #10
 80027a4:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80027a8:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp) << 2U;
 80027aa:	690a      	ldr	r2, [r1, #16]
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80027b2:	4313      	orrs	r3, r2
 80027b4:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80027b6:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 80027b8:	690b      	ldr	r3, [r1, #16]
 80027ba:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 80027be:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 80027c0:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 80027c4:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 80027c6:	f3c2 6302 	ubfx	r3, r2, #24, #3
 80027ca:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 80027cc:	f3c2 5342 	ubfx	r3, r2, #21, #3
 80027d0:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80027d2:	f3c2 4382 	ubfx	r3, r2, #18, #3
 80027d6:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80027d8:	0bd3      	lsrs	r3, r2, #15
 80027da:	f003 0306 	and.w	r3, r3, #6
 80027de:	760b      	strb	r3, [r1, #24]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 80027e0:	7e0c      	ldrb	r4, [r1, #24]
 80027e2:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80027e6:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 80027ea:	4322      	orrs	r2, r4
 80027ec:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80027ee:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80027f0:	7e0c      	ldrb	r4, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80027f2:	3201      	adds	r2, #1
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80027f4:	3402      	adds	r4, #2
 80027f6:	40a2      	lsls	r2, r4
 80027f8:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 80027fa:	7a0d      	ldrb	r5, [r1, #8]
 80027fc:	2401      	movs	r4, #1
 80027fe:	40ac      	lsls	r4, r5
 8002800:	6584      	str	r4, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8002802:	0a64      	lsrs	r4, r4, #9
 8002804:	4362      	muls	r2, r4
 8002806:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002808:	f44f 7200 	mov.w	r2, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 800280c:	6602      	str	r2, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 800280e:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	f003 037e 	and.w	r3, r3, #126	; 0x7e
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8002818:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 800281a:	768b      	strb	r3, [r1, #26]
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 800281c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 800281e:	7e8a      	ldrb	r2, [r1, #26]
 8002820:	f3c3 14c0 	ubfx	r4, r3, #7, #1
 8002824:	4322      	orrs	r2, r4
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8002826:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 800282a:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 800282c:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 800282e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8002830:	0fda      	lsrs	r2, r3, #31
 8002832:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8002834:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8002838:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 800283a:	f3c3 6282 	ubfx	r2, r3, #26, #3
 800283e:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8002840:	0d9a      	lsrs	r2, r3, #22
 8002842:	f002 020c 	and.w	r2, r2, #12
 8002846:	77ca      	strb	r2, [r1, #31]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8002848:	7fca      	ldrb	r2, [r1, #31]
 800284a:	f3c3 5081 	ubfx	r0, r3, #22, #2
 800284e:	4302      	orrs	r2, r0
 8002850:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8002852:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8002856:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3           = 0U;
 800285a:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 800285c:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3           = 0U;
 8002860:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8002864:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8002868:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800286c:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 8002870:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002874:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 8002878:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800287c:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 8002880:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8002884:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8002888:	f3c3 2281 	ubfx	r2, r3, #10, #2
 800288c:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8002890:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8002894:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC              = (tmp & 0x03U);
 8002898:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 800289c:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 80028a0:	2301      	movs	r3, #1
 80028a2:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 80028a6:	bd30      	pop	{r4, r5, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80028a8:	2c01      	cmp	r4, #1
 80028aa:	d11a      	bne.n	80028e2 <HAL_SD_GetCardCSD+0x1a4>
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 80028ac:	041b      	lsls	r3, r3, #16
 80028ae:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80028b2:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80028b4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp << 8U);
 80028b6:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80028b8:	0e1c      	lsrs	r4, r3, #24
    pCSD->DeviceSize |= (tmp << 8U);
 80028ba:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 80028be:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp);
 80028c0:	690c      	ldr	r4, [r1, #16]
 80028c2:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80028c6:	4322      	orrs	r2, r4
 80028c8:	610a      	str	r2, [r1, #16]
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 80028ca:	690a      	ldr	r2, [r1, #16]
 80028cc:	0292      	lsls	r2, r2, #10
 80028ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80028d2:	6542      	str	r2, [r0, #84]	; 0x54
 80028d4:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 80028d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028da:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80028de:	6582      	str	r2, [r0, #88]	; 0x58
 80028e0:	e794      	b.n	800280c <HAL_SD_GetCardCSD+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 80028e2:	6803      	ldr	r3, [r0, #0]
 80028e4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80028e8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80028ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80028ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028f0:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80028f2:	2301      	movs	r3, #1
 80028f4:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80028f8:	4618      	mov	r0, r3
 80028fa:	bd30      	pop	{r4, r5, pc}

080028fc <HAL_SD_InitCard>:
{
 80028fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028fe:	b099      	sub	sp, #100	; 0x64
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002900:	2500      	movs	r5, #0
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8002902:	2376      	movs	r3, #118	; 0x76
 8002904:	930c      	str	r3, [sp, #48]	; 0x30
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002906:	950a      	str	r5, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002908:	950b      	str	r5, [sp, #44]	; 0x2c
  SDIO_Init(hsd->Instance, Init);
 800290a:	ab0a      	add	r3, sp, #40	; 0x28
{
 800290c:	4604      	mov	r4, r0
  SDIO_Init(hsd->Instance, Init);
 800290e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002912:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  __HAL_SD_DISABLE(hsd); 
 8002916:	4e6f      	ldr	r6, [pc, #444]	; (8002ad4 <HAL_SD_InitCard+0x1d8>)
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002918:	9507      	str	r5, [sp, #28]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800291a:	9508      	str	r5, [sp, #32]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800291c:	9509      	str	r5, [sp, #36]	; 0x24
  SDIO_Init(hsd->Instance, Init);
 800291e:	ab07      	add	r3, sp, #28
 8002920:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002922:	6820      	ldr	r0, [r4, #0]
 8002924:	f001 fb06 	bl	8003f34 <SDIO_Init>
  __HAL_SD_ENABLE(hsd);
 8002928:	2701      	movs	r7, #1
  __HAL_SD_DISABLE(hsd); 
 800292a:	6035      	str	r5, [r6, #0]
  SDIO_PowerState_ON(hsd->Instance);
 800292c:	6820      	ldr	r0, [r4, #0]
 800292e:	f001 fb25 	bl	8003f7c <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8002932:	6037      	str	r7, [r6, #0]
  HAL_Delay(2U);
 8002934:	2002      	movs	r0, #2
 8002936:	f7fe fb0b 	bl	8000f50 <HAL_Delay>
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800293a:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 800293c:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800293e:	f001 fc91 	bl	8004264 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002942:	4606      	mov	r6, r0
 8002944:	b968      	cbnz	r0, 8002962 <HAL_SD_InitCard+0x66>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002946:	6820      	ldr	r0, [r4, #0]
 8002948:	f001 fcb4 	bl	80042b4 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 800294c:	b380      	cbz	r0, 80029b0 <HAL_SD_InitCard+0xb4>
    hsd->SdCard.CardVersion = CARD_V1_X;
 800294e:	64a6      	str	r6, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002950:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002954:	9b06      	ldr	r3, [sp, #24]
 8002956:	1c5a      	adds	r2, r3, #1
 8002958:	42ab      	cmp	r3, r5
 800295a:	9206      	str	r2, [sp, #24]
 800295c:	d108      	bne.n	8002970 <HAL_SD_InitCard+0x74>
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800295e:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 8002962:	2001      	movs	r0, #1
 8002964:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002968:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800296a:	430e      	orrs	r6, r1
 800296c:	63a6      	str	r6, [r4, #56]	; 0x38
    return HAL_ERROR;
 800296e:	e081      	b.n	8002a74 <HAL_SD_InitCard+0x178>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8002970:	2100      	movs	r1, #0
 8002972:	6820      	ldr	r0, [r4, #0]
 8002974:	f001 fcd6 	bl	8004324 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002978:	4601      	mov	r1, r0
 800297a:	b110      	cbz	r0, 8002982 <HAL_SD_InitCard+0x86>
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800297c:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8002980:	e7ef      	b.n	8002962 <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8002982:	6820      	ldr	r0, [r4, #0]
 8002984:	f001 fce6 	bl	8004354 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002988:	4601      	mov	r1, r0
 800298a:	2800      	cmp	r0, #0
 800298c:	d1f6      	bne.n	800297c <HAL_SD_InitCard+0x80>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800298e:	6820      	ldr	r0, [r4, #0]
 8002990:	f001 fb0f 	bl	8003fb2 <SDIO_GetResponse>
    while(validvoltage == 0U)
 8002994:	2800      	cmp	r0, #0
 8002996:	dadd      	bge.n	8002954 <HAL_SD_InitCard+0x58>
    hsd->SdCard.CardType = CARD_SDSC;
 8002998:	2300      	movs	r3, #0
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800299a:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 800299c:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 800299e:	2301      	movs	r3, #1
 80029a0:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 80029a4:	f001 faee 	bl	8003f84 <SDIO_GetPowerState>
 80029a8:	bb10      	cbnz	r0, 80029f0 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80029aa:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80029ae:	e06b      	b.n	8002a88 <HAL_SD_InitCard+0x18c>
    hsd->SdCard.CardVersion = CARD_V2_X;
 80029b0:	64a7      	str	r7, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80029b2:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80029b6:	9b06      	ldr	r3, [sp, #24]
 80029b8:	1c5a      	adds	r2, r3, #1
 80029ba:	42ab      	cmp	r3, r5
 80029bc:	9206      	str	r2, [sp, #24]
 80029be:	d0ce      	beq.n	800295e <HAL_SD_InitCard+0x62>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80029c0:	2100      	movs	r1, #0
 80029c2:	6820      	ldr	r0, [r4, #0]
 80029c4:	f001 fcae 	bl	8004324 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80029c8:	4606      	mov	r6, r0
 80029ca:	2800      	cmp	r0, #0
 80029cc:	d1c9      	bne.n	8002962 <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80029ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80029d2:	6820      	ldr	r0, [r4, #0]
 80029d4:	f001 fcbe 	bl	8004354 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80029d8:	4606      	mov	r6, r0
 80029da:	2800      	cmp	r0, #0
 80029dc:	d1c1      	bne.n	8002962 <HAL_SD_InitCard+0x66>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80029de:	4601      	mov	r1, r0
 80029e0:	6820      	ldr	r0, [r4, #0]
 80029e2:	f001 fae6 	bl	8003fb2 <SDIO_GetResponse>
    while(validvoltage == 0U)
 80029e6:	0fc3      	lsrs	r3, r0, #31
 80029e8:	d0e5      	beq.n	80029b6 <HAL_SD_InitCard+0xba>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80029ea:	0042      	lsls	r2, r0, #1
 80029ec:	d5d4      	bpl.n	8002998 <HAL_SD_InitCard+0x9c>
 80029ee:	e7d4      	b.n	800299a <HAL_SD_InitCard+0x9e>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80029f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	d01a      	beq.n	8002a2c <HAL_SD_InitCard+0x130>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80029f6:	6820      	ldr	r0, [r4, #0]
 80029f8:	f001 fcdd 	bl	80043b6 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 80029fc:	4605      	mov	r5, r0
 80029fe:	2800      	cmp	r0, #0
 8002a00:	d142      	bne.n	8002a88 <HAL_SD_InitCard+0x18c>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002a02:	4601      	mov	r1, r0
 8002a04:	6820      	ldr	r0, [r4, #0]
 8002a06:	f001 fad4 	bl	8003fb2 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002a0a:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002a0c:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002a0e:	6820      	ldr	r0, [r4, #0]
 8002a10:	f001 facf 	bl	8003fb2 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002a14:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002a16:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002a18:	6820      	ldr	r0, [r4, #0]
 8002a1a:	f001 faca 	bl	8003fb2 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002a1e:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002a20:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002a22:	6820      	ldr	r0, [r4, #0]
 8002a24:	f001 fac5 	bl	8003fb2 <SDIO_GetResponse>
 8002a28:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002a2c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002a2e:	2b03      	cmp	r3, #3
 8002a30:	d122      	bne.n	8002a78 <HAL_SD_InitCard+0x17c>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002a32:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002a34:	2b03      	cmp	r3, #3
 8002a36:	d12e      	bne.n	8002a96 <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8002a38:	2104      	movs	r1, #4
 8002a3a:	6820      	ldr	r0, [r4, #0]
 8002a3c:	f001 fab9 	bl	8003fb2 <SDIO_GetResponse>
 8002a40:	0d00      	lsrs	r0, r0, #20
 8002a42:	64e0      	str	r0, [r4, #76]	; 0x4c
  HAL_SD_GetCardCSD(hsd, &CSD);
 8002a44:	a90d      	add	r1, sp, #52	; 0x34
 8002a46:	4620      	mov	r0, r4
 8002a48:	f7ff fe79 	bl	800273e <HAL_SD_GetCardCSD>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8002a4c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002a4e:	6820      	ldr	r0, [r4, #0]
 8002a50:	0412      	lsls	r2, r2, #16
 8002a52:	2300      	movs	r3, #0
 8002a54:	f001 fbee 	bl	8004234 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a58:	4605      	mov	r5, r0
 8002a5a:	b9a8      	cbnz	r0, 8002a88 <HAL_SD_InitCard+0x18c>
  SDIO_Init(hsd->Instance, hsd->Init);
 8002a5c:	f104 0310 	add.w	r3, r4, #16
 8002a60:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a64:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002a68:	1d23      	adds	r3, r4, #4
 8002a6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a6c:	6820      	ldr	r0, [r4, #0]
 8002a6e:	f001 fa61 	bl	8003f34 <SDIO_Init>
  return HAL_OK;
 8002a72:	4628      	mov	r0, r5
}
 8002a74:	b019      	add	sp, #100	; 0x64
 8002a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8002a78:	f10d 0116 	add.w	r1, sp, #22
 8002a7c:	6820      	ldr	r0, [r4, #0]
 8002a7e:	f001 fcc5 	bl	800440c <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002a82:	4605      	mov	r5, r0
 8002a84:	2800      	cmp	r0, #0
 8002a86:	d0d4      	beq.n	8002a32 <HAL_SD_InitCard+0x136>
    hsd->State = HAL_SD_STATE_READY;
 8002a88:	2001      	movs	r0, #1
 8002a8a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002a8e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a90:	431d      	orrs	r5, r3
 8002a92:	63a5      	str	r5, [r4, #56]	; 0x38
 8002a94:	e7ee      	b.n	8002a74 <HAL_SD_InitCard+0x178>
    hsd->SdCard.RelCardAdd = sd_rca;
 8002a96:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8002a9a:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002a9c:	6820      	ldr	r0, [r4, #0]
 8002a9e:	0409      	lsls	r1, r1, #16
 8002aa0:	f001 fc9e 	bl	80043e0 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002aa4:	4605      	mov	r5, r0
 8002aa6:	2800      	cmp	r0, #0
 8002aa8:	d1ee      	bne.n	8002a88 <HAL_SD_InitCard+0x18c>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002aaa:	4601      	mov	r1, r0
 8002aac:	6820      	ldr	r0, [r4, #0]
 8002aae:	f001 fa80 	bl	8003fb2 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002ab2:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002ab4:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002ab6:	6820      	ldr	r0, [r4, #0]
 8002ab8:	f001 fa7b 	bl	8003fb2 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002abc:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002abe:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002ac0:	6820      	ldr	r0, [r4, #0]
 8002ac2:	f001 fa76 	bl	8003fb2 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002ac6:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002ac8:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002aca:	6820      	ldr	r0, [r4, #0]
 8002acc:	f001 fa71 	bl	8003fb2 <SDIO_GetResponse>
 8002ad0:	6720      	str	r0, [r4, #112]	; 0x70
 8002ad2:	e7b1      	b.n	8002a38 <HAL_SD_InitCard+0x13c>
 8002ad4:	422580a0 	.word	0x422580a0

08002ad8 <HAL_SD_Init>:
{
 8002ad8:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8002ada:	4604      	mov	r4, r0
 8002adc:	b1a0      	cbz	r0, 8002b08 <HAL_SD_Init+0x30>
  if(hsd->State == HAL_SD_STATE_RESET)
 8002ade:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8002ae2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ae6:	b913      	cbnz	r3, 8002aee <HAL_SD_Init+0x16>
    hsd->Lock = HAL_UNLOCKED;
 8002ae8:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8002aea:	f004 fc21 	bl	8007330 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8002aee:	2303      	movs	r3, #3
 8002af0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_InitCard(hsd);
 8002af4:	4620      	mov	r0, r4
 8002af6:	f7ff ff01 	bl	80028fc <HAL_SD_InitCard>
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002afa:	2000      	movs	r0, #0
  hsd->State = HAL_SD_STATE_READY;
 8002afc:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002afe:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8002b00:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8002b02:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8002b06:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002b08:	2001      	movs	r0, #1
}
 8002b0a:	bd10      	pop	{r4, pc}

08002b0c <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002b0c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002b0e:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8002b10:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002b12:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8002b14:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002b16:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8002b18:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002b1a:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002b1c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002b1e:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8002b20:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002b22:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8002b24:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002b26:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8002b28:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002b2a:	61cb      	str	r3, [r1, #28]
}
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	4770      	bx	lr

08002b30 <HAL_SD_ConfigWideBusOperation>:
{
 8002b30:	b570      	push	{r4, r5, r6, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8002b32:	2303      	movs	r3, #3
 8002b34:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002b38:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002b3a:	2b03      	cmp	r3, #3
{
 8002b3c:	b08a      	sub	sp, #40	; 0x28
 8002b3e:	4604      	mov	r4, r0
 8002b40:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002b42:	d002      	beq.n	8002b4a <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8002b44:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002b48:	d103      	bne.n	8002b52 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002b4a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b50:	e056      	b.n	8002c00 <HAL_SD_ConfigWideBusOperation+0xd0>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8002b52:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8002b56:	d12d      	bne.n	8002bb4 <HAL_SD_ConfigWideBusOperation+0x84>
  uint32_t scr[2U] = {0U, 0U};
 8002b58:	2100      	movs	r1, #0
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002b5a:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8002b5c:	9104      	str	r1, [sp, #16]
 8002b5e:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002b60:	f001 fa27 	bl	8003fb2 <SDIO_GetResponse>
 8002b64:	0180      	lsls	r0, r0, #6
 8002b66:	d420      	bmi.n	8002baa <HAL_SD_ConfigWideBusOperation+0x7a>
  errorstate = SD_FindSCR(hsd, scr);
 8002b68:	a904      	add	r1, sp, #16
 8002b6a:	4620      	mov	r0, r4
 8002b6c:	f7ff fc5d 	bl	800242a <SD_FindSCR>
  if(errorstate != HAL_OK)
 8002b70:	b960      	cbnz	r0, 8002b8c <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8002b72:	9b05      	ldr	r3, [sp, #20]
 8002b74:	0359      	lsls	r1, r3, #13
 8002b76:	d51a      	bpl.n	8002bae <HAL_SD_ConfigWideBusOperation+0x7e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002b78:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002b7a:	6820      	ldr	r0, [r4, #0]
 8002b7c:	0409      	lsls	r1, r1, #16
 8002b7e:	f001 fbd1 	bl	8004324 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 8002b82:	b918      	cbnz	r0, 8002b8c <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8002b84:	2102      	movs	r1, #2
 8002b86:	6820      	ldr	r0, [r4, #0]
 8002b88:	f001 fcc4 	bl	8004514 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8002b8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b8e:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8002b90:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002b92:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8002b94:	2d00      	cmp	r5, #0
 8002b96:	d035      	beq.n	8002c04 <HAL_SD_ConfigWideBusOperation+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002b98:	6823      	ldr	r3, [r4, #0]
 8002b9a:	f240 52ff 	movw	r2, #1535	; 0x5ff
    hsd->State = HAL_SD_STATE_READY;
 8002b9e:	2001      	movs	r0, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002ba0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002ba2:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8002ba6:	b00a      	add	sp, #40	; 0x28
 8002ba8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002baa:	4630      	mov	r0, r6
 8002bac:	e7ee      	b.n	8002b8c <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002bae:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002bb2:	e7eb      	b.n	8002b8c <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8002bb4:	bb09      	cbnz	r1, 8002bfa <HAL_SD_ConfigWideBusOperation+0xca>
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002bb6:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8002bb8:	9104      	str	r1, [sp, #16]
 8002bba:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002bbc:	f001 f9f9 	bl	8003fb2 <SDIO_GetResponse>
 8002bc0:	0182      	lsls	r2, r0, #6
 8002bc2:	d414      	bmi.n	8002bee <HAL_SD_ConfigWideBusOperation+0xbe>
  errorstate = SD_FindSCR(hsd, scr);
 8002bc4:	a904      	add	r1, sp, #16
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f7ff fc2f 	bl	800242a <SD_FindSCR>
  if(errorstate != HAL_OK)
 8002bcc:	b960      	cbnz	r0, 8002be8 <HAL_SD_ConfigWideBusOperation+0xb8>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8002bce:	9b05      	ldr	r3, [sp, #20]
 8002bd0:	03db      	lsls	r3, r3, #15
 8002bd2:	d50f      	bpl.n	8002bf4 <HAL_SD_ConfigWideBusOperation+0xc4>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002bd4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002bd6:	6820      	ldr	r0, [r4, #0]
 8002bd8:	0409      	lsls	r1, r1, #16
 8002bda:	f001 fba3 	bl	8004324 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 8002bde:	b918      	cbnz	r0, 8002be8 <HAL_SD_ConfigWideBusOperation+0xb8>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8002be0:	4601      	mov	r1, r0
 8002be2:	6820      	ldr	r0, [r4, #0]
 8002be4:	f001 fc96 	bl	8004514 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8002be8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002bea:	4308      	orrs	r0, r1
 8002bec:	e7d0      	b.n	8002b90 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002bee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002bf2:	e7f9      	b.n	8002be8 <HAL_SD_ConfigWideBusOperation+0xb8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002bf4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002bf8:	e7f6      	b.n	8002be8 <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002bfa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002bfc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002c00:	63a3      	str	r3, [r4, #56]	; 0x38
 8002c02:	e7c6      	b.n	8002b92 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8002c04:	6863      	ldr	r3, [r4, #4]
 8002c06:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8002c08:	68a3      	ldr	r3, [r4, #8]
 8002c0a:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8002c0c:	68e3      	ldr	r3, [r4, #12]
 8002c0e:	9306      	str	r3, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8002c10:	6963      	ldr	r3, [r4, #20]
 8002c12:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8002c14:	69a3      	ldr	r3, [r4, #24]
 8002c16:	9309      	str	r3, [sp, #36]	; 0x24
    Init.BusWide             = WideMode;
 8002c18:	9607      	str	r6, [sp, #28]
    SDIO_Init(hsd->Instance, Init);
 8002c1a:	ab0a      	add	r3, sp, #40	; 0x28
 8002c1c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8002c20:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002c24:	ab04      	add	r3, sp, #16
 8002c26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c28:	6820      	ldr	r0, [r4, #0]
 8002c2a:	f001 f983 	bl	8003f34 <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8002c34:	4628      	mov	r0, r5
 8002c36:	e7b6      	b.n	8002ba6 <HAL_SD_ConfigWideBusOperation+0x76>

08002c38 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002c38:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8002c3a:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002c3c:	0409      	lsls	r1, r1, #16
{
 8002c3e:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002c40:	6800      	ldr	r0, [r0, #0]
 8002c42:	f001 fc37 	bl	80044b4 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_OK)
 8002c46:	4601      	mov	r1, r0
 8002c48:	b928      	cbnz	r0, 8002c56 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002c4a:	6820      	ldr	r0, [r4, #0]
 8002c4c:	f001 f9b1 	bl	8003fb2 <SDIO_GetResponse>
  return cardstate;
 8002c50:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8002c54:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8002c56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c58:	4319      	orrs	r1, r3
 8002c5a:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	e7f7      	b.n	8002c50 <HAL_SD_GetCardState+0x18>

08002c60 <SD_DMAError>:
{
 8002c60:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002c62:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 8002c64:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d003      	beq.n	8002c74 <SD_DMAError+0x14>
 8002c6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d11b      	bne.n	8002cac <SD_DMAError+0x4c>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002c74:	6823      	ldr	r3, [r4, #0]
 8002c76:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002c7a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8002c7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c7e:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8002c82:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002c84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c86:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002c8a:	63a3      	str	r3, [r4, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	f7ff ffd3 	bl	8002c38 <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002c92:	3805      	subs	r0, #5
 8002c94:	b2c0      	uxtb	r0, r0
 8002c96:	2801      	cmp	r0, #1
 8002c98:	d805      	bhi.n	8002ca6 <SD_DMAError+0x46>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8002c9a:	6820      	ldr	r0, [r4, #0]
 8002c9c:	f001 fab0 	bl	8004200 <SDMMC_CmdStopTransfer>
 8002ca0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ca2:	4318      	orrs	r0, r3
 8002ca4:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State= HAL_SD_STATE_READY;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_ErrorCallback(hsd);
 8002cac:	4620      	mov	r0, r4
 8002cae:	f7ff fd27 	bl	8002700 <HAL_SD_ErrorCallback>
 8002cb2:	bd10      	pop	{r4, pc}

08002cb4 <SD_DMATxAbort>:
{
 8002cb4:	b538      	push	{r3, r4, r5, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002cb6:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->hdmatx != NULL)
 8002cb8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002cba:	b10b      	cbz	r3, 8002cc0 <SD_DMATxAbort+0xc>
    hsd->hdmatx = NULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6423      	str	r3, [r4, #64]	; 0x40
  if(hsd->hdmarx == NULL)
 8002cc0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8002cc2:	b9c5      	cbnz	r5, 8002cf6 <SD_DMATxAbort+0x42>
    CardState = HAL_SD_GetCardState(hsd);
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	f7ff ffb7 	bl	8002c38 <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002cca:	3805      	subs	r0, #5
    hsd->State = HAL_SD_STATE_READY;
 8002ccc:	2301      	movs	r3, #1
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002cce:	b2c0      	uxtb	r0, r0
 8002cd0:	4298      	cmp	r0, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002cd2:	63a5      	str	r5, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002cd4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002cd8:	d80d      	bhi.n	8002cf6 <SD_DMATxAbort+0x42>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8002cda:	6820      	ldr	r0, [r4, #0]
 8002cdc:	f001 fa90 	bl	8004200 <SDMMC_CmdStopTransfer>
 8002ce0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ce2:	4318      	orrs	r0, r3
 8002ce4:	63a0      	str	r0, [r4, #56]	; 0x38
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002ce6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 8002ce8:	4620      	mov	r0, r4
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002cea:	b113      	cbz	r3, 8002cf2 <SD_DMATxAbort+0x3e>
        HAL_SD_AbortCallback(hsd);
 8002cec:	f003 feff 	bl	8006aee <HAL_SD_AbortCallback>
 8002cf0:	bd38      	pop	{r3, r4, r5, pc}
        HAL_SD_ErrorCallback(hsd);
 8002cf2:	f7ff fd05 	bl	8002700 <HAL_SD_ErrorCallback>
 8002cf6:	bd38      	pop	{r3, r4, r5, pc}

08002cf8 <SD_DMARxAbort>:
{
 8002cf8:	b538      	push	{r3, r4, r5, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002cfa:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->hdmarx != NULL)
 8002cfc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002cfe:	b10b      	cbz	r3, 8002d04 <SD_DMARxAbort+0xc>
    hsd->hdmarx = NULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	63e3      	str	r3, [r4, #60]	; 0x3c
  if(hsd->hdmatx == NULL)
 8002d04:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002d06:	b9c5      	cbnz	r5, 8002d3a <SD_DMARxAbort+0x42>
    CardState = HAL_SD_GetCardState(hsd);
 8002d08:	4620      	mov	r0, r4
 8002d0a:	f7ff ff95 	bl	8002c38 <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002d0e:	3805      	subs	r0, #5
    hsd->State = HAL_SD_STATE_READY;
 8002d10:	2301      	movs	r3, #1
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002d12:	b2c0      	uxtb	r0, r0
 8002d14:	4298      	cmp	r0, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002d16:	63a5      	str	r5, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002d18:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002d1c:	d80d      	bhi.n	8002d3a <SD_DMARxAbort+0x42>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8002d1e:	6820      	ldr	r0, [r4, #0]
 8002d20:	f001 fa6e 	bl	8004200 <SDMMC_CmdStopTransfer>
 8002d24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d26:	4318      	orrs	r0, r3
 8002d28:	63a0      	str	r0, [r4, #56]	; 0x38
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002d2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 8002d2c:	4620      	mov	r0, r4
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002d2e:	b113      	cbz	r3, 8002d36 <SD_DMARxAbort+0x3e>
        HAL_SD_AbortCallback(hsd);
 8002d30:	f003 fedd 	bl	8006aee <HAL_SD_AbortCallback>
 8002d34:	bd38      	pop	{r3, r4, r5, pc}
        HAL_SD_ErrorCallback(hsd);
 8002d36:	f7ff fce3 	bl	8002700 <HAL_SD_ErrorCallback>
 8002d3a:	bd38      	pop	{r3, r4, r5, pc}

08002d3c <HAL_SD_IRQHandler>:
{
 8002d3c:	b570      	push	{r4, r5, r6, lr}
 8002d3e:	4604      	mov	r4, r0
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8002d40:	6800      	ldr	r0, [r0, #0]
 8002d42:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d44:	05da      	lsls	r2, r3, #23
 8002d46:	d54f      	bpl.n	8002de8 <HAL_SD_IRQHandler+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8002d48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d4c:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8002d4e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002d50:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8002d54:	f023 0302 	bic.w	r3, r3, #2
 8002d58:	63c3      	str	r3, [r0, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8002d5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d5c:	f013 0f08 	tst.w	r3, #8
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8002d60:	6b23      	ldr	r3, [r4, #48]	; 0x30
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8002d62:	d01e      	beq.n	8002da2 <HAL_SD_IRQHandler+0x66>
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8002d64:	079b      	lsls	r3, r3, #30
 8002d66:	d402      	bmi.n	8002d6e <HAL_SD_IRQHandler+0x32>
 8002d68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d6a:	069e      	lsls	r6, r3, #26
 8002d6c:	d508      	bpl.n	8002d80 <HAL_SD_IRQHandler+0x44>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002d6e:	f001 fa47 	bl	8004200 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002d72:	b128      	cbz	r0, 8002d80 <HAL_SD_IRQHandler+0x44>
          hsd->ErrorCode |= errorstate;
 8002d74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d76:	4318      	orrs	r0, r3
 8002d78:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8002d7a:	4620      	mov	r0, r4
 8002d7c:	f7ff fcc0 	bl	8002700 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d80:	6823      	ldr	r3, [r4, #0]
 8002d82:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002d86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8002d8e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d90:	07dd      	lsls	r5, r3, #31
        HAL_SD_RxCpltCallback(hsd);
 8002d92:	4620      	mov	r0, r4
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8002d94:	d402      	bmi.n	8002d9c <HAL_SD_IRQHandler+0x60>
 8002d96:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d98:	079c      	lsls	r4, r3, #30
 8002d9a:	d522      	bpl.n	8002de2 <HAL_SD_IRQHandler+0xa6>
        HAL_SD_RxCpltCallback(hsd);
 8002d9c:	f003 feaf 	bl	8006afe <HAL_SD_RxCpltCallback>
 8002da0:	bd70      	pop	{r4, r5, r6, pc}
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8002da2:	0619      	lsls	r1, r3, #24
 8002da4:	f140 80a5 	bpl.w	8002ef2 <HAL_SD_IRQHandler+0x1b6>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 8002da8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002daa:	069a      	lsls	r2, r3, #26
 8002dac:	d508      	bpl.n	8002dc0 <HAL_SD_IRQHandler+0x84>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002dae:	f001 fa27 	bl	8004200 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002db2:	b128      	cbz	r0, 8002dc0 <HAL_SD_IRQHandler+0x84>
          hsd->ErrorCode |= errorstate;
 8002db4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002db6:	4318      	orrs	r0, r3
 8002db8:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8002dba:	4620      	mov	r0, r4
 8002dbc:	f7ff fca0 	bl	8002700 <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 8002dc0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002dc2:	07db      	lsls	r3, r3, #31
 8002dc4:	f100 8095 	bmi.w	8002ef2 <HAL_SD_IRQHandler+0x1b6>
 8002dc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002dca:	079e      	lsls	r6, r3, #30
 8002dcc:	f100 8091 	bmi.w	8002ef2 <HAL_SD_IRQHandler+0x1b6>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8002dd0:	6822      	ldr	r2, [r4, #0]
 8002dd2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002dd4:	f023 0308 	bic.w	r3, r3, #8
 8002dd8:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8002de0:	4620      	mov	r0, r4
 8002de2:	f003 fe88 	bl	8006af6 <HAL_SD_TxCpltCallback>
 8002de6:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8002de8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002dea:	045d      	lsls	r5, r3, #17
 8002dec:	d510      	bpl.n	8002e10 <HAL_SD_IRQHandler+0xd4>
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
  uint32_t count = 0U;
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8002dee:	6a25      	ldr	r5, [r4, #32]
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 8002df0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002df4:	6383      	str	r3, [r0, #56]	; 0x38
 8002df6:	f105 0620 	add.w	r6, r5, #32
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 8002dfa:	4629      	mov	r1, r5
 8002dfc:	6820      	ldr	r0, [r4, #0]
 8002dfe:	3504      	adds	r5, #4
 8002e00:	f001 f8b7 	bl	8003f72 <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 8002e04:	42ae      	cmp	r6, r5
 8002e06:	d1f8      	bne.n	8002dfa <HAL_SD_IRQHandler+0xbe>
  }
  
  hsd->pTxBuffPtr += 8U;
 8002e08:	6a23      	ldr	r3, [r4, #32]
 8002e0a:	3320      	adds	r3, #32
 8002e0c:	6223      	str	r3, [r4, #32]
 8002e0e:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 8002e10:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e12:	0419      	lsls	r1, r3, #16
 8002e14:	d510      	bpl.n	8002e38 <HAL_SD_IRQHandler+0xfc>
  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8002e16:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 8002e18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e1c:	1f2e      	subs	r6, r5, #4
 8002e1e:	6383      	str	r3, [r0, #56]	; 0x38
 8002e20:	351c      	adds	r5, #28
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 8002e22:	6820      	ldr	r0, [r4, #0]
 8002e24:	f001 f8a2 	bl	8003f6c <SDIO_ReadFIFO>
 8002e28:	f846 0f04 	str.w	r0, [r6, #4]!
  for(count = 0U; count < 8U; count++)
 8002e2c:	42b5      	cmp	r5, r6
 8002e2e:	d1f8      	bne.n	8002e22 <HAL_SD_IRQHandler+0xe6>
  hsd->pRxBuffPtr += 8U;
 8002e30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002e32:	3320      	adds	r3, #32
 8002e34:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e36:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR) != RESET)
 8002e38:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002e3a:	f240 233a 	movw	r3, #570	; 0x23a
 8002e3e:	421a      	tst	r2, r3
 8002e40:	d057      	beq.n	8002ef2 <HAL_SD_IRQHandler+0x1b6>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 8002e42:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e44:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 8002e46:	bf42      	ittt	mi
 8002e48:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002e4a:	f043 0302 	orrmi.w	r3, r3, #2
 8002e4e:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8002e50:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e52:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 8002e54:	bf42      	ittt	mi
 8002e56:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002e58:	f043 0308 	orrmi.w	r3, r3, #8
 8002e5c:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8002e5e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e60:	069e      	lsls	r6, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8002e62:	bf42      	ittt	mi
 8002e64:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002e66:	f043 0320 	orrmi.w	r3, r3, #32
 8002e6a:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 8002e6c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e6e:	06dd      	lsls	r5, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8002e70:	bf42      	ittt	mi
 8002e72:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002e74:	f043 0310 	orrmi.w	r3, r3, #16
 8002e78:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_STBITERR) != RESET)
 8002e7a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e7c:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002e7e:	bf42      	ittt	mi
 8002e80:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002e82:	f043 0308 	orrmi.w	r3, r3, #8
 8002e86:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS | SDIO_FLAG_STBITERR);
 8002e88:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002e8c:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8002e8e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002e90:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8002e94:	f023 0302 	bic.w	r3, r3, #2
 8002e98:	63c3      	str	r3, [r0, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8002e9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e9c:	061a      	lsls	r2, r3, #24
 8002e9e:	d51f      	bpl.n	8002ee0 <HAL_SD_IRQHandler+0x1a4>
      if(hsd->hdmatx != NULL)
 8002ea0:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002ea2:	b148      	cbz	r0, 8002eb8 <HAL_SD_IRQHandler+0x17c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8002ea4:	4b13      	ldr	r3, [pc, #76]	; (8002ef4 <HAL_SD_IRQHandler+0x1b8>)
 8002ea6:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8002ea8:	f7fe fbb0 	bl	800160c <HAL_DMA_Abort_IT>
 8002eac:	b308      	cbz	r0, 8002ef2 <HAL_SD_IRQHandler+0x1b6>
          SD_DMATxAbort(hsd->hdmatx);
 8002eae:	6c20      	ldr	r0, [r4, #64]	; 0x40
}
 8002eb0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SD_DMATxAbort(hsd->hdmatx);
 8002eb4:	f7ff befe 	b.w	8002cb4 <SD_DMATxAbort>
      else if(hsd->hdmarx != NULL)
 8002eb8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002eba:	b148      	cbz	r0, 8002ed0 <HAL_SD_IRQHandler+0x194>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8002ebc:	4b0e      	ldr	r3, [pc, #56]	; (8002ef8 <HAL_SD_IRQHandler+0x1bc>)
 8002ebe:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8002ec0:	f7fe fba4 	bl	800160c <HAL_DMA_Abort_IT>
 8002ec4:	b1a8      	cbz	r0, 8002ef2 <HAL_SD_IRQHandler+0x1b6>
          SD_DMARxAbort(hsd->hdmarx);
 8002ec6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
}
 8002ec8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SD_DMARxAbort(hsd->hdmarx);
 8002ecc:	f7ff bf14 	b.w	8002cf8 <SD_DMARxAbort>
        hsd->State = HAL_SD_STATE_READY;
 8002ed0:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002ed2:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002ed4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 8002ed8:	4620      	mov	r0, r4
 8002eda:	f003 fe08 	bl	8006aee <HAL_SD_AbortCallback>
 8002ede:	bd70      	pop	{r4, r5, r6, pc}
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8002ee0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ee2:	071b      	lsls	r3, r3, #28
 8002ee4:	d505      	bpl.n	8002ef2 <HAL_SD_IRQHandler+0x1b6>
      hsd->State = HAL_SD_STATE_READY;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 8002eec:	4620      	mov	r0, r4
 8002eee:	f7ff fc07 	bl	8002700 <HAL_SD_ErrorCallback>
 8002ef2:	bd70      	pop	{r4, r5, r6, pc}
 8002ef4:	08002cb5 	.word	0x08002cb5
 8002ef8:	08002cf9 	.word	0x08002cf9

08002efc <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8002efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f00:	9e06      	ldr	r6, [sp, #24]
 8002f02:	4604      	mov	r4, r0
 8002f04:	4688      	mov	r8, r1
 8002f06:	4617      	mov	r7, r2
 8002f08:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002f0a:	6822      	ldr	r2, [r4, #0]
 8002f0c:	6893      	ldr	r3, [r2, #8]
 8002f0e:	ea38 0303 	bics.w	r3, r8, r3
 8002f12:	bf0c      	ite	eq
 8002f14:	2301      	moveq	r3, #1
 8002f16:	2300      	movne	r3, #0
 8002f18:	429f      	cmp	r7, r3
 8002f1a:	d102      	bne.n	8002f22 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002f1c:	2000      	movs	r0, #0
}
 8002f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002f22:	1c6b      	adds	r3, r5, #1
 8002f24:	d0f2      	beq.n	8002f0c <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002f26:	bb55      	cbnz	r5, 8002f7e <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f30:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f32:	6862      	ldr	r2, [r4, #4]
 8002f34:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002f38:	d10a      	bne.n	8002f50 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002f3a:	68a2      	ldr	r2, [r4, #8]
 8002f3c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002f40:	d002      	beq.n	8002f48 <SPI_WaitFlagStateUntilTimeout+0x4c>
 8002f42:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002f46:	d103      	bne.n	8002f50 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f4e:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f50:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002f52:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002f56:	d109      	bne.n	8002f6c <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f5e:	0412      	lsls	r2, r2, #16
 8002f60:	0c12      	lsrs	r2, r2, #16
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f6a:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002f72:	2300      	movs	r3, #0
 8002f74:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8002f78:	2003      	movs	r0, #3
 8002f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002f7e:	f7fd ffe1 	bl	8000f44 <HAL_GetTick>
 8002f82:	1b80      	subs	r0, r0, r6
 8002f84:	4285      	cmp	r5, r0
 8002f86:	d8c0      	bhi.n	8002f0a <SPI_WaitFlagStateUntilTimeout+0xe>
 8002f88:	e7ce      	b.n	8002f28 <SPI_WaitFlagStateUntilTimeout+0x2c>

08002f8a <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f8a:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	9200      	str	r2, [sp, #0]
 8002f90:	2180      	movs	r1, #128	; 0x80
 8002f92:	2200      	movs	r2, #0
{
 8002f94:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f96:	f7ff ffb1 	bl	8002efc <SPI_WaitFlagStateUntilTimeout>
 8002f9a:	b120      	cbz	r0, 8002fa6 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f9c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f9e:	f043 0320 	orr.w	r3, r3, #32
 8002fa2:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8002fa4:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8002fa6:	b002      	add	sp, #8
 8002fa8:	bd10      	pop	{r4, pc}

08002faa <HAL_SPI_Init>:
{
 8002faa:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8002fac:	4604      	mov	r4, r0
 8002fae:	2800      	cmp	r0, #0
 8002fb0:	d036      	beq.n	8003020 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8002fb6:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002fba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002fbe:	b91b      	cbnz	r3, 8002fc8 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002fc0:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002fc4:	f004 fa7c 	bl	80074c0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8002fc8:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002fca:	68a0      	ldr	r0, [r4, #8]
 8002fcc:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002fd4:	680b      	ldr	r3, [r1, #0]
 8002fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fda:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002fdc:	6863      	ldr	r3, [r4, #4]
 8002fde:	4303      	orrs	r3, r0
 8002fe0:	68e0      	ldr	r0, [r4, #12]
 8002fe2:	4303      	orrs	r3, r0
 8002fe4:	6920      	ldr	r0, [r4, #16]
 8002fe6:	4303      	orrs	r3, r0
 8002fe8:	6960      	ldr	r0, [r4, #20]
 8002fea:	4303      	orrs	r3, r0
 8002fec:	69e0      	ldr	r0, [r4, #28]
 8002fee:	4303      	orrs	r3, r0
 8002ff0:	6a20      	ldr	r0, [r4, #32]
 8002ff2:	4303      	orrs	r3, r0
 8002ff4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002ff6:	4303      	orrs	r3, r0
 8002ff8:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002ffc:	4303      	orrs	r3, r0
 8002ffe:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003000:	0c12      	lsrs	r2, r2, #16
 8003002:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003004:	f002 0204 	and.w	r2, r2, #4
 8003008:	431a      	orrs	r2, r3
 800300a:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800300c:	69cb      	ldr	r3, [r1, #28]
 800300e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003012:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003014:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8003016:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003018:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800301a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 800301e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003020:	2001      	movs	r0, #1
}
 8003022:	bd10      	pop	{r4, pc}

08003024 <HAL_SPI_TransmitReceive>:
{
 8003024:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003028:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 800302a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800302e:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8003030:	2b01      	cmp	r3, #1
{
 8003032:	4604      	mov	r4, r0
 8003034:	460d      	mov	r5, r1
 8003036:	4616      	mov	r6, r2
 8003038:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 800303a:	f000 80ed 	beq.w	8003218 <HAL_SPI_TransmitReceive+0x1f4>
 800303e:	2301      	movs	r3, #1
 8003040:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8003044:	f7fd ff7e 	bl	8000f44 <HAL_GetTick>
  tmp  = hspi->State;
 8003048:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 800304c:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 800304e:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8003050:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8003052:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8003054:	d00a      	beq.n	800306c <HAL_SPI_TransmitReceive+0x48>
 8003056:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 800305a:	f040 80db 	bne.w	8003214 <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800305e:	68a2      	ldr	r2, [r4, #8]
 8003060:	2a00      	cmp	r2, #0
 8003062:	f040 80d7 	bne.w	8003214 <HAL_SPI_TransmitReceive+0x1f0>
 8003066:	2b04      	cmp	r3, #4
 8003068:	f040 80d4 	bne.w	8003214 <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 800306c:	2d00      	cmp	r5, #0
 800306e:	d04e      	beq.n	800310e <HAL_SPI_TransmitReceive+0xea>
 8003070:	2e00      	cmp	r6, #0
 8003072:	d04c      	beq.n	800310e <HAL_SPI_TransmitReceive+0xea>
 8003074:	f1b9 0f00 	cmp.w	r9, #0
 8003078:	d049      	beq.n	800310e <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 800307a:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800307e:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 8003080:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003082:	bf04      	itt	eq
 8003084:	2305      	moveq	r3, #5
 8003086:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800308a:	2300      	movs	r3, #0
 800308c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800308e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003090:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003092:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8003094:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8003098:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800309c:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800309e:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80030a2:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80030a4:	bf58      	it	pl
 80030a6:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80030a8:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80030aa:	bf58      	it	pl
 80030ac:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 80030b0:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80030b4:	bf58      	it	pl
 80030b6:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030b8:	68e2      	ldr	r2, [r4, #12]
 80030ba:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80030be:	d15d      	bne.n	800317c <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80030c0:	b119      	cbz	r1, 80030ca <HAL_SPI_TransmitReceive+0xa6>
 80030c2:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80030c4:	b292      	uxth	r2, r2
 80030c6:	2a01      	cmp	r2, #1
 80030c8:	d106      	bne.n	80030d8 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80030ca:	f835 2b02 	ldrh.w	r2, [r5], #2
 80030ce:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80030d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80030d8:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030dc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80030de:	b29b      	uxth	r3, r3
 80030e0:	b9bb      	cbnz	r3, 8003112 <HAL_SPI_TransmitReceive+0xee>
 80030e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	b9a3      	cbnz	r3, 8003112 <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80030e8:	f8cd 8000 	str.w	r8, [sp]
 80030ec:	463b      	mov	r3, r7
 80030ee:	2201      	movs	r2, #1
 80030f0:	2102      	movs	r1, #2
 80030f2:	4620      	mov	r0, r4
 80030f4:	f7ff ff02 	bl	8002efc <SPI_WaitFlagStateUntilTimeout>
 80030f8:	2800      	cmp	r0, #0
 80030fa:	d135      	bne.n	8003168 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80030fc:	4642      	mov	r2, r8
 80030fe:	4639      	mov	r1, r7
 8003100:	4620      	mov	r0, r4
 8003102:	f7ff ff42 	bl	8002f8a <SPI_CheckFlag_BSY>
 8003106:	2800      	cmp	r0, #0
 8003108:	d079      	beq.n	80031fe <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800310a:	2320      	movs	r3, #32
 800310c:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800310e:	2001      	movs	r0, #1
 8003110:	e02b      	b.n	800316a <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003112:	f1b9 0f00 	cmp.w	r9, #0
 8003116:	d00f      	beq.n	8003138 <HAL_SPI_TransmitReceive+0x114>
 8003118:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800311a:	b29b      	uxth	r3, r3
 800311c:	b163      	cbz	r3, 8003138 <HAL_SPI_TransmitReceive+0x114>
 800311e:	6823      	ldr	r3, [r4, #0]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	0791      	lsls	r1, r2, #30
 8003124:	d508      	bpl.n	8003138 <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8003126:	f835 2b02 	ldrh.w	r2, [r5], #2
 800312a:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800312c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800312e:	3b01      	subs	r3, #1
 8003130:	b29b      	uxth	r3, r3
 8003132:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8003134:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003138:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800313a:	b29b      	uxth	r3, r3
 800313c:	b163      	cbz	r3, 8003158 <HAL_SPI_TransmitReceive+0x134>
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	07d2      	lsls	r2, r2, #31
 8003144:	d508      	bpl.n	8003158 <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 800314c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800314e:	3b01      	subs	r3, #1
 8003150:	b29b      	uxth	r3, r3
 8003152:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003154:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8003158:	1c78      	adds	r0, r7, #1
 800315a:	d0bf      	beq.n	80030dc <HAL_SPI_TransmitReceive+0xb8>
 800315c:	f7fd fef2 	bl	8000f44 <HAL_GetTick>
 8003160:	eba0 0008 	sub.w	r0, r0, r8
 8003164:	4287      	cmp	r7, r0
 8003166:	d8b9      	bhi.n	80030dc <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8003168:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800316a:	2301      	movs	r3, #1
 800316c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003170:	2300      	movs	r3, #0
 8003172:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003176:	b005      	add	sp, #20
 8003178:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800317c:	b119      	cbz	r1, 8003186 <HAL_SPI_TransmitReceive+0x162>
 800317e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8003180:	b292      	uxth	r2, r2
 8003182:	2a01      	cmp	r2, #1
 8003184:	d106      	bne.n	8003194 <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8003186:	f815 2b01 	ldrb.w	r2, [r5], #1
 800318a:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 800318c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800318e:	3b01      	subs	r3, #1
 8003190:	b29b      	uxth	r3, r3
 8003192:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8003194:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003198:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800319a:	b29b      	uxth	r3, r3
 800319c:	b91b      	cbnz	r3, 80031a6 <HAL_SPI_TransmitReceive+0x182>
 800319e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0a0      	beq.n	80030e8 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80031a6:	f1b9 0f00 	cmp.w	r9, #0
 80031aa:	d00f      	beq.n	80031cc <HAL_SPI_TransmitReceive+0x1a8>
 80031ac:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	b163      	cbz	r3, 80031cc <HAL_SPI_TransmitReceive+0x1a8>
 80031b2:	6823      	ldr	r3, [r4, #0]
 80031b4:	689a      	ldr	r2, [r3, #8]
 80031b6:	0791      	lsls	r1, r2, #30
 80031b8:	d508      	bpl.n	80031cc <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80031ba:	782a      	ldrb	r2, [r5, #0]
 80031bc:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80031be:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80031c6:	3501      	adds	r5, #1
        txallowed = 0U;
 80031c8:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80031cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	b163      	cbz	r3, 80031ec <HAL_SPI_TransmitReceive+0x1c8>
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	07d2      	lsls	r2, r2, #31
 80031d8:	d508      	bpl.n	80031ec <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 80031de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80031e0:	3b01      	subs	r3, #1
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80031e6:	3601      	adds	r6, #1
        txallowed = 1U;
 80031e8:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80031ec:	1c7b      	adds	r3, r7, #1
 80031ee:	d0d3      	beq.n	8003198 <HAL_SPI_TransmitReceive+0x174>
 80031f0:	f7fd fea8 	bl	8000f44 <HAL_GetTick>
 80031f4:	eba0 0008 	sub.w	r0, r0, r8
 80031f8:	4287      	cmp	r7, r0
 80031fa:	d8cd      	bhi.n	8003198 <HAL_SPI_TransmitReceive+0x174>
 80031fc:	e7b4      	b.n	8003168 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031fe:	68a3      	ldr	r3, [r4, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d1b2      	bne.n	800316a <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003204:	6823      	ldr	r3, [r4, #0]
 8003206:	9003      	str	r0, [sp, #12]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	9203      	str	r2, [sp, #12]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	9303      	str	r3, [sp, #12]
 8003210:	9b03      	ldr	r3, [sp, #12]
 8003212:	e7aa      	b.n	800316a <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 8003214:	2002      	movs	r0, #2
 8003216:	e7a8      	b.n	800316a <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 8003218:	2002      	movs	r0, #2
 800321a:	e7ac      	b.n	8003176 <HAL_SPI_TransmitReceive+0x152>

0800321c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800321c:	6a03      	ldr	r3, [r0, #32]
 800321e:	f023 0301 	bic.w	r3, r3, #1
 8003222:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003224:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003226:	6842      	ldr	r2, [r0, #4]
{
 8003228:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800322a:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800322c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800322e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003232:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003234:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003236:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800323a:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800323c:	4c0c      	ldr	r4, [pc, #48]	; (8003270 <TIM_OC1_SetConfig+0x54>)
 800323e:	42a0      	cmp	r0, r4
 8003240:	d009      	beq.n	8003256 <TIM_OC1_SetConfig+0x3a>
 8003242:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003246:	42a0      	cmp	r0, r4
 8003248:	d005      	beq.n	8003256 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800324a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800324c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800324e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003250:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003252:	6203      	str	r3, [r0, #32]
} 
 8003254:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8003256:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003258:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800325a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800325e:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003260:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003262:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003266:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003268:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800326c:	4322      	orrs	r2, r4
 800326e:	e7ec      	b.n	800324a <TIM_OC1_SetConfig+0x2e>
 8003270:	40010000 	.word	0x40010000

08003274 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003274:	6a03      	ldr	r3, [r0, #32]
 8003276:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800327a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800327c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800327e:	6842      	ldr	r2, [r0, #4]
{
 8003280:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003282:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003284:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003286:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800328a:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800328c:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800328e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003292:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003296:	4c0e      	ldr	r4, [pc, #56]	; (80032d0 <TIM_OC3_SetConfig+0x5c>)
 8003298:	42a0      	cmp	r0, r4
 800329a:	d009      	beq.n	80032b0 <TIM_OC3_SetConfig+0x3c>
 800329c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80032a0:	42a0      	cmp	r0, r4
 80032a2:	d005      	beq.n	80032b0 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032a4:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032a6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80032a8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80032aa:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032ac:	6203      	str	r3, [r0, #32]
}
 80032ae:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032b0:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032b2:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80032b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032b8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032bc:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032be:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032c2:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80032c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032c8:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80032cc:	e7ea      	b.n	80032a4 <TIM_OC3_SetConfig+0x30>
 80032ce:	bf00      	nop
 80032d0:	40010000 	.word	0x40010000

080032d4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032d4:	6a03      	ldr	r3, [r0, #32]
 80032d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032da:	6203      	str	r3, [r0, #32]
{
 80032dc:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032de:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80032e0:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032e2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032e4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032e6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032ee:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80032f0:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032f4:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80032f8:	4d09      	ldr	r5, [pc, #36]	; (8003320 <TIM_OC4_SetConfig+0x4c>)
 80032fa:	42a8      	cmp	r0, r5
 80032fc:	d009      	beq.n	8003312 <TIM_OC4_SetConfig+0x3e>
 80032fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003302:	42a8      	cmp	r0, r5
 8003304:	d005      	beq.n	8003312 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003306:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003308:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800330a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800330c:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800330e:	6204      	str	r4, [r0, #32]
}
 8003310:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003312:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003314:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003318:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800331c:	e7f3      	b.n	8003306 <TIM_OC4_SetConfig+0x32>
 800331e:	bf00      	nop
 8003320:	40010000 	.word	0x40010000

08003324 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003324:	6803      	ldr	r3, [r0, #0]
 8003326:	68da      	ldr	r2, [r3, #12]
 8003328:	f042 0201 	orr.w	r2, r2, #1
 800332c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	f042 0201 	orr.w	r2, r2, #1
 8003334:	601a      	str	r2, [r3, #0]
}
 8003336:	2000      	movs	r0, #0
 8003338:	4770      	bx	lr

0800333a <HAL_TIM_PWM_MspInit>:
 800333a:	4770      	bx	lr

0800333c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800333c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003340:	2b01      	cmp	r3, #1
{
 8003342:	b570      	push	{r4, r5, r6, lr}
 8003344:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003348:	d01c      	beq.n	8003384 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800334a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800334e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8003350:	2201      	movs	r2, #1
 8003352:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8003356:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003358:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800335c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003360:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8003362:	680a      	ldr	r2, [r1, #0]
 8003364:	2a40      	cmp	r2, #64	; 0x40
 8003366:	d079      	beq.n	800345c <HAL_TIM_ConfigClockSource+0x120>
 8003368:	d819      	bhi.n	800339e <HAL_TIM_ConfigClockSource+0x62>
 800336a:	2a10      	cmp	r2, #16
 800336c:	f000 8093 	beq.w	8003496 <HAL_TIM_ConfigClockSource+0x15a>
 8003370:	d80a      	bhi.n	8003388 <HAL_TIM_ConfigClockSource+0x4c>
 8003372:	2a00      	cmp	r2, #0
 8003374:	f000 8089 	beq.w	800348a <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8003378:	2301      	movs	r3, #1
 800337a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800337e:	2300      	movs	r3, #0
 8003380:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003384:	4618      	mov	r0, r3
}
 8003386:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003388:	2a20      	cmp	r2, #32
 800338a:	f000 808a 	beq.w	80034a2 <HAL_TIM_ConfigClockSource+0x166>
 800338e:	2a30      	cmp	r2, #48	; 0x30
 8003390:	d1f2      	bne.n	8003378 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003392:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003394:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003398:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800339c:	e036      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800339e:	2a70      	cmp	r2, #112	; 0x70
 80033a0:	d036      	beq.n	8003410 <HAL_TIM_ConfigClockSource+0xd4>
 80033a2:	d81b      	bhi.n	80033dc <HAL_TIM_ConfigClockSource+0xa0>
 80033a4:	2a50      	cmp	r2, #80	; 0x50
 80033a6:	d042      	beq.n	800342e <HAL_TIM_ConfigClockSource+0xf2>
 80033a8:	2a60      	cmp	r2, #96	; 0x60
 80033aa:	d1e5      	bne.n	8003378 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033ac:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80033ae:	684d      	ldr	r5, [r1, #4]
 80033b0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033b2:	f024 0410 	bic.w	r4, r4, #16
 80033b6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033b8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80033ba:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033bc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80033c4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033c8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80033cc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80033ce:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80033d0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80033d2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80033d6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80033da:	e017      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80033dc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80033e0:	d011      	beq.n	8003406 <HAL_TIM_ConfigClockSource+0xca>
 80033e2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80033e6:	d1c7      	bne.n	8003378 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80033e8:	688a      	ldr	r2, [r1, #8]
 80033ea:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80033ec:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80033ee:	68c9      	ldr	r1, [r1, #12]
 80033f0:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033f2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80033f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80033fa:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033fc:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003404:	e002      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800340c:	609a      	str	r2, [r3, #8]
 800340e:	e7b3      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003410:	688a      	ldr	r2, [r1, #8]
 8003412:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003414:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003416:	68c9      	ldr	r1, [r1, #12]
 8003418:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800341a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800341e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003422:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8003424:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003426:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003428:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800342c:	e7ee      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800342e:	684c      	ldr	r4, [r1, #4]
 8003430:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003432:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003434:	6a1d      	ldr	r5, [r3, #32]
 8003436:	f025 0501 	bic.w	r5, r5, #1
 800343a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800343c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800343e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003442:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003446:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800344a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800344c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800344e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003450:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003452:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003456:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800345a:	e7d7      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800345c:	684c      	ldr	r4, [r1, #4]
 800345e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003460:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003462:	6a1d      	ldr	r5, [r3, #32]
 8003464:	f025 0501 	bic.w	r5, r5, #1
 8003468:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800346a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800346c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003470:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003474:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003478:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800347a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800347c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800347e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003480:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003484:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8003488:	e7c0      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800348a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800348c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003490:	f042 0207 	orr.w	r2, r2, #7
 8003494:	e7ba      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003496:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003498:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800349c:	f042 0217 	orr.w	r2, r2, #23
 80034a0:	e7b4      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80034a2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80034a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80034a8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80034ac:	e7ae      	b.n	800340c <HAL_TIM_ConfigClockSource+0xd0>

080034ae <HAL_TIM_OC_DelayElapsedCallback>:
 80034ae:	4770      	bx	lr

080034b0 <HAL_TIM_IC_CaptureCallback>:
 80034b0:	4770      	bx	lr

080034b2 <HAL_TIM_PWM_PulseFinishedCallback>:
 80034b2:	4770      	bx	lr

080034b4 <HAL_TIM_TriggerCallback>:
 80034b4:	4770      	bx	lr

080034b6 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034b6:	6803      	ldr	r3, [r0, #0]
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	0791      	lsls	r1, r2, #30
{
 80034bc:	b510      	push	{r4, lr}
 80034be:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034c0:	d50e      	bpl.n	80034e0 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	0792      	lsls	r2, r2, #30
 80034c6:	d50b      	bpl.n	80034e0 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034c8:	f06f 0202 	mvn.w	r2, #2
 80034cc:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034ce:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034d0:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034d2:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034d4:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034d6:	d077      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80034d8:	f7ff ffea 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034dc:	2300      	movs	r3, #0
 80034de:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034e0:	6823      	ldr	r3, [r4, #0]
 80034e2:	691a      	ldr	r2, [r3, #16]
 80034e4:	0750      	lsls	r0, r2, #29
 80034e6:	d510      	bpl.n	800350a <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80034e8:	68da      	ldr	r2, [r3, #12]
 80034ea:	0751      	lsls	r1, r2, #29
 80034ec:	d50d      	bpl.n	800350a <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80034ee:	f06f 0204 	mvn.w	r2, #4
 80034f2:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034f4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034f6:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034f8:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034fc:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80034fe:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003500:	d068      	beq.n	80035d4 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003502:	f7ff ffd5 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003506:	2300      	movs	r3, #0
 8003508:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800350a:	6823      	ldr	r3, [r4, #0]
 800350c:	691a      	ldr	r2, [r3, #16]
 800350e:	0712      	lsls	r2, r2, #28
 8003510:	d50f      	bpl.n	8003532 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	0710      	lsls	r0, r2, #28
 8003516:	d50c      	bpl.n	8003532 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003518:	f06f 0208 	mvn.w	r2, #8
 800351c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800351e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003520:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003522:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003524:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003526:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003528:	d05a      	beq.n	80035e0 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800352a:	f7ff ffc1 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800352e:	2300      	movs	r3, #0
 8003530:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003532:	6823      	ldr	r3, [r4, #0]
 8003534:	691a      	ldr	r2, [r3, #16]
 8003536:	06d2      	lsls	r2, r2, #27
 8003538:	d510      	bpl.n	800355c <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800353a:	68da      	ldr	r2, [r3, #12]
 800353c:	06d0      	lsls	r0, r2, #27
 800353e:	d50d      	bpl.n	800355c <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003540:	f06f 0210 	mvn.w	r2, #16
 8003544:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003546:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003548:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800354a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800354e:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003550:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003552:	d04b      	beq.n	80035ec <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003554:	f7ff ffac 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003558:	2300      	movs	r3, #0
 800355a:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	07d1      	lsls	r1, r2, #31
 8003562:	d508      	bpl.n	8003576 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	07d2      	lsls	r2, r2, #31
 8003568:	d505      	bpl.n	8003576 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800356a:	f06f 0201 	mvn.w	r2, #1
 800356e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003570:	4620      	mov	r0, r4
 8003572:	f003 fde7 	bl	8007144 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003576:	6823      	ldr	r3, [r4, #0]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	0610      	lsls	r0, r2, #24
 800357c:	d508      	bpl.n	8003590 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	0611      	lsls	r1, r2, #24
 8003582:	d505      	bpl.n	8003590 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003584:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003588:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800358a:	4620      	mov	r0, r4
 800358c:	f000 f9a9 	bl	80038e2 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003590:	6823      	ldr	r3, [r4, #0]
 8003592:	691a      	ldr	r2, [r3, #16]
 8003594:	0652      	lsls	r2, r2, #25
 8003596:	d508      	bpl.n	80035aa <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	0650      	lsls	r0, r2, #25
 800359c:	d505      	bpl.n	80035aa <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800359e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80035a4:	4620      	mov	r0, r4
 80035a6:	f7ff ff85 	bl	80034b4 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035aa:	6823      	ldr	r3, [r4, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	0691      	lsls	r1, r2, #26
 80035b0:	d522      	bpl.n	80035f8 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	0692      	lsls	r2, r2, #26
 80035b6:	d51f      	bpl.n	80035f8 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80035b8:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80035bc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80035be:	611a      	str	r2, [r3, #16]
}
 80035c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80035c4:	f000 b98c 	b.w	80038e0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c8:	f7ff ff71 	bl	80034ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035cc:	4620      	mov	r0, r4
 80035ce:	f7ff ff70 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80035d2:	e783      	b.n	80034dc <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035d4:	f7ff ff6b 	bl	80034ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035d8:	4620      	mov	r0, r4
 80035da:	f7ff ff6a 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80035de:	e792      	b.n	8003506 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e0:	f7ff ff65 	bl	80034ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80035e4:	4620      	mov	r0, r4
 80035e6:	f7ff ff64 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80035ea:	e7a0      	b.n	800352e <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ec:	f7ff ff5f 	bl	80034ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f0:	4620      	mov	r0, r4
 80035f2:	f7ff ff5e 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80035f6:	e7af      	b.n	8003558 <HAL_TIM_IRQHandler+0xa2>
 80035f8:	bd10      	pop	{r4, pc}
	...

080035fc <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80035fc:	4a2e      	ldr	r2, [pc, #184]	; (80036b8 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80035fe:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003600:	4290      	cmp	r0, r2
 8003602:	d012      	beq.n	800362a <TIM_Base_SetConfig+0x2e>
 8003604:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003608:	d00f      	beq.n	800362a <TIM_Base_SetConfig+0x2e>
 800360a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800360e:	4290      	cmp	r0, r2
 8003610:	d00b      	beq.n	800362a <TIM_Base_SetConfig+0x2e>
 8003612:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003616:	4290      	cmp	r0, r2
 8003618:	d007      	beq.n	800362a <TIM_Base_SetConfig+0x2e>
 800361a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800361e:	4290      	cmp	r0, r2
 8003620:	d003      	beq.n	800362a <TIM_Base_SetConfig+0x2e>
 8003622:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003626:	4290      	cmp	r0, r2
 8003628:	d11d      	bne.n	8003666 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800362a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800362c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003630:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003632:	4a21      	ldr	r2, [pc, #132]	; (80036b8 <TIM_Base_SetConfig+0xbc>)
 8003634:	4290      	cmp	r0, r2
 8003636:	d104      	bne.n	8003642 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003638:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800363a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800363e:	4313      	orrs	r3, r2
 8003640:	e028      	b.n	8003694 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003642:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003646:	d0f7      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 8003648:	4a1c      	ldr	r2, [pc, #112]	; (80036bc <TIM_Base_SetConfig+0xc0>)
 800364a:	4290      	cmp	r0, r2
 800364c:	d0f4      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 800364e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003652:	4290      	cmp	r0, r2
 8003654:	d0f0      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 8003656:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800365a:	4290      	cmp	r0, r2
 800365c:	d0ec      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 800365e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003662:	4290      	cmp	r0, r2
 8003664:	d0e8      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 8003666:	4a16      	ldr	r2, [pc, #88]	; (80036c0 <TIM_Base_SetConfig+0xc4>)
 8003668:	4290      	cmp	r0, r2
 800366a:	d0e5      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 800366c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003670:	4290      	cmp	r0, r2
 8003672:	d0e1      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 8003674:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003678:	4290      	cmp	r0, r2
 800367a:	d0dd      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 800367c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003680:	4290      	cmp	r0, r2
 8003682:	d0d9      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 8003684:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003688:	4290      	cmp	r0, r2
 800368a:	d0d5      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
 800368c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003690:	4290      	cmp	r0, r2
 8003692:	d0d1      	beq.n	8003638 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8003694:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003696:	688b      	ldr	r3, [r1, #8]
 8003698:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800369a:	680b      	ldr	r3, [r1, #0]
 800369c:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800369e:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <TIM_Base_SetConfig+0xbc>)
 80036a0:	4298      	cmp	r0, r3
 80036a2:	d006      	beq.n	80036b2 <TIM_Base_SetConfig+0xb6>
 80036a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80036a8:	4298      	cmp	r0, r3
 80036aa:	d002      	beq.n	80036b2 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 80036ac:	2301      	movs	r3, #1
 80036ae:	6143      	str	r3, [r0, #20]
}
 80036b0:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80036b2:	690b      	ldr	r3, [r1, #16]
 80036b4:	6303      	str	r3, [r0, #48]	; 0x30
 80036b6:	e7f9      	b.n	80036ac <TIM_Base_SetConfig+0xb0>
 80036b8:	40010000 	.word	0x40010000
 80036bc:	40000400 	.word	0x40000400
 80036c0:	40014000 	.word	0x40014000

080036c4 <HAL_TIM_Base_Init>:
{ 
 80036c4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80036c6:	4604      	mov	r4, r0
 80036c8:	b1a0      	cbz	r0, 80036f4 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80036ca:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80036ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80036d2:	b91b      	cbnz	r3, 80036dc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80036d4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80036d8:	f003 fff6 	bl	80076c8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80036dc:	2302      	movs	r3, #2
 80036de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80036e2:	6820      	ldr	r0, [r4, #0]
 80036e4:	1d21      	adds	r1, r4, #4
 80036e6:	f7ff ff89 	bl	80035fc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80036f0:	2000      	movs	r0, #0
 80036f2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80036f4:	2001      	movs	r0, #1
}
 80036f6:	bd10      	pop	{r4, pc}

080036f8 <HAL_TIM_PWM_Init>:
{
 80036f8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80036fa:	4604      	mov	r4, r0
 80036fc:	b1a0      	cbz	r0, 8003728 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80036fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003702:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003706:	b91b      	cbnz	r3, 8003710 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003708:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 800370c:	f7ff fe15 	bl	800333a <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8003710:	2302      	movs	r3, #2
 8003712:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003716:	6820      	ldr	r0, [r4, #0]
 8003718:	1d21      	adds	r1, r4, #4
 800371a:	f7ff ff6f 	bl	80035fc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800371e:	2301      	movs	r3, #1
 8003720:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003724:	2000      	movs	r0, #0
 8003726:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003728:	2001      	movs	r0, #1
}  
 800372a:	bd10      	pop	{r4, pc}

0800372c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800372c:	6a03      	ldr	r3, [r0, #32]
 800372e:	f023 0310 	bic.w	r3, r3, #16
 8003732:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003734:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8003736:	6842      	ldr	r2, [r0, #4]
{
 8003738:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 800373a:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800373c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800373e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003742:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003746:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003748:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800374c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003750:	4c0d      	ldr	r4, [pc, #52]	; (8003788 <TIM_OC2_SetConfig+0x5c>)
 8003752:	42a0      	cmp	r0, r4
 8003754:	d009      	beq.n	800376a <TIM_OC2_SetConfig+0x3e>
 8003756:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800375a:	42a0      	cmp	r0, r4
 800375c:	d005      	beq.n	800376a <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 800375e:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8003760:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003762:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003764:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003766:	6203      	str	r3, [r0, #32]
}
 8003768:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800376a:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800376c:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 800376e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003772:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003776:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003778:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800377c:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800377e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003782:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8003786:	e7ea      	b.n	800375e <TIM_OC2_SetConfig+0x32>
 8003788:	40010000 	.word	0x40010000

0800378c <HAL_TIM_PWM_ConfigChannel>:
{
 800378c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800378e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003792:	2b01      	cmp	r3, #1
{
 8003794:	4604      	mov	r4, r0
 8003796:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800379a:	d025      	beq.n	80037e8 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800379c:	2301      	movs	r3, #1
 800379e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80037a2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 80037a6:	2a0c      	cmp	r2, #12
 80037a8:	d818      	bhi.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x50>
 80037aa:	e8df f002 	tbb	[pc, r2]
 80037ae:	1707      	.short	0x1707
 80037b0:	171e1717 	.word	0x171e1717
 80037b4:	172f1717 	.word	0x172f1717
 80037b8:	1717      	.short	0x1717
 80037ba:	40          	.byte	0x40
 80037bb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037bc:	6820      	ldr	r0, [r4, #0]
 80037be:	f7ff fd2d 	bl	800321c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037c2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037c4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037c6:	699a      	ldr	r2, [r3, #24]
 80037c8:	f042 0208 	orr.w	r2, r2, #8
 80037cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037ce:	699a      	ldr	r2, [r3, #24]
 80037d0:	f022 0204 	bic.w	r2, r2, #4
 80037d4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037d6:	699a      	ldr	r2, [r3, #24]
 80037d8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037da:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80037dc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80037de:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80037e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80037e4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80037e8:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037ea:	6820      	ldr	r0, [r4, #0]
 80037ec:	f7ff ff9e 	bl	800372c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037f0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037f2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037f4:	699a      	ldr	r2, [r3, #24]
 80037f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003802:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003804:	699a      	ldr	r2, [r3, #24]
 8003806:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800380a:	e7e6      	b.n	80037da <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800380c:	6820      	ldr	r0, [r4, #0]
 800380e:	f7ff fd31 	bl	8003274 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003812:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003814:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003816:	69da      	ldr	r2, [r3, #28]
 8003818:	f042 0208 	orr.w	r2, r2, #8
 800381c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800381e:	69da      	ldr	r2, [r3, #28]
 8003820:	f022 0204 	bic.w	r2, r2, #4
 8003824:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003826:	69da      	ldr	r2, [r3, #28]
 8003828:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800382a:	61da      	str	r2, [r3, #28]
    break;
 800382c:	e7d6      	b.n	80037dc <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800382e:	6820      	ldr	r0, [r4, #0]
 8003830:	f7ff fd50 	bl	80032d4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003834:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003836:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003838:	69da      	ldr	r2, [r3, #28]
 800383a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800383e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003840:	69da      	ldr	r2, [r3, #28]
 8003842:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003846:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003848:	69da      	ldr	r2, [r3, #28]
 800384a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800384e:	e7ec      	b.n	800382a <HAL_TIM_PWM_ConfigChannel+0x9e>

08003850 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8003850:	6a03      	ldr	r3, [r0, #32]
{
 8003852:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8003854:	2401      	movs	r4, #1
 8003856:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003858:	ea23 0304 	bic.w	r3, r3, r4
 800385c:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800385e:	6a03      	ldr	r3, [r0, #32]
 8003860:	408a      	lsls	r2, r1
 8003862:	431a      	orrs	r2, r3
 8003864:	6202      	str	r2, [r0, #32]
 8003866:	bd10      	pop	{r4, pc}

08003868 <HAL_TIM_PWM_Start>:
{
 8003868:	b510      	push	{r4, lr}
 800386a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800386c:	2201      	movs	r2, #1
 800386e:	6800      	ldr	r0, [r0, #0]
 8003870:	f7ff ffee 	bl	8003850 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	4a08      	ldr	r2, [pc, #32]	; (8003898 <HAL_TIM_PWM_Start+0x30>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d003      	beq.n	8003884 <HAL_TIM_PWM_Start+0x1c>
 800387c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003880:	4293      	cmp	r3, r2
 8003882:	d103      	bne.n	800388c <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8003884:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003886:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800388a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	f042 0201 	orr.w	r2, r2, #1
 8003892:	601a      	str	r2, [r3, #0]
} 
 8003894:	2000      	movs	r0, #0
 8003896:	bd10      	pop	{r4, pc}
 8003898:	40010000 	.word	0x40010000

0800389c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800389c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80038a0:	2b01      	cmp	r3, #1
{
 80038a2:	b510      	push	{r4, lr}
 80038a4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80038a8:	d018      	beq.n	80038dc <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80038aa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80038ae:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80038b0:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80038b2:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80038b4:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80038b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80038ba:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	4322      	orrs	r2, r4
 80038c0:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80038c2:	689a      	ldr	r2, [r3, #8]
 80038c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038c8:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80038d0:	2301      	movs	r3, #1
 80038d2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80038d6:	2300      	movs	r3, #0
 80038d8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80038dc:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 80038de:	bd10      	pop	{r4, pc}

080038e0 <HAL_TIMEx_CommutationCallback>:
 80038e0:	4770      	bx	lr

080038e2 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038e2:	4770      	bx	lr

080038e4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038e4:	6803      	ldr	r3, [r0, #0]
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80038ec:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	f022 0201 	bic.w	r2, r2, #1
 80038f4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038f6:	2320      	movs	r3, #32
 80038f8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80038fc:	4770      	bx	lr
	...

08003900 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003904:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003906:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8003908:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800390a:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800390c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003910:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003912:	6133      	str	r3, [r6, #16]
{
 8003914:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003916:	6883      	ldr	r3, [r0, #8]
 8003918:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 800391a:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800391c:	4303      	orrs	r3, r0
 800391e:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003920:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003924:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003926:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800392a:	430b      	orrs	r3, r1
 800392c:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800392e:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003930:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003932:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8003934:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8003938:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800393a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800393e:	6173      	str	r3, [r6, #20]
 8003940:	4b7a      	ldr	r3, [pc, #488]	; (8003b2c <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003942:	d17c      	bne.n	8003a3e <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003944:	429e      	cmp	r6, r3
 8003946:	d003      	beq.n	8003950 <UART_SetConfig+0x50>
 8003948:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800394c:	429e      	cmp	r6, r3
 800394e:	d144      	bne.n	80039da <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003950:	f7fe fd54 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8003954:	2519      	movs	r5, #25
 8003956:	fb05 f300 	mul.w	r3, r5, r0
 800395a:	6860      	ldr	r0, [r4, #4]
 800395c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003960:	0040      	lsls	r0, r0, #1
 8003962:	fbb3 f3f0 	udiv	r3, r3, r0
 8003966:	fbb3 f3f9 	udiv	r3, r3, r9
 800396a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800396e:	f7fe fd45 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8003972:	6863      	ldr	r3, [r4, #4]
 8003974:	4368      	muls	r0, r5
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	fbb0 f7f3 	udiv	r7, r0, r3
 800397c:	f7fe fd3e 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8003980:	6863      	ldr	r3, [r4, #4]
 8003982:	4368      	muls	r0, r5
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	fbb0 f3f3 	udiv	r3, r0, r3
 800398a:	fbb3 f3f9 	udiv	r3, r3, r9
 800398e:	fb09 7313 	mls	r3, r9, r3, r7
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	3332      	adds	r3, #50	; 0x32
 8003996:	fbb3 f3f9 	udiv	r3, r3, r9
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80039a0:	f7fe fd2c 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 80039a4:	6862      	ldr	r2, [r4, #4]
 80039a6:	4368      	muls	r0, r5
 80039a8:	0052      	lsls	r2, r2, #1
 80039aa:	fbb0 faf2 	udiv	sl, r0, r2
 80039ae:	f7fe fd25 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80039b2:	6863      	ldr	r3, [r4, #4]
 80039b4:	4368      	muls	r0, r5
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80039bc:	fbb3 f3f9 	udiv	r3, r3, r9
 80039c0:	fb09 a313 	mls	r3, r9, r3, sl
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	3332      	adds	r3, #50	; 0x32
 80039c8:	fbb3 f3f9 	udiv	r3, r3, r9
 80039cc:	f003 0307 	and.w	r3, r3, #7
 80039d0:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80039d2:	443b      	add	r3, r7
 80039d4:	60b3      	str	r3, [r6, #8]
 80039d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80039da:	f7fe fcff 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 80039de:	2519      	movs	r5, #25
 80039e0:	fb05 f300 	mul.w	r3, r5, r0
 80039e4:	6860      	ldr	r0, [r4, #4]
 80039e6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80039ea:	0040      	lsls	r0, r0, #1
 80039ec:	fbb3 f3f0 	udiv	r3, r3, r0
 80039f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80039f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80039f8:	f7fe fcf0 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 80039fc:	6863      	ldr	r3, [r4, #4]
 80039fe:	4368      	muls	r0, r5
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	fbb0 f7f3 	udiv	r7, r0, r3
 8003a06:	f7fe fce9 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003a0a:	6863      	ldr	r3, [r4, #4]
 8003a0c:	4368      	muls	r0, r5
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a14:	fbb3 f3f9 	udiv	r3, r3, r9
 8003a18:	fb09 7313 	mls	r3, r9, r3, r7
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	3332      	adds	r3, #50	; 0x32
 8003a20:	fbb3 f3f9 	udiv	r3, r3, r9
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8003a2a:	f7fe fcd7 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003a2e:	6862      	ldr	r2, [r4, #4]
 8003a30:	4368      	muls	r0, r5
 8003a32:	0052      	lsls	r2, r2, #1
 8003a34:	fbb0 faf2 	udiv	sl, r0, r2
 8003a38:	f7fe fcd0 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003a3c:	e7b9      	b.n	80039b2 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a3e:	429e      	cmp	r6, r3
 8003a40:	d002      	beq.n	8003a48 <UART_SetConfig+0x148>
 8003a42:	4b3b      	ldr	r3, [pc, #236]	; (8003b30 <UART_SetConfig+0x230>)
 8003a44:	429e      	cmp	r6, r3
 8003a46:	d140      	bne.n	8003aca <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003a48:	f7fe fcd8 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8003a4c:	6867      	ldr	r7, [r4, #4]
 8003a4e:	2519      	movs	r5, #25
 8003a50:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003a54:	fb05 f300 	mul.w	r3, r5, r0
 8003a58:	00bf      	lsls	r7, r7, #2
 8003a5a:	fbb3 f3f7 	udiv	r3, r3, r7
 8003a5e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003a62:	011f      	lsls	r7, r3, #4
 8003a64:	f7fe fcca 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8003a68:	6863      	ldr	r3, [r4, #4]
 8003a6a:	4368      	muls	r0, r5
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	fbb0 f8f3 	udiv	r8, r0, r3
 8003a72:	f7fe fcc3 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8003a76:	6863      	ldr	r3, [r4, #4]
 8003a78:	4368      	muls	r0, r5
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a80:	fbb3 f3f9 	udiv	r3, r3, r9
 8003a84:	fb09 8313 	mls	r3, r9, r3, r8
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	3332      	adds	r3, #50	; 0x32
 8003a8c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003a90:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003a94:	f7fe fcb2 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8003a98:	6862      	ldr	r2, [r4, #4]
 8003a9a:	4368      	muls	r0, r5
 8003a9c:	0092      	lsls	r2, r2, #2
 8003a9e:	fbb0 faf2 	udiv	sl, r0, r2
 8003aa2:	f7fe fcab 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003aa6:	6863      	ldr	r3, [r4, #4]
 8003aa8:	4368      	muls	r0, r5
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ab0:	fbb3 f3f9 	udiv	r3, r3, r9
 8003ab4:	fb09 a313 	mls	r3, r9, r3, sl
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	3332      	adds	r3, #50	; 0x32
 8003abc:	fbb3 f3f9 	udiv	r3, r3, r9
 8003ac0:	f003 030f 	and.w	r3, r3, #15
 8003ac4:	ea43 0308 	orr.w	r3, r3, r8
 8003ac8:	e783      	b.n	80039d2 <UART_SetConfig+0xd2>
 8003aca:	f7fe fc87 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003ace:	6867      	ldr	r7, [r4, #4]
 8003ad0:	2519      	movs	r5, #25
 8003ad2:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003ad6:	fb05 f300 	mul.w	r3, r5, r0
 8003ada:	00bf      	lsls	r7, r7, #2
 8003adc:	fbb3 f3f7 	udiv	r3, r3, r7
 8003ae0:	fbb3 f3f9 	udiv	r3, r3, r9
 8003ae4:	011f      	lsls	r7, r3, #4
 8003ae6:	f7fe fc79 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003aea:	6863      	ldr	r3, [r4, #4]
 8003aec:	4368      	muls	r0, r5
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	fbb0 f8f3 	udiv	r8, r0, r3
 8003af4:	f7fe fc72 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003af8:	6863      	ldr	r3, [r4, #4]
 8003afa:	4368      	muls	r0, r5
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b02:	fbb3 f3f9 	udiv	r3, r3, r9
 8003b06:	fb09 8313 	mls	r3, r9, r3, r8
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	3332      	adds	r3, #50	; 0x32
 8003b0e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003b12:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003b16:	f7fe fc61 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003b1a:	6862      	ldr	r2, [r4, #4]
 8003b1c:	4368      	muls	r0, r5
 8003b1e:	0092      	lsls	r2, r2, #2
 8003b20:	fbb0 faf2 	udiv	sl, r0, r2
 8003b24:	f7fe fc5a 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003b28:	e7bd      	b.n	8003aa6 <UART_SetConfig+0x1a6>
 8003b2a:	bf00      	nop
 8003b2c:	40011000 	.word	0x40011000
 8003b30:	40011400 	.word	0x40011400

08003b34 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8003b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b36:	4604      	mov	r4, r0
 8003b38:	460e      	mov	r6, r1
 8003b3a:	4617      	mov	r7, r2
 8003b3c:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003b3e:	6821      	ldr	r1, [r4, #0]
 8003b40:	680b      	ldr	r3, [r1, #0]
 8003b42:	ea36 0303 	bics.w	r3, r6, r3
 8003b46:	d101      	bne.n	8003b4c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003b48:	2000      	movs	r0, #0
}
 8003b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003b4c:	1c6b      	adds	r3, r5, #1
 8003b4e:	d0f7      	beq.n	8003b40 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003b50:	b995      	cbnz	r5, 8003b78 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b52:	6823      	ldr	r3, [r4, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b5a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b5c:	695a      	ldr	r2, [r3, #20]
 8003b5e:	f022 0201 	bic.w	r2, r2, #1
 8003b62:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003b64:	2320      	movs	r3, #32
 8003b66:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003b6a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8003b6e:	2300      	movs	r3, #0
 8003b70:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8003b74:	2003      	movs	r0, #3
 8003b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003b78:	f7fd f9e4 	bl	8000f44 <HAL_GetTick>
 8003b7c:	1bc0      	subs	r0, r0, r7
 8003b7e:	4285      	cmp	r5, r0
 8003b80:	d2dd      	bcs.n	8003b3e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8003b82:	e7e6      	b.n	8003b52 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08003b84 <HAL_UART_Init>:
{
 8003b84:	b510      	push	{r4, lr}
  if(huart == NULL)
 8003b86:	4604      	mov	r4, r0
 8003b88:	b340      	cbz	r0, 8003bdc <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003b8a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003b8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003b92:	b91b      	cbnz	r3, 8003b9c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003b94:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003b98:	f004 f852 	bl	8007c40 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003b9c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003b9e:	2324      	movs	r3, #36	; 0x24
 8003ba0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003ba4:	68d3      	ldr	r3, [r2, #12]
 8003ba6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003baa:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003bac:	4620      	mov	r0, r4
 8003bae:	f7ff fea7 	bl	8003900 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	691a      	ldr	r2, [r3, #16]
 8003bb6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bbc:	695a      	ldr	r2, [r3, #20]
 8003bbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bc2:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003bc4:	68da      	ldr	r2, [r3, #12]
 8003bc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bca:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bcc:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8003bce:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003bd2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003bd6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8003bda:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003bdc:	2001      	movs	r0, #1
}
 8003bde:	bd10      	pop	{r4, pc}

08003be0 <HAL_UART_Transmit>:
{
 8003be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003be4:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8003be6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003bea:	2b20      	cmp	r3, #32
{
 8003bec:	4604      	mov	r4, r0
 8003bee:	460d      	mov	r5, r1
 8003bf0:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8003bf2:	d14f      	bne.n	8003c94 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8003bf4:	2900      	cmp	r1, #0
 8003bf6:	d04a      	beq.n	8003c8e <HAL_UART_Transmit+0xae>
 8003bf8:	2a00      	cmp	r2, #0
 8003bfa:	d048      	beq.n	8003c8e <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8003bfc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d047      	beq.n	8003c94 <HAL_UART_Transmit+0xb4>
 8003c04:	2301      	movs	r3, #1
 8003c06:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c0e:	2321      	movs	r3, #33	; 0x21
 8003c10:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8003c14:	f7fd f996 	bl	8000f44 <HAL_GetTick>
    huart->TxXferSize = Size;
 8003c18:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8003c1c:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8003c1e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003c22:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	b96b      	cbnz	r3, 8003c44 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c28:	463b      	mov	r3, r7
 8003c2a:	4632      	mov	r2, r6
 8003c2c:	2140      	movs	r1, #64	; 0x40
 8003c2e:	4620      	mov	r0, r4
 8003c30:	f7ff ff80 	bl	8003b34 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003c34:	b9b0      	cbnz	r0, 8003c64 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8003c36:	2320      	movs	r3, #32
 8003c38:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8003c3c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8003c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8003c44:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003c46:	3b01      	subs	r3, #1
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c4c:	68a3      	ldr	r3, [r4, #8]
 8003c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c52:	4632      	mov	r2, r6
 8003c54:	463b      	mov	r3, r7
 8003c56:	f04f 0180 	mov.w	r1, #128	; 0x80
 8003c5a:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c5c:	d10e      	bne.n	8003c7c <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c5e:	f7ff ff69 	bl	8003b34 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003c62:	b110      	cbz	r0, 8003c6a <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8003c64:	2003      	movs	r0, #3
 8003c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003c6a:	882b      	ldrh	r3, [r5, #0]
 8003c6c:	6822      	ldr	r2, [r4, #0]
 8003c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c72:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003c74:	6923      	ldr	r3, [r4, #16]
 8003c76:	b943      	cbnz	r3, 8003c8a <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8003c78:	3502      	adds	r5, #2
 8003c7a:	e7d2      	b.n	8003c22 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c7c:	f7ff ff5a 	bl	8003b34 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003c80:	2800      	cmp	r0, #0
 8003c82:	d1ef      	bne.n	8003c64 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	782a      	ldrb	r2, [r5, #0]
 8003c88:	605a      	str	r2, [r3, #4]
 8003c8a:	3501      	adds	r5, #1
 8003c8c:	e7c9      	b.n	8003c22 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8003c8e:	2001      	movs	r0, #1
 8003c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003c94:	2002      	movs	r0, #2
}
 8003c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003c9a <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8003c9a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003c9e:	2b20      	cmp	r3, #32
 8003ca0:	d11c      	bne.n	8003cdc <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8003ca2:	b1c9      	cbz	r1, 8003cd8 <HAL_UART_Receive_IT+0x3e>
 8003ca4:	b1c2      	cbz	r2, 8003cd8 <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 8003ca6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d016      	beq.n	8003cdc <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8003cae:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8003cb0:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb2:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cb4:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb6:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cb8:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cbc:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8003cbe:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc0:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8003cc2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc6:	f041 0101 	orr.w	r1, r1, #1
 8003cca:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ccc:	68d1      	ldr	r1, [r2, #12]
 8003cce:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8003cd2:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	4770      	bx	lr
      return HAL_ERROR;
 8003cd8:	2001      	movs	r0, #1
 8003cda:	4770      	bx	lr
    return HAL_BUSY; 
 8003cdc:	2002      	movs	r0, #2
}
 8003cde:	4770      	bx	lr

08003ce0 <HAL_UART_TxCpltCallback>:
 8003ce0:	4770      	bx	lr

08003ce2 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003ce2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003ce6:	2b22      	cmp	r3, #34	; 0x22
{
 8003ce8:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003cea:	d132      	bne.n	8003d52 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003cec:	6883      	ldr	r3, [r0, #8]
 8003cee:	6901      	ldr	r1, [r0, #16]
 8003cf0:	6802      	ldr	r2, [r0, #0]
 8003cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003cf8:	d11f      	bne.n	8003d3a <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003cfa:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003cfc:	b9c9      	cbnz	r1, 8003d32 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003cfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d02:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8003d06:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8003d08:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003d0a:	3c01      	subs	r4, #1
 8003d0c:	b2a4      	uxth	r4, r4
 8003d0e:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003d10:	b96c      	cbnz	r4, 8003d2e <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d12:	6803      	ldr	r3, [r0, #0]
 8003d14:	68da      	ldr	r2, [r3, #12]
 8003d16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d1a:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d1c:	695a      	ldr	r2, [r3, #20]
 8003d1e:	f022 0201 	bic.w	r2, r2, #1
 8003d22:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003d24:	2320      	movs	r3, #32
 8003d26:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003d2a:	f003 f9f1 	bl	8007110 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8003d2e:	2000      	movs	r0, #0
}
 8003d30:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	f823 2b01 	strh.w	r2, [r3], #1
 8003d38:	e7e5      	b.n	8003d06 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003d3a:	b921      	cbnz	r1, 8003d46 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d3c:	1c59      	adds	r1, r3, #1
 8003d3e:	6852      	ldr	r2, [r2, #4]
 8003d40:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d42:	701a      	strb	r2, [r3, #0]
 8003d44:	e7e0      	b.n	8003d08 <UART_Receive_IT+0x26>
 8003d46:	6852      	ldr	r2, [r2, #4]
 8003d48:	1c59      	adds	r1, r3, #1
 8003d4a:	6281      	str	r1, [r0, #40]	; 0x28
 8003d4c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d50:	e7f7      	b.n	8003d42 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8003d52:	2002      	movs	r0, #2
 8003d54:	bd10      	pop	{r4, pc}

08003d56 <HAL_UART_ErrorCallback>:
 8003d56:	4770      	bx	lr

08003d58 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d58:	6803      	ldr	r3, [r0, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d5c:	68d9      	ldr	r1, [r3, #12]
{
 8003d5e:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8003d60:	0716      	lsls	r6, r2, #28
{
 8003d62:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d64:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8003d66:	d107      	bne.n	8003d78 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d68:	0696      	lsls	r6, r2, #26
 8003d6a:	d55a      	bpl.n	8003e22 <HAL_UART_IRQHandler+0xca>
 8003d6c:	068d      	lsls	r5, r1, #26
 8003d6e:	d558      	bpl.n	8003e22 <HAL_UART_IRQHandler+0xca>
}
 8003d70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8003d74:	f7ff bfb5 	b.w	8003ce2 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d78:	f015 0501 	ands.w	r5, r5, #1
 8003d7c:	d102      	bne.n	8003d84 <HAL_UART_IRQHandler+0x2c>
 8003d7e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003d82:	d04e      	beq.n	8003e22 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d84:	07d3      	lsls	r3, r2, #31
 8003d86:	d505      	bpl.n	8003d94 <HAL_UART_IRQHandler+0x3c>
 8003d88:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d8a:	bf42      	ittt	mi
 8003d8c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8003d8e:	f043 0301 	orrmi.w	r3, r3, #1
 8003d92:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d94:	0750      	lsls	r0, r2, #29
 8003d96:	d504      	bpl.n	8003da2 <HAL_UART_IRQHandler+0x4a>
 8003d98:	b11d      	cbz	r5, 8003da2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d9c:	f043 0302 	orr.w	r3, r3, #2
 8003da0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003da2:	0793      	lsls	r3, r2, #30
 8003da4:	d504      	bpl.n	8003db0 <HAL_UART_IRQHandler+0x58>
 8003da6:	b11d      	cbz	r5, 8003db0 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003da8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003daa:	f043 0304 	orr.w	r3, r3, #4
 8003dae:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003db0:	0716      	lsls	r6, r2, #28
 8003db2:	d504      	bpl.n	8003dbe <HAL_UART_IRQHandler+0x66>
 8003db4:	b11d      	cbz	r5, 8003dbe <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003db6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003db8:	f043 0308 	orr.w	r3, r3, #8
 8003dbc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003dbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d066      	beq.n	8003e92 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dc4:	0695      	lsls	r5, r2, #26
 8003dc6:	d504      	bpl.n	8003dd2 <HAL_UART_IRQHandler+0x7a>
 8003dc8:	0688      	lsls	r0, r1, #26
 8003dca:	d502      	bpl.n	8003dd2 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003dcc:	4620      	mov	r0, r4
 8003dce:	f7ff ff88 	bl	8003ce2 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003dd6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003dd8:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8003dda:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ddc:	d402      	bmi.n	8003de4 <HAL_UART_IRQHandler+0x8c>
 8003dde:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003de2:	d01a      	beq.n	8003e1a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8003de4:	f7ff fd7e 	bl	80038e4 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003de8:	6823      	ldr	r3, [r4, #0]
 8003dea:	695a      	ldr	r2, [r3, #20]
 8003dec:	0652      	lsls	r2, r2, #25
 8003dee:	d510      	bpl.n	8003e12 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003df0:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8003df2:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003df4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003df8:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8003dfa:	b150      	cbz	r0, 8003e12 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dfc:	4b25      	ldr	r3, [pc, #148]	; (8003e94 <HAL_UART_IRQHandler+0x13c>)
 8003dfe:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e00:	f7fd fc04 	bl	800160c <HAL_DMA_Abort_IT>
 8003e04:	2800      	cmp	r0, #0
 8003e06:	d044      	beq.n	8003e92 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e08:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8003e0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e0e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003e10:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003e12:	4620      	mov	r0, r4
 8003e14:	f7ff ff9f 	bl	8003d56 <HAL_UART_ErrorCallback>
 8003e18:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003e1a:	f7ff ff9c 	bl	8003d56 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e1e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003e20:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e22:	0616      	lsls	r6, r2, #24
 8003e24:	d527      	bpl.n	8003e76 <HAL_UART_IRQHandler+0x11e>
 8003e26:	060d      	lsls	r5, r1, #24
 8003e28:	d525      	bpl.n	8003e76 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e2a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003e2e:	2a21      	cmp	r2, #33	; 0x21
 8003e30:	d12f      	bne.n	8003e92 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003e32:	68a2      	ldr	r2, [r4, #8]
 8003e34:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003e38:	6a22      	ldr	r2, [r4, #32]
 8003e3a:	d117      	bne.n	8003e6c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e3c:	8811      	ldrh	r1, [r2, #0]
 8003e3e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003e42:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003e44:	6921      	ldr	r1, [r4, #16]
 8003e46:	b979      	cbnz	r1, 8003e68 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8003e48:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8003e4a:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8003e4c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003e4e:	3a01      	subs	r2, #1
 8003e50:	b292      	uxth	r2, r2
 8003e52:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003e54:	b9ea      	cbnz	r2, 8003e92 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003e56:	68da      	ldr	r2, [r3, #12]
 8003e58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e5c:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e5e:	68da      	ldr	r2, [r3, #12]
 8003e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e64:	60da      	str	r2, [r3, #12]
 8003e66:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8003e68:	3201      	adds	r2, #1
 8003e6a:	e7ee      	b.n	8003e4a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e6c:	1c51      	adds	r1, r2, #1
 8003e6e:	6221      	str	r1, [r4, #32]
 8003e70:	7812      	ldrb	r2, [r2, #0]
 8003e72:	605a      	str	r2, [r3, #4]
 8003e74:	e7ea      	b.n	8003e4c <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e76:	0650      	lsls	r0, r2, #25
 8003e78:	d50b      	bpl.n	8003e92 <HAL_UART_IRQHandler+0x13a>
 8003e7a:	064a      	lsls	r2, r1, #25
 8003e7c:	d509      	bpl.n	8003e92 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e7e:	68da      	ldr	r2, [r3, #12]
 8003e80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e84:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003e86:	2320      	movs	r3, #32
 8003e88:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	f7ff ff27 	bl	8003ce0 <HAL_UART_TxCpltCallback>
 8003e92:	bd70      	pop	{r4, r5, r6, pc}
 8003e94:	08003e99 	.word	0x08003e99

08003e98 <UART_DMAAbortOnError>:
{
 8003e98:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e9a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8003ea0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003ea2:	f7ff ff58 	bl	8003d56 <HAL_UART_ErrorCallback>
 8003ea6:	bd08      	pop	{r3, pc}

08003ea8 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003ea8:	4b11      	ldr	r3, [pc, #68]	; (8003ef0 <SDMMC_GetCmdResp2+0x48>)
 8003eaa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	fbb3 f2f2 	udiv	r2, r3, r2
 8003eb4:	f241 3388 	movw	r3, #5000	; 0x1388
 8003eb8:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003eba:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003ebe:	d314      	bcc.n	8003eea <SDMMC_GetCmdResp2+0x42>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003ec0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003ec2:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003ec6:	d0f8      	beq.n	8003eba <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003ec8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003eca:	075b      	lsls	r3, r3, #29
 8003ecc:	d503      	bpl.n	8003ed6 <SDMMC_GetCmdResp2+0x2e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003ece:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003ed0:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003ed6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003ed8:	f013 0301 	ands.w	r3, r3, #1
 8003edc:	d001      	beq.n	8003ee2 <SDMMC_GetCmdResp2+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e7f6      	b.n	8003ed0 <SDMMC_GetCmdResp2+0x28>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003ee2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003ee6:	6382      	str	r2, [r0, #56]	; 0x38
 8003ee8:	e7f3      	b.n	8003ed2 <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8003eea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003eee:	e7f0      	b.n	8003ed2 <SDMMC_GetCmdResp2+0x2a>
 8003ef0:	2000000c 	.word	0x2000000c

08003ef4 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003ef4:	4b0e      	ldr	r3, [pc, #56]	; (8003f30 <SDMMC_GetCmdResp3+0x3c>)
 8003ef6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f00:	f241 3388 	movw	r3, #5000	; 0x1388
 8003f04:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003f06:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003f0a:	d30e      	bcc.n	8003f2a <SDMMC_GetCmdResp3+0x36>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003f0c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003f0e:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003f12:	d0f8      	beq.n	8003f06 <SDMMC_GetCmdResp3+0x12>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003f14:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f16:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003f1a:	bf15      	itete	ne
 8003f1c:	2304      	movne	r3, #4
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003f1e:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003f22:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003f24:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8003f26:	4618      	mov	r0, r3
 8003f28:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8003f2a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8003f2e:	4770      	bx	lr
 8003f30:	2000000c 	.word	0x2000000c

08003f34 <SDIO_Init>:
{
 8003f34:	b084      	sub	sp, #16
 8003f36:	b510      	push	{r4, lr}
 8003f38:	ac03      	add	r4, sp, #12
 8003f3a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8003f3e:	9904      	ldr	r1, [sp, #16]
 8003f40:	9b03      	ldr	r3, [sp, #12]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003f42:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8003f44:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 8003f46:	9905      	ldr	r1, [sp, #20]
 8003f48:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8003f4a:	9906      	ldr	r1, [sp, #24]
 8003f4c:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8003f4e:	9907      	ldr	r1, [sp, #28]
 8003f50:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 8003f52:	9908      	ldr	r1, [sp, #32]
}
 8003f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003f58:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8003f5c:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003f5e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8003f62:	4313      	orrs	r3, r2
 8003f64:	6043      	str	r3, [r0, #4]
}
 8003f66:	b004      	add	sp, #16
 8003f68:	2000      	movs	r0, #0
 8003f6a:	4770      	bx	lr

08003f6c <SDIO_ReadFIFO>:
 8003f6c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8003f70:	4770      	bx	lr

08003f72 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8003f72:	680b      	ldr	r3, [r1, #0]
 8003f74:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8003f78:	2000      	movs	r0, #0
 8003f7a:	4770      	bx	lr

08003f7c <SDIO_PowerState_ON>:
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	6003      	str	r3, [r0, #0]
}
 8003f80:	2000      	movs	r0, #0
 8003f82:	4770      	bx	lr

08003f84 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8003f84:	6800      	ldr	r0, [r0, #0]
}
 8003f86:	f000 0003 	and.w	r0, r0, #3
 8003f8a:	4770      	bx	lr

08003f8c <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 8003f8c:	680b      	ldr	r3, [r1, #0]
{
 8003f8e:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8003f90:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003f92:	688c      	ldr	r4, [r1, #8]
 8003f94:	684b      	ldr	r3, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003f96:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003f98:	4323      	orrs	r3, r4
                       Command->Response         |\
 8003f9a:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 8003f9c:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 8003f9e:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003fa0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8003fa4:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003fa6:	f022 020f 	bic.w	r2, r2, #15
 8003faa:	4313      	orrs	r3, r2
 8003fac:	60c3      	str	r3, [r0, #12]
}
 8003fae:	2000      	movs	r0, #0
 8003fb0:	bd10      	pop	{r4, pc}

08003fb2 <SDIO_GetResponse>:
{
 8003fb2:	b082      	sub	sp, #8
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8003fb4:	3014      	adds	r0, #20
 8003fb6:	4401      	add	r1, r0
  __IO uint32_t tmp = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8003fbc:	9101      	str	r1, [sp, #4]
  return (*(__IO uint32_t *) tmp);
 8003fbe:	9b01      	ldr	r3, [sp, #4]
 8003fc0:	6818      	ldr	r0, [r3, #0]
}  
 8003fc2:	b002      	add	sp, #8
 8003fc4:	4770      	bx	lr
	...

08003fc8 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003fc8:	4b45      	ldr	r3, [pc, #276]	; (80040e0 <SDMMC_GetCmdResp1+0x118>)
{
 8003fca:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8003fd2:	fbb3 f3f4 	udiv	r3, r3, r4
 8003fd6:	435a      	muls	r2, r3
    if (count-- == 0U)
 8003fd8:	2a00      	cmp	r2, #0
 8003fda:	d04a      	beq.n	8004072 <SDMMC_GetCmdResp1+0xaa>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003fdc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003fde:	f013 0f45 	tst.w	r3, #69	; 0x45
 8003fe2:	f102 32ff 	add.w	r2, r2, #4294967295
 8003fe6:	d0f7      	beq.n	8003fd8 <SDMMC_GetCmdResp1+0x10>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003fe8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003fea:	075c      	lsls	r4, r3, #29
 8003fec:	d503      	bpl.n	8003ff6 <SDMMC_GetCmdResp1+0x2e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003fee:	2304      	movs	r3, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003ff0:	6383      	str	r3, [r0, #56]	; 0x38
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003ff6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003ff8:	f013 0301 	ands.w	r3, r3, #1
 8003ffc:	d001      	beq.n	8004002 <SDMMC_GetCmdResp1+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003ffe:	2301      	movs	r3, #1
 8004000:	e7f6      	b.n	8003ff0 <SDMMC_GetCmdResp1+0x28>
  return (uint8_t)(SDIOx->RESPCMD);
 8004002:	6902      	ldr	r2, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	4291      	cmp	r1, r2
 8004008:	d136      	bne.n	8004078 <SDMMC_GetCmdResp1+0xb0>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800400a:	f240 52ff 	movw	r2, #1535	; 0x5ff
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800400e:	4619      	mov	r1, r3
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004010:	6382      	str	r2, [r0, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004012:	f7ff ffce 	bl	8003fb2 <SDIO_GetResponse>
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004016:	4b33      	ldr	r3, [pc, #204]	; (80040e4 <SDMMC_GetCmdResp1+0x11c>)
 8004018:	4003      	ands	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d0e9      	beq.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800401e:	2800      	cmp	r0, #0
 8004020:	db2c      	blt.n	800407c <SDMMC_GetCmdResp1+0xb4>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004022:	0042      	lsls	r2, r0, #1
 8004024:	d42d      	bmi.n	8004082 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004026:	0084      	lsls	r4, r0, #2
 8004028:	d42d      	bmi.n	8004086 <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800402a:	00c1      	lsls	r1, r0, #3
 800402c:	d42d      	bmi.n	800408a <SDMMC_GetCmdResp1+0xc2>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800402e:	0102      	lsls	r2, r0, #4
 8004030:	d42e      	bmi.n	8004090 <SDMMC_GetCmdResp1+0xc8>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004032:	0144      	lsls	r4, r0, #5
 8004034:	d42f      	bmi.n	8004096 <SDMMC_GetCmdResp1+0xce>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8004036:	01c1      	lsls	r1, r0, #7
 8004038:	d430      	bmi.n	800409c <SDMMC_GetCmdResp1+0xd4>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800403a:	0202      	lsls	r2, r0, #8
 800403c:	d431      	bmi.n	80040a2 <SDMMC_GetCmdResp1+0xda>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800403e:	0244      	lsls	r4, r0, #9
 8004040:	d432      	bmi.n	80040a8 <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8004042:	0281      	lsls	r1, r0, #10
 8004044:	d433      	bmi.n	80040ae <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004046:	02c2      	lsls	r2, r0, #11
 8004048:	d434      	bmi.n	80040b4 <SDMMC_GetCmdResp1+0xec>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800404a:	0344      	lsls	r4, r0, #13
 800404c:	d435      	bmi.n	80040ba <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800404e:	0381      	lsls	r1, r0, #14
 8004050:	d436      	bmi.n	80040c0 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004052:	03c2      	lsls	r2, r0, #15
 8004054:	d437      	bmi.n	80040c6 <SDMMC_GetCmdResp1+0xfe>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8004056:	0404      	lsls	r4, r0, #16
 8004058:	d438      	bmi.n	80040cc <SDMMC_GetCmdResp1+0x104>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800405a:	0441      	lsls	r1, r0, #17
 800405c:	d439      	bmi.n	80040d2 <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800405e:	0482      	lsls	r2, r0, #18
 8004060:	d43a      	bmi.n	80040d8 <SDMMC_GetCmdResp1+0x110>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004062:	f010 0f08 	tst.w	r0, #8
 8004066:	bf14      	ite	ne
 8004068:	f44f 0300 	movne.w	r3, #8388608	; 0x800000
 800406c:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 8004070:	e7bf      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8004072:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004076:	e7bc      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004078:	2301      	movs	r3, #1
 800407a:	e7ba      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800407c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004080:	e7b7      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004082:	2340      	movs	r3, #64	; 0x40
 8004084:	e7b5      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004086:	2380      	movs	r3, #128	; 0x80
 8004088:	e7b3      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800408a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800408e:	e7b0      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004090:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004094:	e7ad      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800409a:	e7aa      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800409c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80040a0:	e7a7      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80040a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040a6:	e7a4      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80040a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80040ac:	e7a1      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80040ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80040b2:	e79e      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CC_ERR;
 80040b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040b8:	e79b      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80040ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80040be:	e798      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80040c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040c4:	e795      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80040c6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040ca:	e792      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80040cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80040d0:	e78f      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80040d2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80040d6:	e78c      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_RESET;
 80040d8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040dc:	e789      	b.n	8003ff2 <SDMMC_GetCmdResp1+0x2a>
 80040de:	bf00      	nop
 80040e0:	2000000c 	.word	0x2000000c
 80040e4:	fdffe008 	.word	0xfdffe008

080040e8 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 80040e8:	680b      	ldr	r3, [r1, #0]
{
 80040ea:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 80040ec:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 80040ee:	684b      	ldr	r3, [r1, #4]
 80040f0:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80040f2:	68cc      	ldr	r4, [r1, #12]
 80040f4:	688b      	ldr	r3, [r1, #8]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80040f6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80040f8:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 80040fa:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
 80040fc:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 80040fe:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8004100:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004102:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8004106:	4313      	orrs	r3, r2
 8004108:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 800410a:	2000      	movs	r0, #0
 800410c:	bd10      	pop	{r4, pc}

0800410e <SDMMC_CmdBlockLength>:
{
 800410e:	b530      	push	{r4, r5, lr}
 8004110:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004112:	2340      	movs	r3, #64	; 0x40
 8004114:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004116:	2300      	movs	r3, #0
{
 8004118:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800411a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800411c:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800411e:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004120:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004122:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004126:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004128:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800412a:	f7ff ff2f 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800412e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004132:	4621      	mov	r1, r4
 8004134:	4628      	mov	r0, r5
 8004136:	f7ff ff47 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 800413a:	b007      	add	sp, #28
 800413c:	bd30      	pop	{r4, r5, pc}

0800413e <SDMMC_CmdReadSingleBlock>:
{
 800413e:	b530      	push	{r4, r5, lr}
 8004140:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004142:	2340      	movs	r3, #64	; 0x40
 8004144:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004146:	2300      	movs	r3, #0
{
 8004148:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800414a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800414c:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800414e:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004150:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004152:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004156:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004158:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800415a:	f7ff ff17 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800415e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004162:	4621      	mov	r1, r4
 8004164:	4628      	mov	r0, r5
 8004166:	f7ff ff2f 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 800416a:	b007      	add	sp, #28
 800416c:	bd30      	pop	{r4, r5, pc}

0800416e <SDMMC_CmdReadMultiBlock>:
{
 800416e:	b530      	push	{r4, r5, lr}
 8004170:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004172:	2340      	movs	r3, #64	; 0x40
 8004174:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004176:	2300      	movs	r3, #0
{
 8004178:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800417a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800417c:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800417e:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004180:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004182:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004186:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004188:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800418a:	f7ff feff 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800418e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004192:	4621      	mov	r1, r4
 8004194:	4628      	mov	r0, r5
 8004196:	f7ff ff17 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 800419a:	b007      	add	sp, #28
 800419c:	bd30      	pop	{r4, r5, pc}

0800419e <SDMMC_CmdWriteSingleBlock>:
{
 800419e:	b530      	push	{r4, r5, lr}
 80041a0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80041a2:	2340      	movs	r3, #64	; 0x40
 80041a4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80041a6:	2300      	movs	r3, #0
{
 80041a8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80041aa:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80041ac:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80041ae:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80041b0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80041b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041b6:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80041b8:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80041ba:	f7ff fee7 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80041be:	f241 3288 	movw	r2, #5000	; 0x1388
 80041c2:	4621      	mov	r1, r4
 80041c4:	4628      	mov	r0, r5
 80041c6:	f7ff feff 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 80041ca:	b007      	add	sp, #28
 80041cc:	bd30      	pop	{r4, r5, pc}

080041ce <SDMMC_CmdWriteMultiBlock>:
{
 80041ce:	b530      	push	{r4, r5, lr}
 80041d0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80041d2:	2340      	movs	r3, #64	; 0x40
 80041d4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80041d6:	2300      	movs	r3, #0
{
 80041d8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80041da:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80041dc:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80041de:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80041e0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80041e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041e6:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80041e8:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80041ea:	f7ff fecf 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80041ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f2:	4621      	mov	r1, r4
 80041f4:	4628      	mov	r0, r5
 80041f6:	f7ff fee7 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 80041fa:	b007      	add	sp, #28
 80041fc:	bd30      	pop	{r4, r5, pc}
	...

08004200 <SDMMC_CmdStopTransfer>:
{
 8004200:	b530      	push	{r4, r5, lr}
 8004202:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 8004204:	2300      	movs	r3, #0
{
 8004206:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8004208:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800420a:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800420c:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800420e:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004210:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004212:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004216:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004218:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800421a:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800421c:	f7ff feb6 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8004220:	4a03      	ldr	r2, [pc, #12]	; (8004230 <SDMMC_CmdStopTransfer+0x30>)
 8004222:	4621      	mov	r1, r4
 8004224:	4628      	mov	r0, r5
 8004226:	f7ff fecf 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 800422a:	b007      	add	sp, #28
 800422c:	bd30      	pop	{r4, r5, pc}
 800422e:	bf00      	nop
 8004230:	05f5e100 	.word	0x05f5e100

08004234 <SDMMC_CmdSelDesel>:
{
 8004234:	b530      	push	{r4, r5, lr}
 8004236:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004238:	2340      	movs	r3, #64	; 0x40
 800423a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800423c:	2300      	movs	r3, #0
{
 800423e:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004240:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004242:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004244:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004246:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800424a:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800424c:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800424e:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004250:	f7ff fe9c 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8004254:	f241 3288 	movw	r2, #5000	; 0x1388
 8004258:	4621      	mov	r1, r4
 800425a:	4628      	mov	r0, r5
 800425c:	f7ff feb4 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 8004260:	b007      	add	sp, #28
 8004262:	bd30      	pop	{r4, r5, pc}

08004264 <SDMMC_CmdGoIdleState>:
{
 8004264:	b510      	push	{r4, lr}
 8004266:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 8004268:	2300      	movs	r3, #0
 800426a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800426c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800426e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004270:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004272:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004274:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004278:	9305      	str	r3, [sp, #20]
{
 800427a:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800427c:	f7ff fe86 	bl	8003f8c <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004280:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <SDMMC_CmdGoIdleState+0x4c>)
 8004282:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	fbb3 f2f2 	udiv	r2, r3, r2
 800428c:	f241 3388 	movw	r3, #5000	; 0x1388
 8004290:	4353      	muls	r3, r2
    if (count-- == 0U)
 8004292:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004296:	d308      	bcc.n	80042aa <SDMMC_CmdGoIdleState+0x46>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8004298:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800429a:	0612      	lsls	r2, r2, #24
 800429c:	d5f9      	bpl.n	8004292 <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800429e:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80042a2:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 80042a4:	2000      	movs	r0, #0
}
 80042a6:	b006      	add	sp, #24
 80042a8:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 80042aa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 80042ae:	e7fa      	b.n	80042a6 <SDMMC_CmdGoIdleState+0x42>
 80042b0:	2000000c 	.word	0x2000000c

080042b4 <SDMMC_CmdOperCond>:
{
 80042b4:	b510      	push	{r4, lr}
 80042b6:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80042b8:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80042bc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80042be:	2308      	movs	r3, #8
 80042c0:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80042c2:	2340      	movs	r3, #64	; 0x40
 80042c4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80042c6:	2300      	movs	r3, #0
 80042c8:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80042ca:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80042cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042d0:	9305      	str	r3, [sp, #20]
{
 80042d2:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80042d4:	f7ff fe5a 	bl	8003f8c <SDIO_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80042d8:	4b11      	ldr	r3, [pc, #68]	; (8004320 <SDMMC_CmdOperCond+0x6c>)
 80042da:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80042e4:	f241 3388 	movw	r3, #5000	; 0x1388
 80042e8:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80042ea:	f113 33ff 	adds.w	r3, r3, #4294967295
 80042ee:	d314      	bcc.n	800431a <SDMMC_CmdOperCond+0x66>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80042f0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80042f2:	f012 0f45 	tst.w	r2, #69	; 0x45
 80042f6:	d0f8      	beq.n	80042ea <SDMMC_CmdOperCond+0x36>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80042f8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80042fa:	f012 0204 	ands.w	r2, r2, #4
 80042fe:	d004      	beq.n	800430a <SDMMC_CmdOperCond+0x56>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004300:	2340      	movs	r3, #64	; 0x40
 8004302:	63a3      	str	r3, [r4, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004304:	2004      	movs	r0, #4
}
 8004306:	b006      	add	sp, #24
 8004308:	bd10      	pop	{r4, pc}
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800430a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800430c:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8004310:	d0f9      	beq.n	8004306 <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004312:	2340      	movs	r3, #64	; 0x40
 8004314:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004316:	4610      	mov	r0, r2
 8004318:	e7f5      	b.n	8004306 <SDMMC_CmdOperCond+0x52>
      return SDMMC_ERROR_TIMEOUT;
 800431a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800431e:	e7f2      	b.n	8004306 <SDMMC_CmdOperCond+0x52>
 8004320:	2000000c 	.word	0x2000000c

08004324 <SDMMC_CmdAppCommand>:
{
 8004324:	b530      	push	{r4, r5, lr}
 8004326:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004328:	2340      	movs	r3, #64	; 0x40
 800432a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800432c:	2300      	movs	r3, #0
{
 800432e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004330:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004332:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004334:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004336:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004338:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800433c:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800433e:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004340:	f7ff fe24 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8004344:	f241 3288 	movw	r2, #5000	; 0x1388
 8004348:	4621      	mov	r1, r4
 800434a:	4628      	mov	r0, r5
 800434c:	f7ff fe3c 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 8004350:	b007      	add	sp, #28
 8004352:	bd30      	pop	{r4, r5, pc}

08004354 <SDMMC_CmdAppOperCommand>:
{
 8004354:	b510      	push	{r4, lr}
 8004356:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8004358:	2329      	movs	r3, #41	; 0x29
 800435a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 800435c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004360:	2340      	movs	r3, #64	; 0x40
 8004362:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8004364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004368:	2300      	movs	r3, #0
{
 800436a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 800436c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800436e:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004370:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004372:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004376:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004378:	f7ff fe08 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800437c:	4620      	mov	r0, r4
 800437e:	f7ff fdb9 	bl	8003ef4 <SDMMC_GetCmdResp3>
}
 8004382:	b006      	add	sp, #24
 8004384:	bd10      	pop	{r4, pc}

08004386 <SDMMC_CmdSendSCR>:
{
 8004386:	b530      	push	{r4, r5, lr}
 8004388:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 800438a:	2300      	movs	r3, #0
{
 800438c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 800438e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8004390:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004392:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004394:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004396:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004398:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800439c:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800439e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80043a0:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80043a2:	f7ff fdf3 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80043a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80043aa:	4621      	mov	r1, r4
 80043ac:	4628      	mov	r0, r5
 80043ae:	f7ff fe0b 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 80043b2:	b007      	add	sp, #28
 80043b4:	bd30      	pop	{r4, r5, pc}

080043b6 <SDMMC_CmdSendCID>:
{
 80043b6:	b510      	push	{r4, lr}
 80043b8:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 80043ba:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80043bc:	2202      	movs	r2, #2
{
 80043be:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80043c0:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80043c2:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80043c4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80043c6:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80043c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80043cc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80043ce:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80043d0:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80043d2:	f7ff fddb 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80043d6:	4620      	mov	r0, r4
 80043d8:	f7ff fd66 	bl	8003ea8 <SDMMC_GetCmdResp2>
}
 80043dc:	b006      	add	sp, #24
 80043de:	bd10      	pop	{r4, pc}

080043e0 <SDMMC_CmdSendCSD>:
{
 80043e0:	b510      	push	{r4, lr}
 80043e2:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80043e4:	2309      	movs	r3, #9
 80043e6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80043e8:	23c0      	movs	r3, #192	; 0xc0
 80043ea:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80043ec:	2300      	movs	r3, #0
{
 80043ee:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80043f0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80043f2:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80043f4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80043f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043fa:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80043fc:	f7ff fdc6 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8004400:	4620      	mov	r0, r4
 8004402:	f7ff fd51 	bl	8003ea8 <SDMMC_GetCmdResp2>
}
 8004406:	b006      	add	sp, #24
 8004408:	bd10      	pop	{r4, pc}
	...

0800440c <SDMMC_CmdSetRelAdd>:
{
 800440c:	b530      	push	{r4, r5, lr}
 800440e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 8004410:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004412:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0U;
 8004414:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004416:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004418:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800441a:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800441c:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 8004420:	460d      	mov	r5, r1
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004422:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004424:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004426:	9305      	str	r3, [sp, #20]
{
 8004428:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800442a:	f7ff fdaf 	bl	8003f8c <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800442e:	4b20      	ldr	r3, [pc, #128]	; (80044b0 <SDMMC_CmdSetRelAdd+0xa4>)
 8004430:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	fbb3 f2f2 	udiv	r2, r3, r2
 800443a:	f241 3388 	movw	r3, #5000	; 0x1388
 800443e:	4353      	muls	r3, r2
    if (count-- == 0U)
 8004440:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004444:	d32b      	bcc.n	800449e <SDMMC_CmdSetRelAdd+0x92>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004446:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004448:	f012 0f45 	tst.w	r2, #69	; 0x45
 800444c:	d0f8      	beq.n	8004440 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800444e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004450:	075a      	lsls	r2, r3, #29
 8004452:	d503      	bpl.n	800445c <SDMMC_CmdSetRelAdd+0x50>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004454:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004456:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8004458:	b007      	add	sp, #28
 800445a:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800445c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800445e:	f011 0101 	ands.w	r1, r1, #1
 8004462:	d001      	beq.n	8004468 <SDMMC_CmdSetRelAdd+0x5c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004464:	2001      	movs	r0, #1
 8004466:	e7f6      	b.n	8004456 <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDIOx->RESPCMD);
 8004468:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800446a:	b2db      	uxtb	r3, r3
 800446c:	2b03      	cmp	r3, #3
 800446e:	d119      	bne.n	80044a4 <SDMMC_CmdSetRelAdd+0x98>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004470:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8004474:	63a3      	str	r3, [r4, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004476:	4620      	mov	r0, r4
 8004478:	f7ff fd9b 	bl	8003fb2 <SDIO_GetResponse>
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800447c:	f410 4360 	ands.w	r3, r0, #57344	; 0xe000
 8004480:	d103      	bne.n	800448a <SDMMC_CmdSetRelAdd+0x7e>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004482:	0c00      	lsrs	r0, r0, #16
 8004484:	8028      	strh	r0, [r5, #0]
    return SDMMC_ERROR_NONE;
 8004486:	4618      	mov	r0, r3
 8004488:	e7e6      	b.n	8004458 <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800448a:	0443      	lsls	r3, r0, #17
 800448c:	d40c      	bmi.n	80044a8 <SDMMC_CmdSetRelAdd+0x9c>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800448e:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8004492:	bf14      	ite	ne
 8004494:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8004498:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800449c:	e7dc      	b.n	8004458 <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 800449e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80044a2:	e7d9      	b.n	8004458 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80044a4:	2001      	movs	r0, #1
 80044a6:	e7d7      	b.n	8004458 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80044a8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80044ac:	e7d4      	b.n	8004458 <SDMMC_CmdSetRelAdd+0x4c>
 80044ae:	bf00      	nop
 80044b0:	2000000c 	.word	0x2000000c

080044b4 <SDMMC_CmdSendStatus>:
{
 80044b4:	b530      	push	{r4, r5, lr}
 80044b6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80044b8:	2340      	movs	r3, #64	; 0x40
 80044ba:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80044bc:	2300      	movs	r3, #0
{
 80044be:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80044c0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80044c2:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80044c4:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80044c6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80044c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044cc:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80044ce:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80044d0:	f7ff fd5c 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80044d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d8:	4621      	mov	r1, r4
 80044da:	4628      	mov	r0, r5
 80044dc:	f7ff fd74 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 80044e0:	b007      	add	sp, #28
 80044e2:	bd30      	pop	{r4, r5, pc}

080044e4 <SDMMC_CmdSwitch>:
{
 80044e4:	b530      	push	{r4, r5, lr}
 80044e6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80044e8:	2340      	movs	r3, #64	; 0x40
 80044ea:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80044ec:	2300      	movs	r3, #0
{
 80044ee:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 80044f0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80044f2:	2406      	movs	r4, #6
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80044f4:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80044f6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80044f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044fc:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80044fe:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004500:	f7ff fd44 	bl	8003f8c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SWITCH, SDIO_CMDTIMEOUT);
 8004504:	f241 3288 	movw	r2, #5000	; 0x1388
 8004508:	4621      	mov	r1, r4
 800450a:	4628      	mov	r0, r5
 800450c:	f7ff fd5c 	bl	8003fc8 <SDMMC_GetCmdResp1>
}
 8004510:	b007      	add	sp, #28
 8004512:	bd30      	pop	{r4, r5, pc}

08004514 <SDMMC_CmdBusWidth>:
 8004514:	f7ff bfe6 	b.w	80044e4 <SDMMC_CmdSwitch>

08004518 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004518:	4b03      	ldr	r3, [pc, #12]	; (8004528 <disk_status+0x10>)
 800451a:	181a      	adds	r2, r3, r0
 800451c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004520:	7a10      	ldrb	r0, [r2, #8]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	4718      	bx	r3
 8004528:	20000424 	.word	0x20000424

0800452c <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800452c:	4b06      	ldr	r3, [pc, #24]	; (8004548 <disk_initialize+0x1c>)
 800452e:	5c1a      	ldrb	r2, [r3, r0]
 8004530:	b942      	cbnz	r2, 8004544 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8004532:	2201      	movs	r2, #1
 8004534:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004536:	181a      	adds	r2, r3, r0
 8004538:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800453c:	7a10      	ldrb	r0, [r2, #8]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4718      	bx	r3
  }
  return stat;
}
 8004544:	2000      	movs	r0, #0
 8004546:	4770      	bx	lr
 8004548:	20000424 	.word	0x20000424

0800454c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800454c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800454e:	4c05      	ldr	r4, [pc, #20]	; (8004564 <disk_read+0x18>)
 8004550:	1825      	adds	r5, r4, r0
 8004552:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8004556:	6860      	ldr	r0, [r4, #4]
 8004558:	6884      	ldr	r4, [r0, #8]
 800455a:	7a28      	ldrb	r0, [r5, #8]
 800455c:	46a4      	mov	ip, r4
  return res;
}
 800455e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004560:	4760      	bx	ip
 8004562:	bf00      	nop
 8004564:	20000424 	.word	0x20000424

08004568 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004568:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800456a:	4c05      	ldr	r4, [pc, #20]	; (8004580 <disk_write+0x18>)
 800456c:	1825      	adds	r5, r4, r0
 800456e:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8004572:	6860      	ldr	r0, [r4, #4]
 8004574:	68c4      	ldr	r4, [r0, #12]
 8004576:	7a28      	ldrb	r0, [r5, #8]
 8004578:	46a4      	mov	ip, r4
  return res;
}
 800457a:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800457c:	4760      	bx	ip
 800457e:	bf00      	nop
 8004580:	20000424 	.word	0x20000424

08004584 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8004584:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8004586:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8004588:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 800458a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 800458e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004592:	4770      	bx	lr

08004594 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8004594:	0a0b      	lsrs	r3, r1, #8
 8004596:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004598:	7043      	strb	r3, [r0, #1]
 800459a:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800459c:	0e09      	lsrs	r1, r1, #24
 800459e:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 80045a0:	70c1      	strb	r1, [r0, #3]
 80045a2:	4770      	bx	lr

080045a4 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80045a4:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 80045a6:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 80045aa:	4290      	cmp	r0, r2
 80045ac:	d1fb      	bne.n	80045a6 <mem_set+0x2>
}
 80045ae:	4770      	bx	lr

080045b0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80045b0:	4b15      	ldr	r3, [pc, #84]	; (8004608 <chk_lock+0x58>)
 80045b2:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80045b4:	2500      	movs	r5, #0
 80045b6:	462a      	mov	r2, r5
 80045b8:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 80045ba:	681e      	ldr	r6, [r3, #0]
 80045bc:	b1a6      	cbz	r6, 80045e8 <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80045be:	6807      	ldr	r7, [r0, #0]
 80045c0:	42be      	cmp	r6, r7
 80045c2:	d112      	bne.n	80045ea <chk_lock+0x3a>
 80045c4:	685f      	ldr	r7, [r3, #4]
 80045c6:	6886      	ldr	r6, [r0, #8]
 80045c8:	42b7      	cmp	r7, r6
 80045ca:	d10e      	bne.n	80045ea <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 80045cc:	689f      	ldr	r7, [r3, #8]
 80045ce:	6946      	ldr	r6, [r0, #20]
 80045d0:	42b7      	cmp	r7, r6
 80045d2:	d10a      	bne.n	80045ea <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80045d4:	b9b1      	cbnz	r1, 8004604 <chk_lock+0x54>
 80045d6:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 80045da:	8993      	ldrh	r3, [r2, #12]
 80045dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045e0:	bf14      	ite	ne
 80045e2:	2000      	movne	r0, #0
 80045e4:	2010      	moveq	r0, #16
 80045e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 80045e8:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80045ea:	3201      	adds	r2, #1
 80045ec:	2a02      	cmp	r2, #2
 80045ee:	f103 0310 	add.w	r3, r3, #16
 80045f2:	d1e2      	bne.n	80045ba <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80045f4:	b10d      	cbz	r5, 80045fa <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80045f6:	2000      	movs	r0, #0
 80045f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80045fa:	2902      	cmp	r1, #2
 80045fc:	bf0c      	ite	eq
 80045fe:	2000      	moveq	r0, #0
 8004600:	2012      	movne	r0, #18
 8004602:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004604:	2010      	movs	r0, #16
 8004606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004608:	20000200 	.word	0x20000200

0800460c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800460c:	4a1c      	ldr	r2, [pc, #112]	; (8004680 <inc_lock+0x74>)
 800460e:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8004610:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004612:	2300      	movs	r3, #0
 8004614:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 8004616:	6814      	ldr	r4, [r2, #0]
 8004618:	42ac      	cmp	r4, r5
 800461a:	d107      	bne.n	800462c <inc_lock+0x20>
 800461c:	6857      	ldr	r7, [r2, #4]
 800461e:	6884      	ldr	r4, [r0, #8]
 8004620:	42a7      	cmp	r7, r4
 8004622:	d103      	bne.n	800462c <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 8004624:	6897      	ldr	r7, [r2, #8]
 8004626:	6944      	ldr	r4, [r0, #20]
 8004628:	42a7      	cmp	r7, r4
 800462a:	d01d      	beq.n	8004668 <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800462c:	3301      	adds	r3, #1
 800462e:	2b02      	cmp	r3, #2
 8004630:	f102 0210 	add.w	r2, r2, #16
 8004634:	d1ef      	bne.n	8004616 <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004636:	6833      	ldr	r3, [r6, #0]
 8004638:	b113      	cbz	r3, 8004640 <inc_lock+0x34>
 800463a:	6933      	ldr	r3, [r6, #16]
 800463c:	b9eb      	cbnz	r3, 800467a <inc_lock+0x6e>
 800463e:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 8004640:	011c      	lsls	r4, r3, #4
 8004642:	1932      	adds	r2, r6, r4
 8004644:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 8004646:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 8004648:	6940      	ldr	r0, [r0, #20]
 800464a:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 800464c:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 800464e:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 8004650:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004652:	b979      	cbnz	r1, 8004674 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004654:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8004658:	8992      	ldrh	r2, [r2, #12]
 800465a:	3201      	adds	r2, #1
 800465c:	b292      	uxth	r2, r2
 800465e:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 8004662:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004664:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 8004666:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004668:	2900      	cmp	r1, #0
 800466a:	d0f3      	beq.n	8004654 <inc_lock+0x48>
 800466c:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8004670:	8992      	ldrh	r2, [r2, #12]
 8004672:	b912      	cbnz	r2, 800467a <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004674:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004678:	e7f1      	b.n	800465e <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800467a:	2000      	movs	r0, #0
 800467c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800467e:	bf00      	nop
 8004680:	20000200 	.word	0x20000200

08004684 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004684:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 8004686:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004688:	3b02      	subs	r3, #2
 800468a:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 800468c:	bf3d      	ittte	cc
 800468e:	8943      	ldrhcc	r3, [r0, #10]
 8004690:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8004692:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004696:	2000      	movcs	r0, #0
}
 8004698:	4770      	bx	lr

0800469a <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800469a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800469c:	6802      	ldr	r2, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800469e:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80046a0:	0a49      	lsrs	r1, r1, #9
 80046a2:	8952      	ldrh	r2, [r2, #10]
 80046a4:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80046a8:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80046aa:	b130      	cbz	r0, 80046ba <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 80046ac:	4281      	cmp	r1, r0
 80046ae:	d302      	bcc.n	80046b6 <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 80046b0:	1a09      	subs	r1, r1, r0
 80046b2:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80046b4:	e7f8      	b.n	80046a8 <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 80046b6:	6858      	ldr	r0, [r3, #4]
 80046b8:	4408      	add	r0, r1
}
 80046ba:	4770      	bx	lr

080046bc <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80046bc:	4602      	mov	r2, r0
 80046be:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
 80046c2:	2000      	movs	r0, #0
	UINT n = 11;

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80046c4:	01c3      	lsls	r3, r0, #7
 80046c6:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
 80046ca:	f812 0b01 	ldrb.w	r0, [r2], #1
 80046ce:	fa50 f383 	uxtab	r3, r0, r3
	} while (--n);
 80046d2:	428a      	cmp	r2, r1
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80046d4:	b2d8      	uxtb	r0, r3
	} while (--n);
 80046d6:	d1f5      	bne.n	80046c4 <sum_sfn+0x8>
	return sum;
}
 80046d8:	4770      	bx	lr

080046da <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80046da:	6802      	ldr	r2, [r0, #0]
{
 80046dc:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 80046de:	b152      	cbz	r2, 80046f6 <get_ldnumber+0x1c>
 80046e0:	4611      	mov	r1, r2
 80046e2:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80046e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046e8:	2c1f      	cmp	r4, #31
 80046ea:	d90c      	bls.n	8004706 <get_ldnumber+0x2c>
 80046ec:	2c3a      	cmp	r4, #58	; 0x3a
 80046ee:	d1f8      	bne.n	80046e2 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 80046f0:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80046f2:	428b      	cmp	r3, r1
 80046f4:	d002      	beq.n	80046fc <get_ldnumber+0x22>
	int vol = -1;
 80046f6:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 80046fa:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80046fc:	7812      	ldrb	r2, [r2, #0]
 80046fe:	2a30      	cmp	r2, #48	; 0x30
 8004700:	d1f9      	bne.n	80046f6 <get_ldnumber+0x1c>
					*path = ++tt;
 8004702:	3301      	adds	r3, #1
 8004704:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 8004706:	2000      	movs	r0, #0
 8004708:	bd10      	pop	{r4, pc}

0800470a <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800470a:	b538      	push	{r3, r4, r5, lr}
 800470c:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 800470e:	4604      	mov	r4, r0
 8004710:	b918      	cbnz	r0, 800471a <validate+0x10>
		*fs = 0;
 8004712:	2300      	movs	r3, #0
 8004714:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 8004716:	2009      	movs	r0, #9
 8004718:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 800471a:	6803      	ldr	r3, [r0, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0f8      	beq.n	8004712 <validate+0x8>
 8004720:	781a      	ldrb	r2, [r3, #0]
 8004722:	2a00      	cmp	r2, #0
 8004724:	d0f5      	beq.n	8004712 <validate+0x8>
 8004726:	88d9      	ldrh	r1, [r3, #6]
 8004728:	8882      	ldrh	r2, [r0, #4]
 800472a:	4291      	cmp	r1, r2
 800472c:	d1f1      	bne.n	8004712 <validate+0x8>
 800472e:	7858      	ldrb	r0, [r3, #1]
 8004730:	f7ff fef2 	bl	8004518 <disk_status>
 8004734:	f010 0001 	ands.w	r0, r0, #1
 8004738:	d1eb      	bne.n	8004712 <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 800473e:	bd38      	pop	{r3, r4, r5, pc}

08004740 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8004740:	3801      	subs	r0, #1
 8004742:	440a      	add	r2, r1
			*d++ = *s++;
 8004744:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004748:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 800474c:	4291      	cmp	r1, r2
 800474e:	d1f9      	bne.n	8004744 <mem_cpy.part.0+0x4>
}
 8004750:	4770      	bx	lr

08004752 <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 8004752:	7eca      	ldrb	r2, [r1, #27]
 8004754:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 8004756:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 8004758:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 800475c:	bf01      	itttt	eq
 800475e:	7d48      	ldrbeq	r0, [r1, #21]
 8004760:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8004762:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8004766:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 800476a:	4618      	mov	r0, r3
 800476c:	4770      	bx	lr

0800476e <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 800476e:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8004772:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8004774:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8004776:	7803      	ldrb	r3, [r0, #0]
 8004778:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800477a:	bf01      	itttt	eq
 800477c:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800477e:	750a      	strbeq	r2, [r1, #20]
 8004780:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8004782:	754a      	strbeq	r2, [r1, #21]
 8004784:	4770      	bx	lr

08004786 <sync_window.part.3>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8004786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8004788:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800478a:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 800478e:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004790:	2301      	movs	r3, #1
 8004792:	462a      	mov	r2, r5
 8004794:	4639      	mov	r1, r7
 8004796:	7840      	ldrb	r0, [r0, #1]
 8004798:	f7ff fee6 	bl	8004568 <disk_write>
 800479c:	b9a0      	cbnz	r0, 80047c8 <sync_window.part.3+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800479e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047a0:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 80047a2:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80047a4:	1aeb      	subs	r3, r5, r3
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d301      	bcc.n	80047ae <sync_window.part.3+0x28>
	FRESULT res = FR_OK;
 80047aa:	2000      	movs	r0, #0
 80047ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80047ae:	78a6      	ldrb	r6, [r4, #2]
 80047b0:	2e01      	cmp	r6, #1
 80047b2:	d9fa      	bls.n	80047aa <sync_window.part.3+0x24>
					wsect += fs->fsize;
 80047b4:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 80047b6:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 80047b8:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80047ba:	462a      	mov	r2, r5
 80047bc:	2301      	movs	r3, #1
 80047be:	4639      	mov	r1, r7
 80047c0:	f7ff fed2 	bl	8004568 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80047c4:	3e01      	subs	r6, #1
 80047c6:	e7f3      	b.n	80047b0 <sync_window.part.3+0x2a>
			res = FR_DISK_ERR;
 80047c8:	2001      	movs	r0, #1
}
 80047ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080047cc <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80047cc:	78c3      	ldrb	r3, [r0, #3]
 80047ce:	b10b      	cbz	r3, 80047d4 <sync_window+0x8>
 80047d0:	f7ff bfd9 	b.w	8004786 <sync_window.part.3>
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	4770      	bx	lr

080047d8 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 80047d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80047da:	428b      	cmp	r3, r1
{
 80047dc:	b570      	push	{r4, r5, r6, lr}
 80047de:	4606      	mov	r6, r0
 80047e0:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 80047e2:	d012      	beq.n	800480a <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 80047e4:	f7ff fff2 	bl	80047cc <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 80047e8:	4604      	mov	r4, r0
 80047ea:	b960      	cbnz	r0, 8004806 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80047ec:	462a      	mov	r2, r5
 80047ee:	2301      	movs	r3, #1
 80047f0:	f106 0134 	add.w	r1, r6, #52	; 0x34
 80047f4:	7870      	ldrb	r0, [r6, #1]
 80047f6:	f7ff fea9 	bl	800454c <disk_read>
 80047fa:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 80047fc:	bf1c      	itt	ne
 80047fe:	f04f 35ff 	movne.w	r5, #4294967295
 8004802:	2401      	movne	r4, #1
			fs->winsect = sector;
 8004804:	6335      	str	r5, [r6, #48]	; 0x30
}
 8004806:	4620      	mov	r0, r4
 8004808:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 800480a:	2400      	movs	r4, #0
 800480c:	e7fb      	b.n	8004806 <move_window+0x2e>
	...

08004810 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8004810:	2300      	movs	r3, #0
{
 8004812:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8004814:	70c3      	strb	r3, [r0, #3]
 8004816:	f04f 33ff 	mov.w	r3, #4294967295
 800481a:	6303      	str	r3, [r0, #48]	; 0x30
{
 800481c:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800481e:	f7ff ffdb 	bl	80047d8 <move_window>
 8004822:	bb30      	cbnz	r0, 8004872 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8004824:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8004828:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 800482c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8004830:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004834:	4293      	cmp	r3, r2
 8004836:	d11e      	bne.n	8004876 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8004838:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800483c:	2be9      	cmp	r3, #233	; 0xe9
 800483e:	d005      	beq.n	800484c <check_fs+0x3c>
 8004840:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004842:	4a10      	ldr	r2, [pc, #64]	; (8004884 <check_fs+0x74>)
 8004844:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8004848:	4293      	cmp	r3, r2
 800484a:	d116      	bne.n	800487a <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800484c:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8004850:	f7ff fe98 	bl	8004584 <ld_dword>
 8004854:	4b0c      	ldr	r3, [pc, #48]	; (8004888 <check_fs+0x78>)
 8004856:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800485a:	4298      	cmp	r0, r3
 800485c:	d00f      	beq.n	800487e <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800485e:	f104 0086 	add.w	r0, r4, #134	; 0x86
 8004862:	f7ff fe8f 	bl	8004584 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8004866:	4b09      	ldr	r3, [pc, #36]	; (800488c <check_fs+0x7c>)
 8004868:	4298      	cmp	r0, r3
 800486a:	bf14      	ite	ne
 800486c:	2002      	movne	r0, #2
 800486e:	2000      	moveq	r0, #0
 8004870:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8004872:	2004      	movs	r0, #4
 8004874:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8004876:	2003      	movs	r0, #3
 8004878:	bd10      	pop	{r4, pc}
	return 2;
 800487a:	2002      	movs	r0, #2
 800487c:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800487e:	2000      	movs	r0, #0
}
 8004880:	bd10      	pop	{r4, pc}
 8004882:	bf00      	nop
 8004884:	009000eb 	.word	0x009000eb
 8004888:	00544146 	.word	0x00544146
 800488c:	33544146 	.word	0x33544146

08004890 <find_volume>:
{
 8004890:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*rfs = 0;
 8004894:	2300      	movs	r3, #0
{
 8004896:	b085      	sub	sp, #20
	*rfs = 0;
 8004898:	600b      	str	r3, [r1, #0]
{
 800489a:	460f      	mov	r7, r1
 800489c:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 800489e:	f7ff ff1c 	bl	80046da <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80048a2:	1e06      	subs	r6, r0, #0
 80048a4:	f2c0 8142 	blt.w	8004b2c <find_volume+0x29c>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80048a8:	4ba4      	ldr	r3, [pc, #656]	; (8004b3c <find_volume+0x2ac>)
 80048aa:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80048ae:	2c00      	cmp	r4, #0
 80048b0:	f000 813e 	beq.w	8004b30 <find_volume+0x2a0>
	*rfs = fs;							/* Return pointer to the file system object */
 80048b4:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80048b6:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80048b8:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 80048bc:	b173      	cbz	r3, 80048dc <find_volume+0x4c>
		stat = disk_status(fs->drv);
 80048be:	7860      	ldrb	r0, [r4, #1]
 80048c0:	f7ff fe2a 	bl	8004518 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80048c4:	07c1      	lsls	r1, r0, #31
 80048c6:	d409      	bmi.n	80048dc <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80048c8:	2d00      	cmp	r5, #0
 80048ca:	f000 8133 	beq.w	8004b34 <find_volume+0x2a4>
 80048ce:	f010 0004 	ands.w	r0, r0, #4
 80048d2:	d000      	beq.n	80048d6 <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 80048d4:	200a      	movs	r0, #10
}
 80048d6:	b005      	add	sp, #20
 80048d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 80048dc:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80048de:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 80048e0:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80048e2:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80048e4:	f7ff fe22 	bl	800452c <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80048e8:	07c2      	lsls	r2, r0, #31
 80048ea:	f100 8125 	bmi.w	8004b38 <find_volume+0x2a8>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80048ee:	b10d      	cbz	r5, 80048f4 <find_volume+0x64>
 80048f0:	0743      	lsls	r3, r0, #29
 80048f2:	d4ef      	bmi.n	80048d4 <find_volume+0x44>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80048f4:	2100      	movs	r1, #0
 80048f6:	4620      	mov	r0, r4
 80048f8:	f7ff ff8a 	bl	8004810 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80048fc:	2802      	cmp	r0, #2
 80048fe:	f040 80f9 	bne.w	8004af4 <find_volume+0x264>
 8004902:	f504 75fd 	add.w	r5, r4, #506	; 0x1fa
 8004906:	2100      	movs	r1, #0
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8004908:	f815 0c04 	ldrb.w	r0, [r5, #-4]
 800490c:	b110      	cbz	r0, 8004914 <find_volume+0x84>
 800490e:	4628      	mov	r0, r5
 8004910:	f7ff fe38 	bl	8004584 <ld_dword>
 8004914:	f84d 0021 	str.w	r0, [sp, r1, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8004918:	3101      	adds	r1, #1
 800491a:	2904      	cmp	r1, #4
 800491c:	f105 0510 	add.w	r5, r5, #16
 8004920:	d1f2      	bne.n	8004908 <find_volume+0x78>
 8004922:	2500      	movs	r5, #0
			bsect = br[i];
 8004924:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004928:	2e00      	cmp	r6, #0
 800492a:	f000 80da 	beq.w	8004ae2 <find_volume+0x252>
 800492e:	4631      	mov	r1, r6
 8004930:	4620      	mov	r0, r4
 8004932:	f7ff ff6d 	bl	8004810 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004936:	2801      	cmp	r0, #1
 8004938:	f200 80d4 	bhi.w	8004ae4 <find_volume+0x254>
	rv = rv << 8 | ptr[0];
 800493c:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8004940:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8004944:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8004948:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800494c:	f040 80d6 	bne.w	8004afc <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 8004950:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8004954:	f894 504a 	ldrb.w	r5, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8004958:	ea55 2503 	orrs.w	r5, r5, r3, lsl #8
 800495c:	d104      	bne.n	8004968 <find_volume+0xd8>
 800495e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004962:	f7ff fe0f 	bl	8004584 <ld_dword>
 8004966:	4605      	mov	r5, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8004968:	f894 9044 	ldrb.w	r9, [r4, #68]	; 0x44
		fs->fsize = fasize;
 800496c:	61e5      	str	r5, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800496e:	f109 33ff 	add.w	r3, r9, #4294967295
 8004972:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8004974:	f884 9002 	strb.w	r9, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8004978:	f200 80c0 	bhi.w	8004afc <find_volume+0x26c>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800497c:	f894 7041 	ldrb.w	r7, [r4, #65]	; 0x41
 8004980:	b2bb      	uxth	r3, r7
 8004982:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 80b9 	beq.w	8004afc <find_volume+0x26c>
 800498a:	1e7b      	subs	r3, r7, #1
 800498c:	423b      	tst	r3, r7
 800498e:	f040 80b5 	bne.w	8004afc <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 8004992:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004996:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 800499a:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800499e:	f018 0f0f 	tst.w	r8, #15
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80049a2:	f8a4 8008 	strh.w	r8, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80049a6:	f040 80a9 	bne.w	8004afc <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 80049aa:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 80049ae:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80049b2:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 80049b6:	d103      	bne.n	80049c0 <find_volume+0x130>
 80049b8:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80049bc:	f7ff fde2 	bl	8004584 <ld_dword>
	rv = rv << 8 | ptr[0];
 80049c0:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80049c4:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80049c8:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 80049cc:	f000 8096 	beq.w	8004afc <find_volume+0x26c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80049d0:	fb05 f309 	mul.w	r3, r5, r9
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80049d4:	eb02 1e18 	add.w	lr, r2, r8, lsr #4
 80049d8:	449e      	add	lr, r3
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80049da:	4570      	cmp	r0, lr
 80049dc:	f0c0 808e 	bcc.w	8004afc <find_volume+0x26c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80049e0:	eba0 010e 	sub.w	r1, r0, lr
 80049e4:	fbb1 f1f7 	udiv	r1, r1, r7
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80049e8:	2900      	cmp	r1, #0
 80049ea:	f000 8087 	beq.w	8004afc <find_volume+0x26c>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80049ee:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 80049f2:	4281      	cmp	r1, r0
 80049f4:	f200 8086 	bhi.w	8004b04 <find_volume+0x274>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80049f8:	f640 77f5 	movw	r7, #4085	; 0xff5
 80049fc:	42b9      	cmp	r1, r7
 80049fe:	bf8c      	ite	hi
 8004a00:	2702      	movhi	r7, #2
 8004a02:	2701      	movls	r7, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8004a04:	3102      	adds	r1, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8004a06:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8004a08:	eb06 000e 	add.w	r0, r6, lr
		if (fmt == FS_FAT32) {
 8004a0c:	2f03      	cmp	r7, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8004a0e:	61a1      	str	r1, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8004a10:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8004a12:	6262      	str	r2, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8004a14:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8004a16:	d177      	bne.n	8004b08 <find_volume+0x278>
	rv = rv << 8 | ptr[0];
 8004a18:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 8004a1c:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8004a20:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8004a24:	d16a      	bne.n	8004afc <find_volume+0x26c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8004a26:	f1b8 0f00 	cmp.w	r8, #0
 8004a2a:	d167      	bne.n	8004afc <find_volume+0x26c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8004a2c:	f104 0060 	add.w	r0, r4, #96	; 0x60
 8004a30:	f7ff fda8 	bl	8004584 <ld_dword>
 8004a34:	62a0      	str	r0, [r4, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8004a36:	0089      	lsls	r1, r1, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8004a38:	f201 11ff 	addw	r1, r1, #511	; 0x1ff
 8004a3c:	ebb5 2f51 	cmp.w	r5, r1, lsr #9
 8004a40:	d35c      	bcc.n	8004afc <find_volume+0x26c>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8004a42:	f04f 33ff 	mov.w	r3, #4294967295
 8004a46:	6163      	str	r3, [r4, #20]
 8004a48:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8004a4a:	2f03      	cmp	r7, #3
		fs->fsi_flag = 0x80;
 8004a4c:	f04f 0380 	mov.w	r3, #128	; 0x80
 8004a50:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8004a52:	d12f      	bne.n	8004ab4 <find_volume+0x224>
	rv = rv << 8 | ptr[0];
 8004a54:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 8004a58:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 8004a5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d127      	bne.n	8004ab4 <find_volume+0x224>
			&& move_window(fs, bsect + 1) == FR_OK)
 8004a64:	1c71      	adds	r1, r6, #1
 8004a66:	4620      	mov	r0, r4
 8004a68:	f7ff feb6 	bl	80047d8 <move_window>
 8004a6c:	bb10      	cbnz	r0, 8004ab4 <find_volume+0x224>
	rv = rv << 8 | ptr[0];
 8004a6e:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8004a72:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 8004a76:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8004a78:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004a7c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d117      	bne.n	8004ab4 <find_volume+0x224>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8004a84:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8004a88:	f7ff fd7c 	bl	8004584 <ld_dword>
 8004a8c:	4b2c      	ldr	r3, [pc, #176]	; (8004b40 <find_volume+0x2b0>)
 8004a8e:	4298      	cmp	r0, r3
 8004a90:	d110      	bne.n	8004ab4 <find_volume+0x224>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8004a92:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8004a96:	f7ff fd75 	bl	8004584 <ld_dword>
 8004a9a:	4b2a      	ldr	r3, [pc, #168]	; (8004b44 <find_volume+0x2b4>)
 8004a9c:	4298      	cmp	r0, r3
 8004a9e:	d109      	bne.n	8004ab4 <find_volume+0x224>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8004aa0:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8004aa4:	f7ff fd6e 	bl	8004584 <ld_dword>
 8004aa8:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8004aaa:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8004aae:	f7ff fd69 	bl	8004584 <ld_dword>
 8004ab2:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8004ab4:	4a24      	ldr	r2, [pc, #144]	; (8004b48 <find_volume+0x2b8>)
	fs->fs_type = fmt;		/* FAT sub-type */
 8004ab6:	7027      	strb	r7, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8004ab8:	8813      	ldrh	r3, [r2, #0]
 8004aba:	3301      	adds	r3, #1
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	8013      	strh	r3, [r2, #0]
 8004ac0:	80e3      	strh	r3, [r4, #6]
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8004ac2:	4b22      	ldr	r3, [pc, #136]	; (8004b4c <find_volume+0x2bc>)
 8004ac4:	60e3      	str	r3, [r4, #12]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004ac6:	4b22      	ldr	r3, [pc, #136]	; (8004b50 <find_volume+0x2c0>)
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	4294      	cmp	r4, r2
 8004acc:	bf04      	itt	eq
 8004ace:	2200      	moveq	r2, #0
 8004ad0:	601a      	streq	r2, [r3, #0]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	4294      	cmp	r4, r2
 8004ad6:	f04f 0000 	mov.w	r0, #0
 8004ada:	f47f aefc 	bne.w	80048d6 <find_volume+0x46>
 8004ade:	6118      	str	r0, [r3, #16]
 8004ae0:	e6f9      	b.n	80048d6 <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004ae2:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004ae4:	3501      	adds	r5, #1
 8004ae6:	2d04      	cmp	r5, #4
 8004ae8:	f47f af1c 	bne.w	8004924 <find_volume+0x94>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004aec:	2804      	cmp	r0, #4
 8004aee:	d105      	bne.n	8004afc <find_volume+0x26c>
 8004af0:	2001      	movs	r0, #1
 8004af2:	e6f0      	b.n	80048d6 <find_volume+0x46>
 8004af4:	2804      	cmp	r0, #4
 8004af6:	d0fb      	beq.n	8004af0 <find_volume+0x260>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8004af8:	2801      	cmp	r0, #1
 8004afa:	d901      	bls.n	8004b00 <find_volume+0x270>
 8004afc:	200d      	movs	r0, #13
 8004afe:	e6ea      	b.n	80048d6 <find_volume+0x46>
	bsect = 0;
 8004b00:	2600      	movs	r6, #0
 8004b02:	e71b      	b.n	800493c <find_volume+0xac>
		fmt = FS_FAT32;
 8004b04:	2703      	movs	r7, #3
 8004b06:	e77d      	b.n	8004a04 <find_volume+0x174>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8004b08:	f1b8 0f00 	cmp.w	r8, #0
 8004b0c:	d0f6      	beq.n	8004afc <find_volume+0x26c>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004b0e:	2f02      	cmp	r7, #2
 8004b10:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8004b14:	bf18      	it	ne
 8004b16:	1840      	addne	r0, r0, r1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004b18:	4413      	add	r3, r2
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004b1a:	bf18      	it	ne
 8004b1c:	f001 0101 	andne.w	r1, r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004b20:	62a3      	str	r3, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004b22:	bf0c      	ite	eq
 8004b24:	4601      	moveq	r1, r0
 8004b26:	eb01 0150 	addne.w	r1, r1, r0, lsr #1
 8004b2a:	e785      	b.n	8004a38 <find_volume+0x1a8>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004b2c:	200b      	movs	r0, #11
 8004b2e:	e6d2      	b.n	80048d6 <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004b30:	200c      	movs	r0, #12
 8004b32:	e6d0      	b.n	80048d6 <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8004b34:	4628      	mov	r0, r5
 8004b36:	e6ce      	b.n	80048d6 <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004b38:	2003      	movs	r0, #3
 8004b3a:	e6cc      	b.n	80048d6 <find_volume+0x46>
 8004b3c:	200001fc 	.word	0x200001fc
 8004b40:	41615252 	.word	0x41615252
 8004b44:	61417272 	.word	0x61417272
 8004b48:	20000220 	.word	0x20000220
 8004b4c:	20000222 	.word	0x20000222
 8004b50:	20000200 	.word	0x20000200

08004b54 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004b54:	2901      	cmp	r1, #1
{
 8004b56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b5a:	4605      	mov	r5, r0
 8004b5c:	460c      	mov	r4, r1
 8004b5e:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004b60:	d972      	bls.n	8004c48 <put_fat+0xf4>
 8004b62:	6983      	ldr	r3, [r0, #24]
 8004b64:	4299      	cmp	r1, r3
 8004b66:	d26f      	bcs.n	8004c48 <put_fat+0xf4>
		switch (fs->fs_type) {
 8004b68:	7803      	ldrb	r3, [r0, #0]
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d03f      	beq.n	8004bee <put_fat+0x9a>
 8004b6e:	2b03      	cmp	r3, #3
 8004b70:	d050      	beq.n	8004c14 <put_fat+0xc0>
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d168      	bne.n	8004c48 <put_fat+0xf4>
			bc = (UINT)clst; bc += bc / 2;
 8004b76:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004b7a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004b7c:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8004b80:	f7ff fe2a 	bl	80047d8 <move_window>
 8004b84:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 8004b86:	bb38      	cbnz	r0, 8004bd8 <put_fat+0x84>
			p = fs->win + bc++ % SS(fs);
 8004b88:	f105 0934 	add.w	r9, r5, #52	; 0x34
 8004b8c:	f108 0a01 	add.w	sl, r8, #1
 8004b90:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004b94:	f014 0401 	ands.w	r4, r4, #1
 8004b98:	bf1f      	itttt	ne
 8004b9a:	f819 3008 	ldrbne.w	r3, [r9, r8]
 8004b9e:	f003 020f 	andne.w	r2, r3, #15
 8004ba2:	013b      	lslne	r3, r7, #4
 8004ba4:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8004ba8:	bf14      	ite	ne
 8004baa:	4313      	orrne	r3, r2
 8004bac:	b2fb      	uxtbeq	r3, r7
 8004bae:	f809 3008 	strb.w	r3, [r9, r8]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004bb2:	6a69      	ldr	r1, [r5, #36]	; 0x24
			fs->wflag = 1;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	70eb      	strb	r3, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004bb8:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 8004bbc:	4628      	mov	r0, r5
 8004bbe:	f7ff fe0b 	bl	80047d8 <move_window>
			if (res != FR_OK) break;
 8004bc2:	4606      	mov	r6, r0
 8004bc4:	b940      	cbnz	r0, 8004bd8 <put_fat+0x84>
			p = fs->win + bc % SS(fs);
 8004bc6:	f3ca 0a08 	ubfx	sl, sl, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004bca:	b144      	cbz	r4, 8004bde <put_fat+0x8a>
 8004bcc:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8004bd0:	f809 700a 	strb.w	r7, [r9, sl]
			fs->wflag = 1;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	70eb      	strb	r3, [r5, #3]
}
 8004bd8:	4630      	mov	r0, r6
 8004bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004bde:	f819 300a 	ldrb.w	r3, [r9, sl]
 8004be2:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8004be6:	f023 030f 	bic.w	r3, r3, #15
 8004bea:	431f      	orrs	r7, r3
 8004bec:	e7f0      	b.n	8004bd0 <put_fat+0x7c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004bee:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004bf0:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8004bf4:	f7ff fdf0 	bl	80047d8 <move_window>
			if (res != FR_OK) break;
 8004bf8:	4606      	mov	r6, r0
 8004bfa:	2800      	cmp	r0, #0
 8004bfc:	d1ec      	bne.n	8004bd8 <put_fat+0x84>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8004bfe:	0064      	lsls	r4, r4, #1
 8004c00:	f105 0334 	add.w	r3, r5, #52	; 0x34
 8004c04:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8004c08:	191a      	adds	r2, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 8004c0a:	551f      	strb	r7, [r3, r4]
 8004c0c:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 8004c10:	7057      	strb	r7, [r2, #1]
 8004c12:	e7df      	b.n	8004bd4 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004c14:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004c16:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8004c1a:	f7ff fddd 	bl	80047d8 <move_window>
			if (res != FR_OK) break;
 8004c1e:	4606      	mov	r6, r0
 8004c20:	2800      	cmp	r0, #0
 8004c22:	d1d9      	bne.n	8004bd8 <put_fat+0x84>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8004c24:	00a4      	lsls	r4, r4, #2
 8004c26:	f105 0334 	add.w	r3, r5, #52	; 0x34
 8004c2a:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8004c2e:	441c      	add	r4, r3
 8004c30:	4620      	mov	r0, r4
 8004c32:	f7ff fca7 	bl	8004584 <ld_dword>
 8004c36:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 8004c3a:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8004c3e:	4339      	orrs	r1, r7
 8004c40:	4620      	mov	r0, r4
 8004c42:	f7ff fca7 	bl	8004594 <st_dword>
 8004c46:	e7c5      	b.n	8004bd4 <put_fat+0x80>
	FRESULT res = FR_INT_ERR;
 8004c48:	2602      	movs	r6, #2
 8004c4a:	e7c5      	b.n	8004bd8 <put_fat+0x84>

08004c4c <get_fat.isra.7>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004c4c:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 8004c4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c50:	4605      	mov	r5, r0
 8004c52:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004c54:	d952      	bls.n	8004cfc <get_fat.isra.7+0xb0>
 8004c56:	6983      	ldr	r3, [r0, #24]
 8004c58:	4299      	cmp	r1, r3
 8004c5a:	d24f      	bcs.n	8004cfc <get_fat.isra.7+0xb0>
		switch (fs->fs_type) {
 8004c5c:	7803      	ldrb	r3, [r0, #0]
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d029      	beq.n	8004cb6 <get_fat.isra.7+0x6a>
 8004c62:	2b03      	cmp	r3, #3
 8004c64:	d038      	beq.n	8004cd8 <get_fat.isra.7+0x8c>
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d148      	bne.n	8004cfc <get_fat.isra.7+0xb0>
			bc = (UINT)clst; bc += bc / 2;
 8004c6a:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004c6e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004c70:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 8004c74:	f7ff fdb0 	bl	80047d8 <move_window>
 8004c78:	b110      	cbz	r0, 8004c80 <get_fat.isra.7+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8004c80:	1c77      	adds	r7, r6, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004c82:	6a69      	ldr	r1, [r5, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 8004c84:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8004c88:	442e      	add	r6, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004c8a:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8004c8e:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 8004c90:	f896 6034 	ldrb.w	r6, [r6, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004c94:	f7ff fda0 	bl	80047d8 <move_window>
 8004c98:	2800      	cmp	r0, #0
 8004c9a:	d1ee      	bne.n	8004c7a <get_fat.isra.7+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004c9c:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8004ca0:	443d      	add	r5, r7
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004ca2:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8004ca4:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 8004ca8:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004cac:	bf4c      	ite	mi
 8004cae:	0900      	lsrmi	r0, r0, #4
 8004cb0:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8004cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004cb6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004cb8:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8004cbc:	f7ff fd8c 	bl	80047d8 <move_window>
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	d1da      	bne.n	8004c7a <get_fat.isra.7+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004cc4:	0064      	lsls	r4, r4, #1
 8004cc6:	3534      	adds	r5, #52	; 0x34
 8004cc8:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8004ccc:	192b      	adds	r3, r5, r4
	rv = rv << 8 | ptr[0];
 8004cce:	5d28      	ldrb	r0, [r5, r4]
 8004cd0:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004cd2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004cd8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004cda:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8004cde:	f7ff fd7b 	bl	80047d8 <move_window>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	d1c9      	bne.n	8004c7a <get_fat.isra.7+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8004ce6:	00a4      	lsls	r4, r4, #2
 8004ce8:	f105 0034 	add.w	r0, r5, #52	; 0x34
 8004cec:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8004cf0:	4420      	add	r0, r4
 8004cf2:	f7ff fc47 	bl	8004584 <ld_dword>
 8004cf6:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8004cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 8004cfc:	2001      	movs	r0, #1
}
 8004cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004d00 <dir_sdi>:
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8004d00:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
{
 8004d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d06:	4606      	mov	r6, r0
 8004d08:	460d      	mov	r5, r1
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8004d0a:	d301      	bcc.n	8004d10 <dir_sdi+0x10>
		return FR_INT_ERR;
 8004d0c:	2002      	movs	r0, #2
 8004d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8004d10:	06ca      	lsls	r2, r1, #27
 8004d12:	d1fb      	bne.n	8004d0c <dir_sdi+0xc>
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8004d14:	6882      	ldr	r2, [r0, #8]
	FATFS *fs = dp->obj.fs;
 8004d16:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 8004d18:	6171      	str	r1, [r6, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004d1a:	b9c2      	cbnz	r2, 8004d4e <dir_sdi+0x4e>
 8004d1c:	7823      	ldrb	r3, [r4, #0]
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d901      	bls.n	8004d26 <dir_sdi+0x26>
		clst = fs->dirbase;
 8004d22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004d24:	b9a3      	cbnz	r3, 8004d50 <dir_sdi+0x50>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8004d26:	8923      	ldrh	r3, [r4, #8]
 8004d28:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 8004d2c:	d9ee      	bls.n	8004d0c <dir_sdi+0xc>
		dp->sect = fs->dirbase;
 8004d2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004d30:	61f3      	str	r3, [r6, #28]
	if (!dp->sect) return FR_INT_ERR;
 8004d32:	69f3      	ldr	r3, [r6, #28]
	dp->clust = clst;					/* Current cluster# */
 8004d34:	61b2      	str	r2, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d0e8      	beq.n	8004d0c <dir_sdi+0xc>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8004d3a:	eb03 2355 	add.w	r3, r3, r5, lsr #9
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004d3e:	3434      	adds	r4, #52	; 0x34
 8004d40:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8004d44:	442c      	add	r4, r5
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8004d46:	61f3      	str	r3, [r6, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004d48:	6234      	str	r4, [r6, #32]
	return FR_OK;
 8004d4a:	2000      	movs	r0, #0
 8004d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d4e:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004d50:	8967      	ldrh	r7, [r4, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004d52:	461a      	mov	r2, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004d54:	027f      	lsls	r7, r7, #9
		while (ofs >= csz) {				/* Follow cluster chain */
 8004d56:	42bd      	cmp	r5, r7
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004d58:	4611      	mov	r1, r2
		while (ofs >= csz) {				/* Follow cluster chain */
 8004d5a:	d204      	bcs.n	8004d66 <dir_sdi+0x66>
		dp->sect = clust2sect(fs, clst);
 8004d5c:	4620      	mov	r0, r4
 8004d5e:	f7ff fc91 	bl	8004684 <clust2sect>
 8004d62:	61f0      	str	r0, [r6, #28]
 8004d64:	e7e5      	b.n	8004d32 <dir_sdi+0x32>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004d66:	6830      	ldr	r0, [r6, #0]
 8004d68:	f7ff ff70 	bl	8004c4c <get_fat.isra.7>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004d6c:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004d6e:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004d70:	d006      	beq.n	8004d80 <dir_sdi+0x80>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8004d72:	2801      	cmp	r0, #1
 8004d74:	d9ca      	bls.n	8004d0c <dir_sdi+0xc>
 8004d76:	69a3      	ldr	r3, [r4, #24]
 8004d78:	4298      	cmp	r0, r3
 8004d7a:	d2c7      	bcs.n	8004d0c <dir_sdi+0xc>
			ofs -= csz;
 8004d7c:	1bed      	subs	r5, r5, r7
 8004d7e:	e7ea      	b.n	8004d56 <dir_sdi+0x56>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004d80:	2001      	movs	r0, #1
}
 8004d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004d84 <create_chain>:
{
 8004d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d88:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 8004d8a:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8004d8c:	460f      	mov	r7, r1
 8004d8e:	b971      	cbnz	r1, 8004dae <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8004d90:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004d92:	b1f6      	cbz	r6, 8004dd2 <create_chain+0x4e>
 8004d94:	69ab      	ldr	r3, [r5, #24]
 8004d96:	429e      	cmp	r6, r3
 8004d98:	bf28      	it	cs
 8004d9a:	2601      	movcs	r6, #1
 8004d9c:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004d9e:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 8004da0:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004da2:	429c      	cmp	r4, r3
 8004da4:	d318      	bcc.n	8004dd8 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8004da6:	2e01      	cmp	r6, #1
 8004da8:	d815      	bhi.n	8004dd6 <create_chain+0x52>
 8004daa:	2400      	movs	r4, #0
 8004dac:	e009      	b.n	8004dc2 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004dae:	4628      	mov	r0, r5
 8004db0:	f7ff ff4c 	bl	8004c4c <get_fat.isra.7>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8004db4:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004db6:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8004db8:	d937      	bls.n	8004e2a <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8004dba:	1c43      	adds	r3, r0, #1
 8004dbc:	d104      	bne.n	8004dc8 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004dbe:	f04f 34ff 	mov.w	r4, #4294967295
}
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8004dc8:	69ab      	ldr	r3, [r5, #24]
 8004dca:	4298      	cmp	r0, r3
 8004dcc:	d3f9      	bcc.n	8004dc2 <create_chain+0x3e>
 8004dce:	463e      	mov	r6, r7
 8004dd0:	e7e4      	b.n	8004d9c <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004dd2:	2601      	movs	r6, #1
 8004dd4:	e7e2      	b.n	8004d9c <create_chain+0x18>
				ncl = 2;
 8004dd6:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8004dd8:	4621      	mov	r1, r4
 8004dda:	f8d8 0000 	ldr.w	r0, [r8]
 8004dde:	f7ff ff35 	bl	8004c4c <get_fat.isra.7>
			if (cs == 0) break;				/* Found a free cluster */
 8004de2:	b130      	cbz	r0, 8004df2 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8004de4:	2801      	cmp	r0, #1
 8004de6:	d020      	beq.n	8004e2a <create_chain+0xa6>
 8004de8:	3001      	adds	r0, #1
 8004dea:	d0e8      	beq.n	8004dbe <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8004dec:	42b4      	cmp	r4, r6
 8004dee:	d1d6      	bne.n	8004d9e <create_chain+0x1a>
 8004df0:	e7db      	b.n	8004daa <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8004df2:	f04f 32ff 	mov.w	r2, #4294967295
 8004df6:	4621      	mov	r1, r4
 8004df8:	4628      	mov	r0, r5
 8004dfa:	f7ff feab 	bl	8004b54 <put_fat>
		if (res == FR_OK && clst != 0) {
 8004dfe:	b990      	cbnz	r0, 8004e26 <create_chain+0xa2>
 8004e00:	b957      	cbnz	r7, 8004e18 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004e02:	69aa      	ldr	r2, [r5, #24]
 8004e04:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8004e06:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004e08:	3a02      	subs	r2, #2
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d90f      	bls.n	8004e2e <create_chain+0xaa>
		fs->fsi_flag |= 1;
 8004e0e:	792b      	ldrb	r3, [r5, #4]
 8004e10:	f043 0301 	orr.w	r3, r3, #1
 8004e14:	712b      	strb	r3, [r5, #4]
 8004e16:	e7d4      	b.n	8004dc2 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8004e18:	4622      	mov	r2, r4
 8004e1a:	4639      	mov	r1, r7
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	f7ff fe99 	bl	8004b54 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8004e22:	2800      	cmp	r0, #0
 8004e24:	d0ed      	beq.n	8004e02 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004e26:	2801      	cmp	r0, #1
 8004e28:	d0c9      	beq.n	8004dbe <create_chain+0x3a>
 8004e2a:	2401      	movs	r4, #1
 8004e2c:	e7c9      	b.n	8004dc2 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	616b      	str	r3, [r5, #20]
 8004e32:	e7ec      	b.n	8004e0e <create_chain+0x8a>

08004e34 <remove_chain>:
{
 8004e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e36:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004e38:	2d01      	cmp	r5, #1
{
 8004e3a:	4607      	mov	r7, r0
 8004e3c:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004e3e:	d801      	bhi.n	8004e44 <remove_chain+0x10>
 8004e40:	2002      	movs	r0, #2
 8004e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8004e44:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004e46:	69a3      	ldr	r3, [r4, #24]
 8004e48:	429d      	cmp	r5, r3
 8004e4a:	d2f9      	bcs.n	8004e40 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8004e4c:	b12a      	cbz	r2, 8004e5a <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8004e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e52:	4620      	mov	r0, r4
 8004e54:	f7ff fe7e 	bl	8004b54 <put_fat>
		if (res != FR_OK) return res;
 8004e58:	bb08      	cbnz	r0, 8004e9e <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8004e5a:	4629      	mov	r1, r5
 8004e5c:	6838      	ldr	r0, [r7, #0]
 8004e5e:	f7ff fef5 	bl	8004c4c <get_fat.isra.7>
		if (nxt == 0) break;				/* Empty cluster? */
 8004e62:	4606      	mov	r6, r0
 8004e64:	b908      	cbnz	r0, 8004e6a <remove_chain+0x36>
	return FR_OK;
 8004e66:	2000      	movs	r0, #0
 8004e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8004e6a:	2801      	cmp	r0, #1
 8004e6c:	d0e8      	beq.n	8004e40 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8004e6e:	1c43      	adds	r3, r0, #1
 8004e70:	d014      	beq.n	8004e9c <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8004e72:	2200      	movs	r2, #0
 8004e74:	4629      	mov	r1, r5
 8004e76:	4620      	mov	r0, r4
 8004e78:	f7ff fe6c 	bl	8004b54 <put_fat>
			if (res != FR_OK) return res;
 8004e7c:	b978      	cbnz	r0, 8004e9e <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8004e7e:	69a2      	ldr	r2, [r4, #24]
 8004e80:	6963      	ldr	r3, [r4, #20]
 8004e82:	1e91      	subs	r1, r2, #2
 8004e84:	428b      	cmp	r3, r1
 8004e86:	d205      	bcs.n	8004e94 <remove_chain+0x60>
			fs->free_clst++;
 8004e88:	3301      	adds	r3, #1
 8004e8a:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 8004e8c:	7923      	ldrb	r3, [r4, #4]
 8004e8e:	f043 0301 	orr.w	r3, r3, #1
 8004e92:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8004e94:	4296      	cmp	r6, r2
 8004e96:	4635      	mov	r5, r6
 8004e98:	d3df      	bcc.n	8004e5a <remove_chain+0x26>
 8004e9a:	e7e4      	b.n	8004e66 <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8004e9c:	2001      	movs	r0, #1
}
 8004e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004ea0 <dir_next>:
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004ea0:	69c3      	ldr	r3, [r0, #28]
{
 8004ea2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea6:	4605      	mov	r5, r0
 8004ea8:	460f      	mov	r7, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004eaa:	b1ab      	cbz	r3, 8004ed8 <dir_next+0x38>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8004eac:	6942      	ldr	r2, [r0, #20]
 8004eae:	f102 0820 	add.w	r8, r2, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004eb2:	f5b8 1f00 	cmp.w	r8, #2097152	; 0x200000
 8004eb6:	d20f      	bcs.n	8004ed8 <dir_next+0x38>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8004eb8:	f3c8 0908 	ubfx	r9, r8, #0, #9
	FATFS *fs = dp->obj.fs;
 8004ebc:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8004ebe:	f1b9 0f00 	cmp.w	r9, #0
 8004ec2:	d14f      	bne.n	8004f64 <dir_next+0xc4>
		if (!dp->clust) {		/* Static table */
 8004ec4:	6981      	ldr	r1, [r0, #24]
		dp->sect++;				/* Next sector */
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8004eca:	b941      	cbnz	r1, 8004ede <dir_next+0x3e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8004ecc:	8923      	ldrh	r3, [r4, #8]
 8004ece:	ebb3 1f58 	cmp.w	r3, r8, lsr #5
 8004ed2:	d847      	bhi.n	8004f64 <dir_next+0xc4>
				dp->sect = 0; return FR_NO_FILE;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004ed8:	2004      	movs	r0, #4
 8004eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8004ede:	8963      	ldrh	r3, [r4, #10]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	ea13 2358 	ands.w	r3, r3, r8, lsr #9
 8004ee6:	d13d      	bne.n	8004f64 <dir_next+0xc4>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8004ee8:	4620      	mov	r0, r4
 8004eea:	f7ff feaf 	bl	8004c4c <get_fat.isra.7>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004eee:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8004ef0:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004ef2:	d802      	bhi.n	8004efa <dir_next+0x5a>
 8004ef4:	2002      	movs	r0, #2
 8004ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8004efa:	1c42      	adds	r2, r0, #1
 8004efc:	d102      	bne.n	8004f04 <dir_next+0x64>
 8004efe:	2001      	movs	r0, #1
 8004f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8004f04:	69a3      	ldr	r3, [r4, #24]
 8004f06:	4298      	cmp	r0, r3
 8004f08:	d326      	bcc.n	8004f58 <dir_next+0xb8>
					if (!stretch) {								/* If no stretch, report EOT */
 8004f0a:	2f00      	cmp	r7, #0
 8004f0c:	d0e2      	beq.n	8004ed4 <dir_next+0x34>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8004f0e:	69a9      	ldr	r1, [r5, #24]
 8004f10:	4628      	mov	r0, r5
 8004f12:	f7ff ff37 	bl	8004d84 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004f16:	4606      	mov	r6, r0
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	d037      	beq.n	8004f8c <dir_next+0xec>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8004f1c:	2801      	cmp	r0, #1
 8004f1e:	d0e9      	beq.n	8004ef4 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004f20:	1c43      	adds	r3, r0, #1
 8004f22:	d0ec      	beq.n	8004efe <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8004f24:	4620      	mov	r0, r4
 8004f26:	f7ff fc51 	bl	80047cc <sync_window>
 8004f2a:	4607      	mov	r7, r0
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	d1e6      	bne.n	8004efe <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8004f30:	4601      	mov	r1, r0
 8004f32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f36:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8004f3a:	f7ff fb33 	bl	80045a4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004f3e:	4631      	mov	r1, r6
 8004f40:	4620      	mov	r0, r4
 8004f42:	f7ff fb9f 	bl	8004684 <clust2sect>
						fs->wflag = 1;
 8004f46:	f04f 0a01 	mov.w	sl, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004f4a:	6320      	str	r0, [r4, #48]	; 0x30
 8004f4c:	8963      	ldrh	r3, [r4, #10]
 8004f4e:	429f      	cmp	r7, r3
 8004f50:	d310      	bcc.n	8004f74 <dir_next+0xd4>
					fs->winsect -= n;							/* Restore window offset */
 8004f52:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f54:	1bdf      	subs	r7, r3, r7
 8004f56:	6327      	str	r7, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8004f58:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8004f5a:	4631      	mov	r1, r6
 8004f5c:	4620      	mov	r0, r4
 8004f5e:	f7ff fb91 	bl	8004684 <clust2sect>
 8004f62:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004f64:	3434      	adds	r4, #52	; 0x34
 8004f66:	444c      	add	r4, r9
	dp->dptr = ofs;						/* Current entry */
 8004f68:	f8c5 8014 	str.w	r8, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004f6c:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8004f6e:	2000      	movs	r0, #0
 8004f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						fs->wflag = 1;
 8004f74:	f884 a003 	strb.w	sl, [r4, #3]
 8004f78:	4620      	mov	r0, r4
 8004f7a:	f7ff fc04 	bl	8004786 <sync_window.part.3>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	d1bd      	bne.n	8004efe <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004f82:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f84:	3301      	adds	r3, #1
 8004f86:	3701      	adds	r7, #1
 8004f88:	6323      	str	r3, [r4, #48]	; 0x30
 8004f8a:	e7df      	b.n	8004f4c <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004f8c:	2007      	movs	r0, #7
}
 8004f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08004f94 <dir_find>:
{
 8004f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004f98:	2100      	movs	r1, #0
{
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8004f9e:	f8d0 a000 	ldr.w	sl, [r0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004fa2:	f7ff fead 	bl	8004d00 <dir_sdi>
	if (res != FR_OK) return res;
 8004fa6:	4680      	mov	r8, r0
 8004fa8:	2800      	cmp	r0, #0
 8004faa:	f040 809e 	bne.w	80050ea <dir_find+0x156>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8004fae:	f04f 33ff 	mov.w	r3, #4294967295
 8004fb2:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8004fb6:	632b      	str	r3, [r5, #48]	; 0x30
 8004fb8:	464e      	mov	r6, r9
		res = move_window(fs, dp->sect);
 8004fba:	69e9      	ldr	r1, [r5, #28]
 8004fbc:	4650      	mov	r0, sl
 8004fbe:	f7ff fc0b 	bl	80047d8 <move_window>
		if (res != FR_OK) break;
 8004fc2:	4680      	mov	r8, r0
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	f040 8090 	bne.w	80050ea <dir_find+0x156>
		c = dp->dir[DIR_Name];
 8004fca:	6a2c      	ldr	r4, [r5, #32]
 8004fcc:	7827      	ldrb	r7, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004fce:	2f00      	cmp	r7, #0
 8004fd0:	f000 8091 	beq.w	80050f6 <dir_find+0x162>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8004fd4:	7ae2      	ldrb	r2, [r4, #11]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8004fd6:	2fe5      	cmp	r7, #229	; 0xe5
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8004fd8:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 8004fdc:	71ab      	strb	r3, [r5, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8004fde:	d003      	beq.n	8004fe8 <dir_find+0x54>
 8004fe0:	0712      	lsls	r2, r2, #28
 8004fe2:	d505      	bpl.n	8004ff0 <dir_find+0x5c>
 8004fe4:	2b0f      	cmp	r3, #15
 8004fe6:	d005      	beq.n	8004ff4 <dir_find+0x60>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8004fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8004fec:	632b      	str	r3, [r5, #48]	; 0x30
 8004fee:	e057      	b.n	80050a0 <dir_find+0x10c>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8004ff0:	2b0f      	cmp	r3, #15
 8004ff2:	d15e      	bne.n	80050b2 <dir_find+0x11e>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8004ff4:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8004ff8:	0658      	lsls	r0, r3, #25
 8004ffa:	d452      	bmi.n	80050a2 <dir_find+0x10e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8004ffc:	0679      	lsls	r1, r7, #25
 8004ffe:	d547      	bpl.n	8005090 <dir_find+0xfc>
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005000:	696a      	ldr	r2, [r5, #20]
						sum = dp->dir[LDIR_Chksum];
 8005002:	7b63      	ldrb	r3, [r4, #13]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005004:	632a      	str	r2, [r5, #48]	; 0x30
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005006:	f007 07bf 	and.w	r7, r7, #191	; 0xbf
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800500a:	f894 900d 	ldrb.w	r9, [r4, #13]
 800500e:	4599      	cmp	r9, r3
 8005010:	d16f      	bne.n	80050f2 <dir_find+0x15e>
	rv = rv << 8 | ptr[0];
 8005012:	7ee3      	ldrb	r3, [r4, #27]
 8005014:	7ea6      	ldrb	r6, [r4, #26]
 8005016:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800501a:	b236      	sxth	r6, r6
 800501c:	2e00      	cmp	r6, #0
 800501e:	d13f      	bne.n	80050a0 <dir_find+0x10c>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005020:	f894 8000 	ldrb.w	r8, [r4]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005024:	f8da b00c 	ldr.w	fp, [sl, #12]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005028:	f008 083f 	and.w	r8, r8, #63	; 0x3f
 800502c:	f108 33ff 	add.w	r3, r8, #4294967295
 8005030:	f04f 080d 	mov.w	r8, #13
 8005034:	fb08 f803 	mul.w	r8, r8, r3
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005038:	2101      	movs	r1, #1
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800503a:	4b30      	ldr	r3, [pc, #192]	; (80050fc <dir_find+0x168>)
 800503c:	5cf2      	ldrb	r2, [r6, r3]
 800503e:	18a3      	adds	r3, r4, r2
	rv = rv << 8 | ptr[0];
 8005040:	7858      	ldrb	r0, [r3, #1]
 8005042:	5ca3      	ldrb	r3, [r4, r2]
 8005044:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
		if (wc) {
 8005048:	b331      	cbz	r1, 8005098 <dir_find+0x104>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800504a:	f1b8 0ffe 	cmp.w	r8, #254	; 0xfe
 800504e:	d827      	bhi.n	80050a0 <dir_find+0x10c>
 8005050:	4618      	mov	r0, r3
 8005052:	9303      	str	r3, [sp, #12]
 8005054:	f000 fcfc 	bl	8005a50 <ff_wtoupper>
 8005058:	f108 0201 	add.w	r2, r8, #1
 800505c:	9002      	str	r0, [sp, #8]
 800505e:	f83b 0018 	ldrh.w	r0, [fp, r8, lsl #1]
 8005062:	9201      	str	r2, [sp, #4]
 8005064:	f000 fcf4 	bl	8005a50 <ff_wtoupper>
 8005068:	9902      	ldr	r1, [sp, #8]
 800506a:	4281      	cmp	r1, r0
 800506c:	d118      	bne.n	80050a0 <dir_find+0x10c>
	rv = rv << 8 | ptr[0];
 800506e:	9b03      	ldr	r3, [sp, #12]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005070:	9a01      	ldr	r2, [sp, #4]
	rv = rv << 8 | ptr[0];
 8005072:	4619      	mov	r1, r3
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005074:	4690      	mov	r8, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005076:	3601      	adds	r6, #1
 8005078:	2e0d      	cmp	r6, #13
 800507a:	d1de      	bne.n	800503a <dir_find+0xa6>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800507c:	7823      	ldrb	r3, [r4, #0]
 800507e:	065a      	lsls	r2, r3, #25
 8005080:	d503      	bpl.n	800508a <dir_find+0xf6>
 8005082:	b111      	cbz	r1, 800508a <dir_find+0xf6>
 8005084:	f83b 3018 	ldrh.w	r3, [fp, r8, lsl #1]
 8005088:	b953      	cbnz	r3, 80050a0 <dir_find+0x10c>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800508a:	3f01      	subs	r7, #1
 800508c:	b2fe      	uxtb	r6, r7
 800508e:	e008      	b.n	80050a2 <dir_find+0x10e>
 8005090:	42be      	cmp	r6, r7
 8005092:	d105      	bne.n	80050a0 <dir_find+0x10c>
 8005094:	464b      	mov	r3, r9
 8005096:	e7b8      	b.n	800500a <dir_find+0x76>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005098:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800509c:	4293      	cmp	r3, r2
 800509e:	d0ea      	beq.n	8005076 <dir_find+0xe2>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80050a0:	26ff      	movs	r6, #255	; 0xff
		res = dir_next(dp, 0);	/* Next entry */
 80050a2:	2100      	movs	r1, #0
 80050a4:	4628      	mov	r0, r5
 80050a6:	f7ff fefb 	bl	8004ea0 <dir_next>
	} while (res == FR_OK);
 80050aa:	4680      	mov	r8, r0
 80050ac:	2800      	cmp	r0, #0
 80050ae:	d084      	beq.n	8004fba <dir_find+0x26>
 80050b0:	e01b      	b.n	80050ea <dir_find+0x156>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80050b2:	b926      	cbnz	r6, 80050be <dir_find+0x12a>
 80050b4:	4620      	mov	r0, r4
 80050b6:	f7ff fb01 	bl	80046bc <sum_sfn>
 80050ba:	4581      	cmp	r9, r0
 80050bc:	d015      	beq.n	80050ea <dir_find+0x156>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80050be:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 80050c2:	07db      	lsls	r3, r3, #31
 80050c4:	d490      	bmi.n	8004fe8 <dir_find+0x54>
 80050c6:	f104 010b 	add.w	r1, r4, #11
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80050ca:	f105 0224 	add.w	r2, r5, #36	; 0x24
		r = *d++ - *s++;
 80050ce:	f814 3b01 	ldrb.w	r3, [r4], #1
 80050d2:	f812 0b01 	ldrb.w	r0, [r2], #1
	} while (--cnt && r == 0);
 80050d6:	428c      	cmp	r4, r1
		r = *d++ - *s++;
 80050d8:	eba3 0300 	sub.w	r3, r3, r0
	} while (--cnt && r == 0);
 80050dc:	d002      	beq.n	80050e4 <dir_find+0x150>
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d0f5      	beq.n	80050ce <dir_find+0x13a>
 80050e2:	e781      	b.n	8004fe8 <dir_find+0x54>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f47f af7f 	bne.w	8004fe8 <dir_find+0x54>
}
 80050ea:	4640      	mov	r0, r8
 80050ec:	b005      	add	sp, #20
 80050ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050f2:	4699      	mov	r9, r3
 80050f4:	e7d4      	b.n	80050a0 <dir_find+0x10c>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80050f6:	f04f 0804 	mov.w	r8, #4
 80050fa:	e7f6      	b.n	80050ea <dir_find+0x156>
 80050fc:	08009ef0 	.word	0x08009ef0

08005100 <dir_register>:
{
 8005100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005104:	f890 402f 	ldrb.w	r4, [r0, #47]	; 0x2f
 8005108:	f014 04a0 	ands.w	r4, r4, #160	; 0xa0
{
 800510c:	b089      	sub	sp, #36	; 0x24
 800510e:	4605      	mov	r5, r0
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005110:	f040 8084 	bne.w	800521c <dir_register+0x11c>
	FATFS *fs = dp->obj.fs;
 8005114:	6806      	ldr	r6, [r0, #0]
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8005116:	68f2      	ldr	r2, [r6, #12]
 8005118:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d155      	bne.n	80051cc <dir_register+0xcc>
	mem_cpy(sn, dp->fn, 12);
 8005120:	f105 0724 	add.w	r7, r5, #36	; 0x24
 8005124:	220c      	movs	r2, #12
 8005126:	4639      	mov	r1, r7
 8005128:	a805      	add	r0, sp, #20
 800512a:	f7ff fb09 	bl	8004740 <mem_cpy.part.0>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800512e:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8005132:	07db      	lsls	r3, r3, #31
 8005134:	d57b      	bpl.n	800522e <dir_register+0x12e>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8005136:	2340      	movs	r3, #64	; 0x40
				if (sr & 0x10000) sr ^= 0x11021;
 8005138:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8005368 <dir_register+0x268>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800513c:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8005140:	f04f 0901 	mov.w	r9, #1
 8005144:	220b      	movs	r2, #11
 8005146:	a905      	add	r1, sp, #20
 8005148:	4638      	mov	r0, r7
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800514a:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 800514e:	f7ff faf7 	bl	8004740 <mem_cpy.part.0>
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8005152:	f1b9 0f05 	cmp.w	r9, #5
 8005156:	d84e      	bhi.n	80051f6 <dir_register+0xf6>
 8005158:	464b      	mov	r3, r9
		while (*lfn) {	/* Create a CRC */
 800515a:	2207      	movs	r2, #7
		c = (BYTE)((seq % 16) + '0');
 800515c:	f003 000f 	and.w	r0, r3, #15
 8005160:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
 8005164:	2939      	cmp	r1, #57	; 0x39
 8005166:	bf88      	it	hi
 8005168:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
 800516c:	3a01      	subs	r2, #1
 800516e:	a803      	add	r0, sp, #12
 8005170:	4410      	add	r0, r2
	} while (seq);
 8005172:	091b      	lsrs	r3, r3, #4
		ns[i--] = c;
 8005174:	7041      	strb	r1, [r0, #1]
	} while (seq);
 8005176:	d1f1      	bne.n	800515c <dir_register+0x5c>
	ns[i] = '~';
 8005178:	a908      	add	r1, sp, #32
 800517a:	4411      	add	r1, r2
 800517c:	207e      	movs	r0, #126	; 0x7e
 800517e:	f801 0c14 	strb.w	r0, [r1, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005182:	429a      	cmp	r2, r3
 8005184:	d03d      	beq.n	8005202 <dir_register+0x102>
 8005186:	5cf9      	ldrb	r1, [r7, r3]
 8005188:	2920      	cmp	r1, #32
 800518a:	d138      	bne.n	80051fe <dir_register+0xfe>
 800518c:	443b      	add	r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800518e:	2a07      	cmp	r2, #7
 8005190:	bf9b      	ittet	ls
 8005192:	a908      	addls	r1, sp, #32
 8005194:	1889      	addls	r1, r1, r2
 8005196:	2120      	movhi	r1, #32
 8005198:	f811 1c14 	ldrbls.w	r1, [r1, #-20]
 800519c:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
 80051a0:	eba3 0107 	sub.w	r1, r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80051a4:	bf98      	it	ls
 80051a6:	3201      	addls	r2, #1
	} while (j < 8);
 80051a8:	2907      	cmp	r1, #7
 80051aa:	d9f0      	bls.n	800518e <dir_register+0x8e>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80051ac:	4628      	mov	r0, r5
 80051ae:	f7ff fef1 	bl	8004f94 <dir_find>
 80051b2:	4682      	mov	sl, r0
			if (res != FR_OK) break;
 80051b4:	bba8      	cbnz	r0, 8005222 <dir_register+0x122>
		for (n = 1; n < 100; n++) {
 80051b6:	f109 0901 	add.w	r9, r9, #1
 80051ba:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
 80051be:	d1c1      	bne.n	8005144 <dir_register+0x44>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80051c0:	f04f 0a07 	mov.w	sl, #7
}
 80051c4:	4650      	mov	r0, sl
 80051c6:	b009      	add	sp, #36	; 0x24
 80051c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80051cc:	3401      	adds	r4, #1
 80051ce:	e7a3      	b.n	8005118 <dir_register+0x18>
		while (*lfn) {	/* Create a CRC */
 80051d0:	2010      	movs	r0, #16
				sr = (sr << 1) + (wc & 1);
 80051d2:	f002 0e01 	and.w	lr, r2, #1
 80051d6:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
				if (sr & 0x10000) sr ^= 0x11021;
 80051da:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80051de:	bf18      	it	ne
 80051e0:	ea83 0308 	eorne.w	r3, r3, r8
			for (i = 0; i < 16; i++) {
 80051e4:	3801      	subs	r0, #1
				wc >>= 1;
 80051e6:	ea4f 0252 	mov.w	r2, r2, lsr #1
			for (i = 0; i < 16; i++) {
 80051ea:	d1f2      	bne.n	80051d2 <dir_register+0xd2>
		while (*lfn) {	/* Create a CRC */
 80051ec:	f831 2f02 	ldrh.w	r2, [r1, #2]!
 80051f0:	2a00      	cmp	r2, #0
 80051f2:	d1ed      	bne.n	80051d0 <dir_register+0xd0>
 80051f4:	e7b1      	b.n	800515a <dir_register+0x5a>
 80051f6:	f1aa 0102 	sub.w	r1, sl, #2
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80051fa:	464b      	mov	r3, r9
 80051fc:	e7f6      	b.n	80051ec <dir_register+0xec>
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80051fe:	3301      	adds	r3, #1
 8005200:	e7bf      	b.n	8005182 <dir_register+0x82>
 8005202:	4613      	mov	r3, r2
 8005204:	e7c2      	b.n	800518c <dir_register+0x8c>
				n = 0;					/* Not a blank entry. Restart to search */
 8005206:	4680      	mov	r8, r0
			res = dir_next(dp, 1);
 8005208:	2101      	movs	r1, #1
 800520a:	4628      	mov	r0, r5
 800520c:	f7ff fe48 	bl	8004ea0 <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005210:	4682      	mov	sl, r0
 8005212:	b310      	cbz	r0, 800525a <dir_register+0x15a>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005214:	f1ba 0f04 	cmp.w	sl, #4
 8005218:	d0d2      	beq.n	80051c0 <dir_register+0xc0>
 800521a:	e7d3      	b.n	80051c4 <dir_register+0xc4>
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800521c:	f04f 0a06 	mov.w	sl, #6
 8005220:	e7d0      	b.n	80051c4 <dir_register+0xc4>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8005222:	2804      	cmp	r0, #4
 8005224:	d1ce      	bne.n	80051c4 <dir_register+0xc4>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8005226:	f89d 301f 	ldrb.w	r3, [sp, #31]
 800522a:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800522e:	f89d 301f 	ldrb.w	r3, [sp, #31]
	FATFS *fs = dp->obj.fs;
 8005232:	f8d5 9000 	ldr.w	r9, [r5]
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005236:	079b      	lsls	r3, r3, #30
 8005238:	bf48      	it	mi
 800523a:	340c      	addmi	r4, #12
	res = dir_sdi(dp, 0);
 800523c:	f04f 0100 	mov.w	r1, #0
 8005240:	4628      	mov	r0, r5
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005242:	bf49      	itett	mi
 8005244:	230d      	movmi	r3, #13
 8005246:	2401      	movpl	r4, #1
 8005248:	fbb4 f4f3 	udivmi	r4, r4, r3
 800524c:	3401      	addmi	r4, #1
	res = dir_sdi(dp, 0);
 800524e:	f7ff fd57 	bl	8004d00 <dir_sdi>
	if (res == FR_OK) {
 8005252:	4682      	mov	sl, r0
 8005254:	2800      	cmp	r0, #0
 8005256:	d1dd      	bne.n	8005214 <dir_register+0x114>
 8005258:	4680      	mov	r8, r0
			res = move_window(fs, dp->sect);
 800525a:	69e9      	ldr	r1, [r5, #28]
 800525c:	4648      	mov	r0, r9
 800525e:	f7ff fabb 	bl	80047d8 <move_window>
			if (res != FR_OK) break;
 8005262:	4682      	mov	sl, r0
 8005264:	2800      	cmp	r0, #0
 8005266:	d1d5      	bne.n	8005214 <dir_register+0x114>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005268:	6a2b      	ldr	r3, [r5, #32]
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	2be5      	cmp	r3, #229	; 0xe5
 800526e:	d001      	beq.n	8005274 <dir_register+0x174>
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1c8      	bne.n	8005206 <dir_register+0x106>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005274:	f108 0801 	add.w	r8, r8, #1
 8005278:	4544      	cmp	r4, r8
 800527a:	d1c5      	bne.n	8005208 <dir_register+0x108>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800527c:	3c01      	subs	r4, #1
 800527e:	d056      	beq.n	800532e <dir_register+0x22e>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8005280:	6969      	ldr	r1, [r5, #20]
 8005282:	4628      	mov	r0, r5
 8005284:	eba1 1144 	sub.w	r1, r1, r4, lsl #5
 8005288:	f7ff fd3a 	bl	8004d00 <dir_sdi>
		if (res == FR_OK) {
 800528c:	4682      	mov	sl, r0
 800528e:	2800      	cmp	r0, #0
 8005290:	d198      	bne.n	80051c4 <dir_register+0xc4>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8005292:	4638      	mov	r0, r7
 8005294:	f7ff fa12 	bl	80046bc <sum_sfn>
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8005298:	f64f 79ff 	movw	r9, #65535	; 0xffff
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800529c:	4680      	mov	r8, r0
				res = move_window(fs, dp->sect);
 800529e:	69e9      	ldr	r1, [r5, #28]
 80052a0:	4630      	mov	r0, r6
 80052a2:	f7ff fa99 	bl	80047d8 <move_window>
 80052a6:	4682      	mov	sl, r0
				if (res != FR_OK) break;
 80052a8:	2800      	cmp	r0, #0
 80052aa:	d18b      	bne.n	80051c4 <dir_register+0xc4>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80052ac:	6a2b      	ldr	r3, [r5, #32]
 80052ae:	f8d6 c00c 	ldr.w	ip, [r6, #12]
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80052b2:	f883 800d 	strb.w	r8, [r3, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80052b6:	220f      	movs	r2, #15
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80052b8:	b2e1      	uxtb	r1, r4
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80052ba:	f04f 0e0d 	mov.w	lr, #13
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80052be:	72da      	strb	r2, [r3, #11]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80052c0:	1e4a      	subs	r2, r1, #1
 80052c2:	fb0e f202 	mul.w	r2, lr, r2
	dir[LDIR_Type] = 0;
 80052c6:	7318      	strb	r0, [r3, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 80052c8:	7698      	strb	r0, [r3, #26]
	*ptr++ = (BYTE)val;
 80052ca:	76d8      	strb	r0, [r3, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80052cc:	9201      	str	r2, [sp, #4]
	s = wc = 0;
 80052ce:	4686      	mov	lr, r0
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80052d0:	4548      	cmp	r0, r9
 80052d2:	bf1f      	itttt	ne
 80052d4:	9a01      	ldrne	r2, [sp, #4]
 80052d6:	f83c 0012 	ldrhne.w	r0, [ip, r2, lsl #1]
 80052da:	3201      	addne	r2, #1
 80052dc:	9201      	strne	r2, [sp, #4]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80052de:	4a21      	ldr	r2, [pc, #132]	; (8005364 <dir_register+0x264>)
 80052e0:	f81e a002 	ldrb.w	sl, [lr, r2]
	} while (++s < 13);
 80052e4:	f10e 0e01 	add.w	lr, lr, #1
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80052e8:	eb03 0b0a 	add.w	fp, r3, sl
	*ptr++ = (BYTE)val; val >>= 8;
 80052ec:	f803 000a 	strb.w	r0, [r3, sl]
 80052f0:	ea4f 2a10 	mov.w	sl, r0, lsr #8
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80052f4:	2800      	cmp	r0, #0
 80052f6:	bf08      	it	eq
 80052f8:	4648      	moveq	r0, r9
	} while (++s < 13);
 80052fa:	f1be 0f0d 	cmp.w	lr, #13
	*ptr++ = (BYTE)val;
 80052fe:	f88b a001 	strb.w	sl, [fp, #1]
	} while (++s < 13);
 8005302:	d1e5      	bne.n	80052d0 <dir_register+0x1d0>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8005304:	4548      	cmp	r0, r9
 8005306:	d003      	beq.n	8005310 <dir_register+0x210>
 8005308:	9a01      	ldr	r2, [sp, #4]
 800530a:	f83c 2012 	ldrh.w	r2, [ip, r2, lsl #1]
 800530e:	b90a      	cbnz	r2, 8005314 <dir_register+0x214>
 8005310:	f041 0140 	orr.w	r1, r1, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8005314:	7019      	strb	r1, [r3, #0]
				fs->wflag = 1;
 8005316:	2301      	movs	r3, #1
 8005318:	70f3      	strb	r3, [r6, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800531a:	2100      	movs	r1, #0
 800531c:	4628      	mov	r0, r5
 800531e:	f7ff fdbf 	bl	8004ea0 <dir_next>
			} while (res == FR_OK && --nent);
 8005322:	4682      	mov	sl, r0
 8005324:	2800      	cmp	r0, #0
 8005326:	f47f af4d 	bne.w	80051c4 <dir_register+0xc4>
 800532a:	3c01      	subs	r4, #1
 800532c:	d1b7      	bne.n	800529e <dir_register+0x19e>
		res = move_window(fs, dp->sect);
 800532e:	69e9      	ldr	r1, [r5, #28]
 8005330:	4630      	mov	r0, r6
 8005332:	f7ff fa51 	bl	80047d8 <move_window>
		if (res == FR_OK) {
 8005336:	4682      	mov	sl, r0
 8005338:	2800      	cmp	r0, #0
 800533a:	f47f af43 	bne.w	80051c4 <dir_register+0xc4>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800533e:	2220      	movs	r2, #32
 8005340:	4651      	mov	r1, sl
 8005342:	6a28      	ldr	r0, [r5, #32]
 8005344:	f7ff f92e 	bl	80045a4 <mem_set>
 8005348:	220b      	movs	r2, #11
 800534a:	4639      	mov	r1, r7
 800534c:	6a28      	ldr	r0, [r5, #32]
 800534e:	f7ff f9f7 	bl	8004740 <mem_cpy.part.0>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8005352:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8005356:	6a2a      	ldr	r2, [r5, #32]
 8005358:	f003 0318 	and.w	r3, r3, #24
 800535c:	7313      	strb	r3, [r2, #12]
			fs->wflag = 1;
 800535e:	2301      	movs	r3, #1
 8005360:	70f3      	strb	r3, [r6, #3]
 8005362:	e72f      	b.n	80051c4 <dir_register+0xc4>
 8005364:	08009ef0 	.word	0x08009ef0
 8005368:	00011021 	.word	0x00011021

0800536c <follow_path>:
{
 800536c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs = obj->fs;
 8005370:	6803      	ldr	r3, [r0, #0]
 8005372:	9300      	str	r3, [sp, #0]
{
 8005374:	4607      	mov	r7, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005376:	780b      	ldrb	r3, [r1, #0]
 8005378:	2b2f      	cmp	r3, #47	; 0x2f
 800537a:	4688      	mov	r8, r1
 800537c:	f101 0101 	add.w	r1, r1, #1
 8005380:	d0f9      	beq.n	8005376 <follow_path+0xa>
 8005382:	2b5c      	cmp	r3, #92	; 0x5c
 8005384:	d0f7      	beq.n	8005376 <follow_path+0xa>
		obj->sclust = 0;					/* Start from root directory */
 8005386:	2100      	movs	r1, #0
 8005388:	60b9      	str	r1, [r7, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800538a:	f898 3000 	ldrb.w	r3, [r8]
 800538e:	2b1f      	cmp	r3, #31
 8005390:	d877      	bhi.n	8005482 <follow_path+0x116>
		dp->fn[NSFLAG] = NS_NONAME;
 8005392:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 8005394:	4638      	mov	r0, r7
		dp->fn[NSFLAG] = NS_NONAME;
 8005396:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
}
 800539a:	b003      	add	sp, #12
 800539c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 80053a0:	f7ff bcae 	b.w	8004d00 <dir_sdi>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80053a4:	285c      	cmp	r0, #92	; 0x5c
 80053a6:	d07c      	beq.n	80054a2 <follow_path+0x136>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80053a8:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 80053ac:	d00b      	beq.n	80053c6 <follow_path+0x5a>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80053ae:	2101      	movs	r1, #1
 80053b0:	f000 fb30 	bl	8005a14 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80053b4:	b138      	cbz	r0, 80053c6 <follow_path+0x5a>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80053b6:	287f      	cmp	r0, #127	; 0x7f
 80053b8:	d807      	bhi.n	80053ca <follow_path+0x5e>
 80053ba:	4986      	ldr	r1, [pc, #536]	; (80055d4 <follow_path+0x268>)
	while (*str && *str != chr) str++;
 80053bc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80053c0:	b11a      	cbz	r2, 80053ca <follow_path+0x5e>
 80053c2:	4290      	cmp	r0, r2
 80053c4:	d1fa      	bne.n	80053bc <follow_path+0x50>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80053c6:	2006      	movs	r0, #6
 80053c8:	e0f2      	b.n	80055b0 <follow_path+0x244>
		lfn[di++] = w;					/* Store the Unicode character */
 80053ca:	f825 0f02 	strh.w	r0, [r5, #2]!
 80053ce:	4626      	mov	r6, r4
 80053d0:	e05f      	b.n	8005492 <follow_path+0x126>
		w = lfn[di - 1];
 80053d2:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
		if (w != ' ' && w != '.') break;
 80053d6:	2920      	cmp	r1, #32
 80053d8:	d001      	beq.n	80053de <follow_path+0x72>
 80053da:	292e      	cmp	r1, #46	; 0x2e
 80053dc:	d174      	bne.n	80054c8 <follow_path+0x15c>
		di--;
 80053de:	3e01      	subs	r6, #1
 80053e0:	e070      	b.n	80054c4 <follow_path+0x158>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80053e2:	3101      	adds	r1, #1
 80053e4:	e080      	b.n	80054e8 <follow_path+0x17c>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80053e6:	45d1      	cmp	r9, sl
 80053e8:	f080 80a8 	bcs.w	800553c <follow_path+0x1d0>
 80053ec:	42b2      	cmp	r2, r6
 80053ee:	d111      	bne.n	8005414 <follow_path+0xa8>
			if (ni == 11) {				/* Long extension */
 80053f0:	f1ba 0f0b 	cmp.w	sl, #11
 80053f4:	d106      	bne.n	8005404 <follow_path+0x98>
 80053f6:	e0a5      	b.n	8005544 <follow_path+0x1d8>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80053f8:	42b2      	cmp	r2, r6
 80053fa:	d003      	beq.n	8005404 <follow_path+0x98>
 80053fc:	f044 0403 	orr.w	r4, r4, #3
			if (si > di) break;			/* No extension */
 8005400:	f200 80a4 	bhi.w	800554c <follow_path+0x1e0>
			b <<= 2; continue;
 8005404:	00ad      	lsls	r5, r5, #2
 8005406:	b2ed      	uxtb	r5, r5
 8005408:	4632      	mov	r2, r6
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800540a:	f04f 0a0b 	mov.w	sl, #11
 800540e:	f04f 0908 	mov.w	r9, #8
 8005412:	e08c      	b.n	800552e <follow_path+0x1c2>
		if (w >= 0x80) {				/* Non ASCII character */
 8005414:	287f      	cmp	r0, #127	; 0x7f
 8005416:	d90d      	bls.n	8005434 <follow_path+0xc8>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8005418:	2100      	movs	r1, #0
 800541a:	9201      	str	r2, [sp, #4]
 800541c:	f000 fafa 	bl	8005a14 <ff_convert>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8005420:	9a01      	ldr	r2, [sp, #4]
 8005422:	b118      	cbz	r0, 800542c <follow_path+0xc0>
 8005424:	4b6c      	ldr	r3, [pc, #432]	; (80055d8 <follow_path+0x26c>)
 8005426:	4418      	add	r0, r3
 8005428:	f810 0c80 	ldrb.w	r0, [r0, #-128]
 800542c:	b280      	uxth	r0, r0
			cf |= NS_LFN;				/* Force create LFN entry */
 800542e:	f044 0402 	orr.w	r4, r4, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8005432:	b138      	cbz	r0, 8005444 <follow_path+0xd8>
 8005434:	4b69      	ldr	r3, [pc, #420]	; (80055dc <follow_path+0x270>)
	while (*str && *str != chr) str++;
 8005436:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800543a:	2900      	cmp	r1, #0
 800543c:	f000 80bb 	beq.w	80055b6 <follow_path+0x24a>
 8005440:	4281      	cmp	r1, r0
 8005442:	d1f8      	bne.n	8005436 <follow_path+0xca>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8005444:	f044 0403 	orr.w	r4, r4, #3
 8005448:	205f      	movs	r0, #95	; 0x5f
		dp->fn[i++] = (BYTE)w;
 800544a:	eb07 0109 	add.w	r1, r7, r9
 800544e:	f109 0901 	add.w	r9, r9, #1
 8005452:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
 8005456:	e06a      	b.n	800552e <follow_path+0x1c2>
					b |= 2;
 8005458:	f045 0502 	orr.w	r5, r5, #2
 800545c:	e7f5      	b.n	800544a <follow_path+0xde>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800545e:	075a      	lsls	r2, r3, #29
 8005460:	f100 80a6 	bmi.w	80055b0 <follow_path+0x244>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8005464:	79bb      	ldrb	r3, [r7, #6]
 8005466:	06db      	lsls	r3, r3, #27
 8005468:	d563      	bpl.n	8005532 <follow_path+0x1c6>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800546a:	9b00      	ldr	r3, [sp, #0]
 800546c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005476:	4419      	add	r1, r3
 8005478:	9b00      	ldr	r3, [sp, #0]
 800547a:	7818      	ldrb	r0, [r3, #0]
 800547c:	f7ff f969 	bl	8004752 <ld_clust.isra.1>
 8005480:	60b8      	str	r0, [r7, #8]
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	f8d3 b00c 	ldr.w	fp, [r3, #12]
 8005488:	f108 39ff 	add.w	r9, r8, #4294967295
 800548c:	f1ab 0502 	sub.w	r5, fp, #2
 8005490:	2600      	movs	r6, #0
		w = p[si++];					/* Get a character */
 8005492:	f819 0f01 	ldrb.w	r0, [r9, #1]!
		if (w < ' ') break;				/* Break if end of the path name */
 8005496:	281f      	cmp	r0, #31
		w = p[si++];					/* Get a character */
 8005498:	f106 0401 	add.w	r4, r6, #1
		if (w < ' ') break;				/* Break if end of the path name */
 800549c:	d90b      	bls.n	80054b6 <follow_path+0x14a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800549e:	282f      	cmp	r0, #47	; 0x2f
 80054a0:	d180      	bne.n	80053a4 <follow_path+0x38>
 80054a2:	eb08 0204 	add.w	r2, r8, r4
 80054a6:	eba2 0408 	sub.w	r4, r2, r8
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80054aa:	f812 1b01 	ldrb.w	r1, [r2], #1
 80054ae:	292f      	cmp	r1, #47	; 0x2f
 80054b0:	d0f9      	beq.n	80054a6 <follow_path+0x13a>
 80054b2:	295c      	cmp	r1, #92	; 0x5c
 80054b4:	d0f7      	beq.n	80054a6 <follow_path+0x13a>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80054b6:	2820      	cmp	r0, #32
	*path = &p[si];						/* Return pointer to the next segment */
 80054b8:	44a0      	add	r8, r4
 80054ba:	eb0b 0246 	add.w	r2, fp, r6, lsl #1
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80054be:	bf34      	ite	cc
 80054c0:	2404      	movcc	r4, #4
 80054c2:	2400      	movcs	r4, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80054c4:	2e00      	cmp	r6, #0
 80054c6:	d184      	bne.n	80053d2 <follow_path+0x66>
	lfn[di] = 0;						/* LFN is created */
 80054c8:	f04f 0900 	mov.w	r9, #0
 80054cc:	eb0b 0546 	add.w	r5, fp, r6, lsl #1
 80054d0:	f82b 9016 	strh.w	r9, [fp, r6, lsl #1]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80054d4:	2e00      	cmp	r6, #0
 80054d6:	f43f af76 	beq.w	80053c6 <follow_path+0x5a>
	mem_set(dp->fn, ' ', 11);
 80054da:	2120      	movs	r1, #32
 80054dc:	220b      	movs	r2, #11
 80054de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80054e2:	f7ff f85f 	bl	80045a4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80054e6:	4649      	mov	r1, r9
 80054e8:	f83b 2011 	ldrh.w	r2, [fp, r1, lsl #1]
 80054ec:	2a20      	cmp	r2, #32
 80054ee:	f43f af78 	beq.w	80053e2 <follow_path+0x76>
 80054f2:	2a2e      	cmp	r2, #46	; 0x2e
 80054f4:	f43f af75 	beq.w	80053e2 <follow_path+0x76>
	if (si) cf |= NS_LOSS | NS_LFN;
 80054f8:	b109      	cbz	r1, 80054fe <follow_path+0x192>
 80054fa:	f044 0403 	orr.w	r4, r4, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80054fe:	f835 2d02 	ldrh.w	r2, [r5, #-2]!
 8005502:	2a2e      	cmp	r2, #46	; 0x2e
 8005504:	d001      	beq.n	800550a <follow_path+0x19e>
 8005506:	3e01      	subs	r6, #1
 8005508:	d1f9      	bne.n	80054fe <follow_path+0x192>
		dp->fn[i++] = (BYTE)w;
 800550a:	f04f 0900 	mov.w	r9, #0
 800550e:	f04f 0a08 	mov.w	sl, #8
 8005512:	464d      	mov	r5, r9
		w = lfn[si++];					/* Get an LFN character */
 8005514:	f83b 0011 	ldrh.w	r0, [fp, r1, lsl #1]
 8005518:	1c4a      	adds	r2, r1, #1
		if (!w) break;					/* Break on end of the LFN */
 800551a:	b1b8      	cbz	r0, 800554c <follow_path+0x1e0>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800551c:	2820      	cmp	r0, #32
 800551e:	d004      	beq.n	800552a <follow_path+0x1be>
 8005520:	282e      	cmp	r0, #46	; 0x2e
 8005522:	f47f af60 	bne.w	80053e6 <follow_path+0x7a>
 8005526:	42b2      	cmp	r2, r6
 8005528:	d005      	beq.n	8005536 <follow_path+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800552a:	f044 0403 	orr.w	r4, r4, #3
		dp->fn[i++] = (BYTE)w;
 800552e:	4611      	mov	r1, r2
 8005530:	e7f0      	b.n	8005514 <follow_path+0x1a8>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005532:	2005      	movs	r0, #5
	return res;
 8005534:	e03c      	b.n	80055b0 <follow_path+0x244>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8005536:	45d1      	cmp	r9, sl
 8005538:	f4ff af5a 	bcc.w	80053f0 <follow_path+0x84>
			if (ni == 11) {				/* Long extension */
 800553c:	f1ba 0f0b 	cmp.w	sl, #11
 8005540:	f47f af5a 	bne.w	80053f8 <follow_path+0x8c>
				cf |= NS_LOSS | NS_LFN; break;
 8005544:	f044 0403 	orr.w	r4, r4, #3
 8005548:	f04f 0a0b 	mov.w	sl, #11
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800554c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005550:	2be5      	cmp	r3, #229	; 0xe5
 8005552:	bf04      	itt	eq
 8005554:	2305      	moveq	r3, #5
 8005556:	f887 3024 	strbeq.w	r3, [r7, #36]	; 0x24
	if (ni == 8) b <<= 2;
 800555a:	f1ba 0f08 	cmp.w	sl, #8
 800555e:	bf04      	itt	eq
 8005560:	00ad      	lsleq	r5, r5, #2
 8005562:	b2ed      	uxtbeq	r5, r5
 8005564:	f005 030c 	and.w	r3, r5, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8005568:	2b0c      	cmp	r3, #12
 800556a:	d003      	beq.n	8005574 <follow_path+0x208>
 800556c:	f005 0203 	and.w	r2, r5, #3
 8005570:	2a03      	cmp	r2, #3
 8005572:	d101      	bne.n	8005578 <follow_path+0x20c>
 8005574:	f044 0402 	orr.w	r4, r4, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8005578:	07a1      	lsls	r1, r4, #30
 800557a:	d409      	bmi.n	8005590 <follow_path+0x224>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800557c:	f005 0503 	and.w	r5, r5, #3
 8005580:	2d01      	cmp	r5, #1
 8005582:	bf08      	it	eq
 8005584:	f044 0410 	orreq.w	r4, r4, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8005588:	2b04      	cmp	r3, #4
 800558a:	bf08      	it	eq
 800558c:	f044 0408 	orreq.w	r4, r4, #8
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8005590:	f887 402f 	strb.w	r4, [r7, #47]	; 0x2f
			res = dir_find(dp);				/* Find an object with the segment name */
 8005594:	4638      	mov	r0, r7
 8005596:	f7ff fcfd 	bl	8004f94 <dir_find>
			ns = dp->fn[NSFLAG];
 800559a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 800559e:	2800      	cmp	r0, #0
 80055a0:	f43f af5d 	beq.w	800545e <follow_path+0xf2>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80055a4:	2804      	cmp	r0, #4
 80055a6:	d103      	bne.n	80055b0 <follow_path+0x244>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80055a8:	f013 0f04 	tst.w	r3, #4
 80055ac:	bf08      	it	eq
 80055ae:	2005      	moveq	r0, #5
}
 80055b0:	b003      	add	sp, #12
 80055b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (IsUpper(w)) {		/* ASCII large capital */
 80055b6:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 80055ba:	2919      	cmp	r1, #25
 80055bc:	f67f af4c 	bls.w	8005458 <follow_path+0xec>
					if (IsLower(w)) {	/* ASCII small capital */
 80055c0:	f1a0 0161 	sub.w	r1, r0, #97	; 0x61
 80055c4:	2919      	cmp	r1, #25
						b |= 1; w -= 0x20;
 80055c6:	bf9e      	ittt	ls
 80055c8:	3820      	subls	r0, #32
 80055ca:	f045 0501 	orrls.w	r5, r5, #1
 80055ce:	b280      	uxthls	r0, r0
 80055d0:	e73b      	b.n	800544a <follow_path+0xde>
 80055d2:	bf00      	nop
 80055d4:	08009efc 	.word	0x08009efc
 80055d8:	08009e70 	.word	0x08009e70
 80055dc:	08009f05 	.word	0x08009f05

080055e0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80055e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80055e2:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80055e4:	a804      	add	r0, sp, #16
{
 80055e6:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 80055e8:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 80055ec:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80055ee:	f7ff f874 	bl	80046da <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80055f2:	1e05      	subs	r5, r0, #0
 80055f4:	db1f      	blt.n	8005636 <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80055f6:	4912      	ldr	r1, [pc, #72]	; (8005640 <f_mount+0x60>)
 80055f8:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 80055fc:	b15c      	cbz	r4, 8005616 <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80055fe:	4b11      	ldr	r3, [pc, #68]	; (8005644 <f_mount+0x64>)
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	4294      	cmp	r4, r2
 8005604:	bf04      	itt	eq
 8005606:	2200      	moveq	r2, #0
 8005608:	601a      	streq	r2, [r3, #0]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	2000      	movs	r0, #0
 800560e:	4294      	cmp	r4, r2
 8005610:	bf08      	it	eq
 8005612:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005614:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 8005616:	9801      	ldr	r0, [sp, #4]
 8005618:	b108      	cbz	r0, 800561e <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 800561a:	2300      	movs	r3, #0
 800561c:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800561e:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005622:	b130      	cbz	r0, 8005632 <f_mount+0x52>
 8005624:	2e01      	cmp	r6, #1
 8005626:	d108      	bne.n	800563a <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8005628:	2200      	movs	r2, #0
 800562a:	a901      	add	r1, sp, #4
 800562c:	4668      	mov	r0, sp
 800562e:	f7ff f92f 	bl	8004890 <find_volume>
	LEAVE_FF(fs, res);
}
 8005632:	b004      	add	sp, #16
 8005634:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8005636:	200b      	movs	r0, #11
 8005638:	e7fb      	b.n	8005632 <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800563a:	2000      	movs	r0, #0
 800563c:	e7f9      	b.n	8005632 <f_mount+0x52>
 800563e:	bf00      	nop
 8005640:	200001fc 	.word	0x200001fc
 8005644:	20000200 	.word	0x20000200

08005648 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8005648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800564c:	b090      	sub	sp, #64	; 0x40
 800564e:	4690      	mov	r8, r2
 8005650:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8005652:	4604      	mov	r4, r0
 8005654:	2800      	cmp	r0, #0
 8005656:	f000 80ce 	beq.w	80057f6 <f_open+0x1ae>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800565a:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 800565e:	462a      	mov	r2, r5
 8005660:	a902      	add	r1, sp, #8
 8005662:	a801      	add	r0, sp, #4
 8005664:	f7ff f914 	bl	8004890 <find_volume>
	if (res == FR_OK) {
 8005668:	4607      	mov	r7, r0
 800566a:	bb38      	cbnz	r0, 80056bc <f_open+0x74>
		dj.obj.fs = fs;
 800566c:	ae10      	add	r6, sp, #64	; 0x40
 800566e:	9b02      	ldr	r3, [sp, #8]
 8005670:	f846 3d34 	str.w	r3, [r6, #-52]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8005674:	9901      	ldr	r1, [sp, #4]
 8005676:	4630      	mov	r0, r6
 8005678:	f7ff fe78 	bl	800536c <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800567c:	b958      	cbnz	r0, 8005696 <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800567e:	f99d 303b 	ldrsb.w	r3, [sp, #59]	; 0x3b
 8005682:	2b00      	cmp	r3, #0
 8005684:	db1e      	blt.n	80056c4 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005686:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 800568a:	bf14      	ite	ne
 800568c:	2101      	movne	r1, #1
 800568e:	2100      	moveq	r1, #0
 8005690:	4630      	mov	r0, r6
 8005692:	f7fe ff8d 	bl	80045b0 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8005696:	f018 0f1c 	tst.w	r8, #28
 800569a:	d073      	beq.n	8005784 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 800569c:	b1a0      	cbz	r0, 80056c8 <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800569e:	2804      	cmp	r0, #4
 80056a0:	d109      	bne.n	80056b6 <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80056a2:	4b71      	ldr	r3, [pc, #452]	; (8005868 <f_open+0x220>)
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	2a00      	cmp	r2, #0
 80056a8:	f000 80da 	beq.w	8005860 <f_open+0x218>
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	f000 80d6 	beq.w	8005860 <f_open+0x218>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80056b4:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80056b6:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80056ba:	b170      	cbz	r0, 80056da <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80056bc:	2300      	movs	r3, #0
 80056be:	6023      	str	r3, [r4, #0]
 80056c0:	4607      	mov	r7, r0
 80056c2:	e092      	b.n	80057ea <f_open+0x1a2>
				res = FR_INVALID_NAME;
 80056c4:	2006      	movs	r0, #6
 80056c6:	e7e6      	b.n	8005696 <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80056c8:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80056cc:	f013 0f11 	tst.w	r3, #17
 80056d0:	d163      	bne.n	800579a <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80056d2:	f018 0f04 	tst.w	r8, #4
 80056d6:	f040 80bd 	bne.w	8005854 <f_open+0x20c>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80056da:	0728      	lsls	r0, r5, #28
 80056dc:	d53c      	bpl.n	8005758 <f_open+0x110>
				dw = GET_FATTIME();
 80056de:	f001 fa4b 	bl	8006b78 <get_fattime>
 80056e2:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80056e4:	4601      	mov	r1, r0
 80056e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80056e8:	300e      	adds	r0, #14
 80056ea:	f7fe ff53 	bl	8004594 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80056ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80056f0:	4611      	mov	r1, r2
 80056f2:	3016      	adds	r0, #22
 80056f4:	f7fe ff4e 	bl	8004594 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80056f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80056fa:	f8dd 9008 	ldr.w	r9, [sp, #8]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80056fe:	2220      	movs	r2, #32
 8005700:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8005702:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8005706:	f899 0000 	ldrb.w	r0, [r9]
 800570a:	4651      	mov	r1, sl
 800570c:	f7ff f821 	bl	8004752 <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8005710:	2200      	movs	r2, #0
 8005712:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8005714:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8005716:	4648      	mov	r0, r9
 8005718:	f7ff f829 	bl	800476e <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 800571c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	*ptr++ = (BYTE)val; val >>= 8;
 800571e:	2200      	movs	r2, #0
 8005720:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 8005722:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8005724:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8005726:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8005728:	9b02      	ldr	r3, [sp, #8]
 800572a:	2101      	movs	r1, #1
 800572c:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 800572e:	f1b8 0f00 	cmp.w	r8, #0
 8005732:	d011      	beq.n	8005758 <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 8005734:	4641      	mov	r1, r8
 8005736:	4630      	mov	r0, r6
						dw = fs->winsect;
 8005738:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 800573c:	f7ff fb7a 	bl	8004e34 <remove_chain>
						if (res == FR_OK) {
 8005740:	2800      	cmp	r0, #0
 8005742:	d1bb      	bne.n	80056bc <f_open+0x74>
							res = move_window(fs, dw);
 8005744:	4649      	mov	r1, r9
 8005746:	9802      	ldr	r0, [sp, #8]
 8005748:	f7ff f846 	bl	80047d8 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800574c:	9a02      	ldr	r2, [sp, #8]
 800574e:	f108 33ff 	add.w	r3, r8, #4294967295
 8005752:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 8005754:	2800      	cmp	r0, #0
 8005756:	d1b1      	bne.n	80056bc <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8005758:	9b02      	ldr	r3, [sp, #8]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800575a:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800575c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575e:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 8005760:	bf48      	it	mi
 8005762:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005766:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 800576a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800576c:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800576e:	bf14      	ite	ne
 8005770:	2101      	movne	r1, #1
 8005772:	2100      	moveq	r1, #0
 8005774:	4630      	mov	r0, r6
 8005776:	f7fe ff49 	bl	800460c <inc_lock>
 800577a:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800577c:	2800      	cmp	r0, #0
 800577e:	d13c      	bne.n	80057fa <f_open+0x1b2>
 8005780:	2002      	movs	r0, #2
 8005782:	e79b      	b.n	80056bc <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 8005784:	2800      	cmp	r0, #0
 8005786:	d199      	bne.n	80056bc <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8005788:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800578c:	06da      	lsls	r2, r3, #27
 800578e:	d463      	bmi.n	8005858 <f_open+0x210>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8005790:	f018 0f02 	tst.w	r8, #2
 8005794:	d0e0      	beq.n	8005758 <f_open+0x110>
 8005796:	07db      	lsls	r3, r3, #31
 8005798:	d5de      	bpl.n	8005758 <f_open+0x110>
					res = FR_DENIED;
 800579a:	2007      	movs	r0, #7
 800579c:	e78e      	b.n	80056bc <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 800579e:	6820      	ldr	r0, [r4, #0]
 80057a0:	f7ff fa54 	bl	8004c4c <get_fat.isra.7>
					if (clst <= 1) res = FR_INT_ERR;
 80057a4:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 80057a6:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 80057a8:	d923      	bls.n	80057f2 <f_open+0x1aa>
 80057aa:	1c42      	adds	r2, r0, #1
 80057ac:	4250      	negs	r0, r2
 80057ae:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80057b0:	eba5 0508 	sub.w	r5, r5, r8
 80057b4:	2800      	cmp	r0, #0
 80057b6:	d049      	beq.n	800584c <f_open+0x204>
				fp->clust = clst;
 80057b8:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80057ba:	2800      	cmp	r0, #0
 80057bc:	f47f af7e 	bne.w	80056bc <f_open+0x74>
 80057c0:	f3c5 0308 	ubfx	r3, r5, #0, #9
 80057c4:	b18b      	cbz	r3, 80057ea <f_open+0x1a2>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80057c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80057ca:	4640      	mov	r0, r8
 80057cc:	f7fe ff5a 	bl	8004684 <clust2sect>
 80057d0:	2800      	cmp	r0, #0
 80057d2:	d0d5      	beq.n	8005780 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80057d4:	eb00 2255 	add.w	r2, r0, r5, lsr #9
 80057d8:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80057da:	2301      	movs	r3, #1
 80057dc:	4631      	mov	r1, r6
 80057de:	f898 0001 	ldrb.w	r0, [r8, #1]
 80057e2:	f7fe feb3 	bl	800454c <disk_read>
 80057e6:	2800      	cmp	r0, #0
 80057e8:	d138      	bne.n	800585c <f_open+0x214>

	LEAVE_FF(fs, res);
}
 80057ea:	4638      	mov	r0, r7
 80057ec:	b010      	add	sp, #64	; 0x40
 80057ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 80057f2:	2002      	movs	r0, #2
 80057f4:	e7dc      	b.n	80057b0 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 80057f6:	2709      	movs	r7, #9
 80057f8:	e7f7      	b.n	80057ea <f_open+0x1a2>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80057fa:	9e02      	ldr	r6, [sp, #8]
 80057fc:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8005800:	7830      	ldrb	r0, [r6, #0]
 8005802:	4641      	mov	r1, r8
 8005804:	f7fe ffa5 	bl	8004752 <ld_clust.isra.1>
 8005808:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800580a:	f108 001c 	add.w	r0, r8, #28
 800580e:	f7fe feb9 	bl	8004584 <ld_dword>
			fp->obj.id = fs->id;
 8005812:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8005814:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8005816:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8005818:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800581c:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 800581e:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8005820:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 8005822:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 8005824:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8005826:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8005828:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800582a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800582e:	4630      	mov	r0, r6
 8005830:	f7fe feb8 	bl	80045a4 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8005834:	06ab      	lsls	r3, r5, #26
 8005836:	d5d8      	bpl.n	80057ea <f_open+0x1a2>
 8005838:	68e5      	ldr	r5, [r4, #12]
 800583a:	2d00      	cmp	r5, #0
 800583c:	d0d5      	beq.n	80057ea <f_open+0x1a2>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800583e:	9b02      	ldr	r3, [sp, #8]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8005840:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8005842:	f8b3 800a 	ldrh.w	r8, [r3, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8005846:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8005848:	ea4f 2848 	mov.w	r8, r8, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800584c:	45a8      	cmp	r8, r5
 800584e:	d3a6      	bcc.n	800579e <f_open+0x156>
 8005850:	2000      	movs	r0, #0
 8005852:	e7b1      	b.n	80057b8 <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8005854:	2008      	movs	r0, #8
 8005856:	e731      	b.n	80056bc <f_open+0x74>
					res = FR_NO_FILE;
 8005858:	2004      	movs	r0, #4
 800585a:	e72f      	b.n	80056bc <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800585c:	2001      	movs	r0, #1
 800585e:	e72d      	b.n	80056bc <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8005860:	4630      	mov	r0, r6
 8005862:	f7ff fc4d 	bl	8005100 <dir_register>
 8005866:	e726      	b.n	80056b6 <f_open+0x6e>
 8005868:	20000200 	.word	0x20000200

0800586c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800586c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005870:	469b      	mov	fp, r3
 8005872:	b085      	sub	sp, #20
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8005874:	2300      	movs	r3, #0
{
 8005876:	4689      	mov	r9, r1
	*br = 0;	/* Clear read byte counter */
 8005878:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800587c:	a903      	add	r1, sp, #12
{
 800587e:	4604      	mov	r4, r0
 8005880:	4615      	mov	r5, r2
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8005882:	f7fe ff42 	bl	800470a <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8005886:	4606      	mov	r6, r0
 8005888:	bb00      	cbnz	r0, 80058cc <f_read+0x60>
 800588a:	7d66      	ldrb	r6, [r4, #21]
 800588c:	b9f6      	cbnz	r6, 80058cc <f_read+0x60>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800588e:	7d23      	ldrb	r3, [r4, #20]
 8005890:	07da      	lsls	r2, r3, #31
 8005892:	f140 8096 	bpl.w	80059c2 <f_read+0x156>
	remain = fp->obj.objsize - fp->fptr;
 8005896:	68e3      	ldr	r3, [r4, #12]
 8005898:	69a7      	ldr	r7, [r4, #24]
 800589a:	1bdf      	subs	r7, r3, r7
 800589c:	42af      	cmp	r7, r5
 800589e:	bf28      	it	cs
 80058a0:	462f      	movcs	r7, r5
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80058a2:	f104 0a30 	add.w	sl, r4, #48	; 0x30
	for ( ;  btr;								/* Repeat until all data read */
 80058a6:	b18f      	cbz	r7, 80058cc <f_read+0x60>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80058a8:	69a1      	ldr	r1, [r4, #24]
 80058aa:	f3c1 0308 	ubfx	r3, r1, #0, #9
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d179      	bne.n	80059a6 <f_read+0x13a>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80058b2:	9b03      	ldr	r3, [sp, #12]
 80058b4:	895b      	ldrh	r3, [r3, #10]
 80058b6:	3b01      	subs	r3, #1
			if (csect == 0) {					/* On the cluster boundary? */
 80058b8:	ea13 2351 	ands.w	r3, r3, r1, lsr #9
 80058bc:	9301      	str	r3, [sp, #4]
 80058be:	d119      	bne.n	80058f4 <f_read+0x88>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80058c0:	b941      	cbnz	r1, 80058d4 <f_read+0x68>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80058c2:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80058c4:	2801      	cmp	r0, #1
 80058c6:	d810      	bhi.n	80058ea <f_read+0x7e>
 80058c8:	2602      	movs	r6, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80058ca:	7566      	strb	r6, [r4, #21]
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 80058cc:	4630      	mov	r0, r6
 80058ce:	b005      	add	sp, #20
 80058d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 80058d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80058d6:	b11b      	cbz	r3, 80058e0 <f_read+0x74>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80058d8:	4620      	mov	r0, r4
 80058da:	f7fe fede 	bl	800469a <clmt_clust>
 80058de:	e7f1      	b.n	80058c4 <f_read+0x58>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80058e0:	69e1      	ldr	r1, [r4, #28]
 80058e2:	6820      	ldr	r0, [r4, #0]
 80058e4:	f7ff f9b2 	bl	8004c4c <get_fat.isra.7>
 80058e8:	e7ec      	b.n	80058c4 <f_read+0x58>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80058ea:	1c43      	adds	r3, r0, #1
 80058ec:	d101      	bne.n	80058f2 <f_read+0x86>
 80058ee:	2601      	movs	r6, #1
 80058f0:	e7eb      	b.n	80058ca <f_read+0x5e>
				fp->clust = clst;				/* Update current cluster */
 80058f2:	61e0      	str	r0, [r4, #28]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80058f4:	9b03      	ldr	r3, [sp, #12]
 80058f6:	69e1      	ldr	r1, [r4, #28]
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7fe fec2 	bl	8004684 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8005900:	2800      	cmp	r0, #0
 8005902:	d0e1      	beq.n	80058c8 <f_read+0x5c>
			sect += csect;
 8005904:	9b01      	ldr	r3, [sp, #4]
			if (cc) {							/* Read maximum contiguous sectors directly */
 8005906:	0a7d      	lsrs	r5, r7, #9
			sect += csect;
 8005908:	eb03 0800 	add.w	r8, r3, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 800590c:	d02d      	beq.n	800596a <f_read+0xfe>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800590e:	9b00      	ldr	r3, [sp, #0]
 8005910:	9a01      	ldr	r2, [sp, #4]
 8005912:	895b      	ldrh	r3, [r3, #10]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005914:	9800      	ldr	r0, [sp, #0]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8005916:	442a      	add	r2, r5
 8005918:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 800591a:	bf88      	it	hi
 800591c:	9a01      	ldrhi	r2, [sp, #4]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800591e:	7840      	ldrb	r0, [r0, #1]
					cc = fs->csize - csect;
 8005920:	bf88      	it	hi
 8005922:	1a9d      	subhi	r5, r3, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005924:	462b      	mov	r3, r5
 8005926:	4642      	mov	r2, r8
 8005928:	4649      	mov	r1, r9
 800592a:	f7fe fe0f 	bl	800454c <disk_read>
 800592e:	2800      	cmp	r0, #0
 8005930:	d1dd      	bne.n	80058ee <f_read+0x82>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8005932:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8005936:	2b00      	cmp	r3, #0
 8005938:	da0b      	bge.n	8005952 <f_read+0xe6>
 800593a:	6a20      	ldr	r0, [r4, #32]
 800593c:	eba0 0008 	sub.w	r0, r0, r8
 8005940:	4285      	cmp	r5, r0
 8005942:	d906      	bls.n	8005952 <f_read+0xe6>
 8005944:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005948:	4651      	mov	r1, sl
 800594a:	eb09 2040 	add.w	r0, r9, r0, lsl #9
 800594e:	f7fe fef7 	bl	8004740 <mem_cpy.part.0>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8005952:	026d      	lsls	r5, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8005954:	69a3      	ldr	r3, [r4, #24]
 8005956:	442b      	add	r3, r5
 8005958:	61a3      	str	r3, [r4, #24]
 800595a:	f8db 3000 	ldr.w	r3, [fp]
 800595e:	442b      	add	r3, r5
 8005960:	44a9      	add	r9, r5
 8005962:	f8cb 3000 	str.w	r3, [fp]
 8005966:	1b7f      	subs	r7, r7, r5
 8005968:	e79d      	b.n	80058a6 <f_read+0x3a>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800596a:	6a22      	ldr	r2, [r4, #32]
 800596c:	4590      	cmp	r8, r2
 800596e:	d018      	beq.n	80059a2 <f_read+0x136>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8005970:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8005974:	2b00      	cmp	r3, #0
 8005976:	da0b      	bge.n	8005990 <f_read+0x124>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005978:	9800      	ldr	r0, [sp, #0]
 800597a:	2301      	movs	r3, #1
 800597c:	4651      	mov	r1, sl
 800597e:	7840      	ldrb	r0, [r0, #1]
 8005980:	f7fe fdf2 	bl	8004568 <disk_write>
 8005984:	2800      	cmp	r0, #0
 8005986:	d1b2      	bne.n	80058ee <f_read+0x82>
					fp->flag &= (BYTE)~FA_DIRTY;
 8005988:	7d23      	ldrb	r3, [r4, #20]
 800598a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800598e:	7523      	strb	r3, [r4, #20]
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8005990:	9803      	ldr	r0, [sp, #12]
 8005992:	2301      	movs	r3, #1
 8005994:	4642      	mov	r2, r8
 8005996:	4651      	mov	r1, sl
 8005998:	7840      	ldrb	r0, [r0, #1]
 800599a:	f7fe fdd7 	bl	800454c <disk_read>
 800599e:	2800      	cmp	r0, #0
 80059a0:	d1a5      	bne.n	80058ee <f_read+0x82>
			fp->sect = sect;
 80059a2:	f8c4 8020 	str.w	r8, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80059a6:	69a1      	ldr	r1, [r4, #24]
 80059a8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80059ac:	f5c1 7500 	rsb	r5, r1, #512	; 0x200
 80059b0:	42bd      	cmp	r5, r7
 80059b2:	bf28      	it	cs
 80059b4:	463d      	movcs	r5, r7
 80059b6:	462a      	mov	r2, r5
 80059b8:	4451      	add	r1, sl
 80059ba:	4648      	mov	r0, r9
 80059bc:	f7fe fec0 	bl	8004740 <mem_cpy.part.0>
 80059c0:	e7c8      	b.n	8005954 <f_read+0xe8>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80059c2:	2607      	movs	r6, #7
 80059c4:	e782      	b.n	80058cc <f_read+0x60>
	...

080059c8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80059c8:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80059ca:	4b0f      	ldr	r3, [pc, #60]	; (8005a08 <FATFS_LinkDriverEx+0x40>)
 80059cc:	7a5d      	ldrb	r5, [r3, #9]
 80059ce:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 80059d2:	b9b5      	cbnz	r5, 8005a02 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 80059d4:	7a5d      	ldrb	r5, [r3, #9]
 80059d6:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 80059d8:	7a5d      	ldrb	r5, [r3, #9]
 80059da:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80059de:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 80059e0:	7a58      	ldrb	r0, [r3, #9]
 80059e2:	4418      	add	r0, r3
 80059e4:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 80059e6:	7a5a      	ldrb	r2, [r3, #9]
 80059e8:	b2d2      	uxtb	r2, r2
 80059ea:	1c50      	adds	r0, r2, #1
 80059ec:	b2c0      	uxtb	r0, r0
 80059ee:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 80059f0:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 80059f2:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 80059f4:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 80059f6:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 80059f8:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 80059fa:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80059fc:	70cc      	strb	r4, [r1, #3]
 80059fe:	4620      	mov	r0, r4
 8005a00:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8005a02:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 8005a04:	bd30      	pop	{r4, r5, pc}
 8005a06:	bf00      	nop
 8005a08:	20000424 	.word	0x20000424

08005a0c <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f7ff bfdb 	b.w	80059c8 <FATFS_LinkDriverEx>
	...

08005a14 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8005a14:	287f      	cmp	r0, #127	; 0x7f
{
 8005a16:	b510      	push	{r4, lr}
	if (chr < 0x80) {	/* ASCII */
 8005a18:	d916      	bls.n	8005a48 <ff_convert+0x34>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 8005a1a:	b131      	cbz	r1, 8005a2a <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8005a1c:	28ff      	cmp	r0, #255	; 0xff
 8005a1e:	d812      	bhi.n	8005a46 <ff_convert+0x32>
 8005a20:	4b0a      	ldr	r3, [pc, #40]	; (8005a4c <ff_convert+0x38>)
 8005a22:	3880      	subs	r0, #128	; 0x80
 8005a24:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8005a28:	bd10      	pop	{r4, pc}

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
				if (chr == Tbl[c]) break;
 8005a2a:	4a08      	ldr	r2, [pc, #32]	; (8005a4c <ff_convert+0x38>)
 8005a2c:	f832 4011 	ldrh.w	r4, [r2, r1, lsl #1]
 8005a30:	4284      	cmp	r4, r0
 8005a32:	b28b      	uxth	r3, r1
 8005a34:	d003      	beq.n	8005a3e <ff_convert+0x2a>
 8005a36:	3101      	adds	r1, #1
			for (c = 0; c < 0x80; c++) {
 8005a38:	2980      	cmp	r1, #128	; 0x80
 8005a3a:	d1f7      	bne.n	8005a2c <ff_convert+0x18>
 8005a3c:	460b      	mov	r3, r1
			}
			c = (c + 0x80) & 0xFF;
 8005a3e:	f103 0080 	add.w	r0, r3, #128	; 0x80
 8005a42:	b2c0      	uxtb	r0, r0
 8005a44:	bd10      	pop	{r4, pc}
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8005a46:	2000      	movs	r0, #0
		}
	}

	return c;
}
 8005a48:	bd10      	pop	{r4, pc}
 8005a4a:	bf00      	nop
 8005a4c:	08009f0e 	.word	0x08009f0e

08005a50 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8005a50:	b570      	push	{r4, r5, r6, lr}
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8005a52:	4a1e      	ldr	r2, [pc, #120]	; (8005acc <ff_wtoupper+0x7c>)
 8005a54:	4b1e      	ldr	r3, [pc, #120]	; (8005ad0 <ff_wtoupper+0x80>)
 8005a56:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8005a5a:	bf28      	it	cs
 8005a5c:	4613      	movcs	r3, r2
 8005a5e:	1d19      	adds	r1, r3, #4
	for (;;) {
		bc = *p++;								/* Get block base */
 8005a60:	f831 3c04 	ldrh.w	r3, [r1, #-4]
 8005a64:	460a      	mov	r2, r1
		if (!bc || chr < bc) break;
 8005a66:	b383      	cbz	r3, 8005aca <ff_wtoupper+0x7a>
 8005a68:	4298      	cmp	r0, r3
 8005a6a:	d32e      	bcc.n	8005aca <ff_wtoupper+0x7a>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8005a6c:	f831 4c02 	ldrh.w	r4, [r1, #-2]
 8005a70:	0a25      	lsrs	r5, r4, #8
 8005a72:	b2e4      	uxtb	r4, r4
		if (chr < bc + nc) {	/* In the block? */
 8005a74:	18e6      	adds	r6, r4, r3
 8005a76:	42b0      	cmp	r0, r6
 8005a78:	da21      	bge.n	8005abe <ff_wtoupper+0x6e>
			switch (cmd) {
 8005a7a:	2d08      	cmp	r5, #8
 8005a7c:	d825      	bhi.n	8005aca <ff_wtoupper+0x7a>
 8005a7e:	e8df f005 	tbb	[pc, r5]
 8005a82:	0905      	.short	0x0905
 8005a84:	1513110f 	.word	0x1513110f
 8005a88:	1917      	.short	0x1917
 8005a8a:	1b          	.byte	0x1b
 8005a8b:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8005a8c:	1ac0      	subs	r0, r0, r3
 8005a8e:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
 8005a92:	bd70      	pop	{r4, r5, r6, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8005a94:	1ac3      	subs	r3, r0, r3
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	1ac0      	subs	r0, r0, r3
			case 3:	chr -= 32; break;				/* Shift -32 */
			case 4:	chr -= 48; break;				/* Shift -48 */
			case 5:	chr -= 26; break;				/* Shift -26 */
			case 6:	chr += 8; break;				/* Shift +8 */
			case 7: chr -= 80; break;				/* Shift -80 */
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8005a9c:	b280      	uxth	r0, r0
 8005a9e:	bd70      	pop	{r4, r5, r6, pc}
			case 2: chr -= 16; break;				/* Shift -16 */
 8005aa0:	3810      	subs	r0, #16
 8005aa2:	e7fb      	b.n	8005a9c <ff_wtoupper+0x4c>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8005aa4:	3820      	subs	r0, #32
 8005aa6:	e7f9      	b.n	8005a9c <ff_wtoupper+0x4c>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8005aa8:	3830      	subs	r0, #48	; 0x30
 8005aaa:	e7f7      	b.n	8005a9c <ff_wtoupper+0x4c>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8005aac:	381a      	subs	r0, #26
 8005aae:	e7f5      	b.n	8005a9c <ff_wtoupper+0x4c>
			case 6:	chr += 8; break;				/* Shift +8 */
 8005ab0:	3008      	adds	r0, #8
 8005ab2:	e7f3      	b.n	8005a9c <ff_wtoupper+0x4c>
			case 7: chr -= 80; break;				/* Shift -80 */
 8005ab4:	3850      	subs	r0, #80	; 0x50
 8005ab6:	e7f1      	b.n	8005a9c <ff_wtoupper+0x4c>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8005ab8:	f5a0 50e3 	sub.w	r0, r0, #7264	; 0x1c60
 8005abc:	e7ee      	b.n	8005a9c <ff_wtoupper+0x4c>
 8005abe:	3104      	adds	r1, #4
			}
			break;
		}
		if (!cmd) p += nc;
 8005ac0:	2d00      	cmp	r5, #0
 8005ac2:	d1cd      	bne.n	8005a60 <ff_wtoupper+0x10>
 8005ac4:	eb02 0344 	add.w	r3, r2, r4, lsl #1
 8005ac8:	e7c9      	b.n	8005a5e <ff_wtoupper+0xe>
	}

	return chr;
}
 8005aca:	bd70      	pop	{r4, r5, r6, pc}
 8005acc:	0800a200 	.word	0x0800a200
 8005ad0:	0800a00e 	.word	0x0800a00e

08005ad4 <_7SEG_SetNumber>:
	_7SEG_SetNumber(DGT2, 0, ON);
}


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8005ad4:	b510      	push	{r4, lr}
 8005ad6:	4614      	mov	r4, r2
	if(dgt == DGT1)
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	f040 8182 	bne.w	8005de2 <_7SEG_SetNumber+0x30e>
	{
		switch(num%10)
 8005ade:	220a      	movs	r2, #10
 8005ae0:	fb91 f3f2 	sdiv	r3, r1, r2
 8005ae4:	fb02 1113 	mls	r1, r2, r3, r1
 8005ae8:	2909      	cmp	r1, #9
 8005aea:	f200 8108 	bhi.w	8005cfe <_7SEG_SetNumber+0x22a>
 8005aee:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005af2:	000a      	.short	0x000a
 8005af4:	004f0031 	.word	0x004f0031
 8005af8:	00970076 	.word	0x00970076
 8005afc:	00de00b8 	.word	0x00de00b8
 8005b00:	012f010f 	.word	0x012f010f
 8005b04:	0153      	.short	0x0153
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8005b06:	2200      	movs	r2, #0
 8005b08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b0c:	48c0      	ldr	r0, [pc, #768]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b0e:	f7fb ff2f 	bl	8001970 <HAL_GPIO_WritePin>
 8005b12:	2200      	movs	r2, #0
 8005b14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005b18:	48be      	ldr	r0, [pc, #760]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005b1a:	f7fb ff29 	bl	8001970 <HAL_GPIO_WritePin>
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2140      	movs	r1, #64	; 0x40
 8005b22:	48bb      	ldr	r0, [pc, #748]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b24:	f7fb ff24 	bl	8001970 <HAL_GPIO_WritePin>
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2120      	movs	r1, #32
 8005b2c:	48b8      	ldr	r0, [pc, #736]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b2e:	f7fb ff1f 	bl	8001970 <HAL_GPIO_WritePin>
 8005b32:	2200      	movs	r2, #0
 8005b34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b38:	48b7      	ldr	r0, [pc, #732]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005b3a:	f7fb ff19 	bl	8001970 <HAL_GPIO_WritePin>
 8005b3e:	2200      	movs	r2, #0
					DGT1_G_OFF;
				break;
			case 1: DGT1_B_ON; DGT1_C_ON;
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8005b40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005b44:	48b4      	ldr	r0, [pc, #720]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005b46:	f7fb ff13 	bl	8001970 <HAL_GPIO_WritePin>
 8005b4a:	2201      	movs	r2, #1
					DGT1_B_OFF;
				break;
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
				break;
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8005b4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b50:	48af      	ldr	r0, [pc, #700]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b52:	e0d2      	b.n	8005cfa <_7SEG_SetNumber+0x226>
			case 1: DGT1_B_ON; DGT1_C_ON;
 8005b54:	2200      	movs	r2, #0
 8005b56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005b5a:	48ae      	ldr	r0, [pc, #696]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005b5c:	f7fb ff08 	bl	8001970 <HAL_GPIO_WritePin>
 8005b60:	2200      	movs	r2, #0
 8005b62:	2140      	movs	r1, #64	; 0x40
 8005b64:	48aa      	ldr	r0, [pc, #680]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b66:	f7fb ff03 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b70:	48a7      	ldr	r0, [pc, #668]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b72:	f7fb fefd 	bl	8001970 <HAL_GPIO_WritePin>
 8005b76:	2201      	movs	r2, #1
 8005b78:	2120      	movs	r1, #32
 8005b7a:	48a5      	ldr	r0, [pc, #660]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b7c:	f7fb fef8 	bl	8001970 <HAL_GPIO_WritePin>
 8005b80:	2201      	movs	r2, #1
 8005b82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b86:	48a4      	ldr	r0, [pc, #656]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005b88:	f7fb fef2 	bl	8001970 <HAL_GPIO_WritePin>
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	e7d7      	b.n	8005b40 <_7SEG_SetNumber+0x6c>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8005b90:	2200      	movs	r2, #0
 8005b92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b96:	489e      	ldr	r0, [pc, #632]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005b98:	f7fb feea 	bl	8001970 <HAL_GPIO_WritePin>
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ba2:	489c      	ldr	r0, [pc, #624]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005ba4:	f7fb fee4 	bl	8001970 <HAL_GPIO_WritePin>
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005bae:	4898      	ldr	r0, [pc, #608]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005bb0:	f7fb fede 	bl	8001970 <HAL_GPIO_WritePin>
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005bba:	4897      	ldr	r0, [pc, #604]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005bbc:	f7fb fed8 	bl	8001970 <HAL_GPIO_WritePin>
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2120      	movs	r1, #32
 8005bc4:	4892      	ldr	r0, [pc, #584]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005bc6:	f7fb fed3 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8005bca:	4891      	ldr	r0, [pc, #580]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005bcc:	2201      	movs	r2, #1
 8005bce:	2140      	movs	r1, #64	; 0x40
					DGT1_E_OFF; DGT1_F_OFF;
 8005bd0:	f7fb fece 	bl	8001970 <HAL_GPIO_WritePin>
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
				break;
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
					DGT1_E_OFF;
 8005bda:	488f      	ldr	r0, [pc, #572]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005bdc:	e08d      	b.n	8005cfa <_7SEG_SetNumber+0x226>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8005bde:	2200      	movs	r2, #0
 8005be0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005be4:	488a      	ldr	r0, [pc, #552]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005be6:	f7fb fec3 	bl	8001970 <HAL_GPIO_WritePin>
 8005bea:	2200      	movs	r2, #0
 8005bec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005bf0:	4888      	ldr	r0, [pc, #544]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005bf2:	f7fb febd 	bl	8001970 <HAL_GPIO_WritePin>
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	2140      	movs	r1, #64	; 0x40
 8005bfa:	4885      	ldr	r0, [pc, #532]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005bfc:	f7fb feb8 	bl	8001970 <HAL_GPIO_WritePin>
 8005c00:	2200      	movs	r2, #0
 8005c02:	2120      	movs	r1, #32
 8005c04:	4882      	ldr	r0, [pc, #520]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c06:	f7fb feb3 	bl	8001970 <HAL_GPIO_WritePin>
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c10:	487f      	ldr	r0, [pc, #508]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c12:	f7fb fead 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8005c16:	2201      	movs	r2, #1
 8005c18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c1c:	487e      	ldr	r0, [pc, #504]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005c1e:	e7d7      	b.n	8005bd0 <_7SEG_SetNumber+0xfc>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 8005c20:	2200      	movs	r2, #0
 8005c22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005c26:	487c      	ldr	r0, [pc, #496]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005c28:	f7fb fea2 	bl	8001970 <HAL_GPIO_WritePin>
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c32:	4877      	ldr	r0, [pc, #476]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c34:	f7fb fe9c 	bl	8001970 <HAL_GPIO_WritePin>
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005c3e:	4875      	ldr	r0, [pc, #468]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005c40:	f7fb fe96 	bl	8001970 <HAL_GPIO_WritePin>
 8005c44:	2200      	movs	r2, #0
 8005c46:	2140      	movs	r1, #64	; 0x40
 8005c48:	4871      	ldr	r0, [pc, #452]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c4a:	f7fb fe91 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c54:	486e      	ldr	r0, [pc, #440]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c56:	f7fb fe8b 	bl	8001970 <HAL_GPIO_WritePin>
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	2120      	movs	r1, #32
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8005c5e:	486c      	ldr	r0, [pc, #432]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c60:	e01f      	b.n	8005ca2 <_7SEG_SetNumber+0x1ce>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8005c62:	2200      	movs	r2, #0
 8005c64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c68:	4869      	ldr	r0, [pc, #420]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c6a:	f7fb fe81 	bl	8001970 <HAL_GPIO_WritePin>
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005c74:	4868      	ldr	r0, [pc, #416]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005c76:	f7fb fe7b 	bl	8001970 <HAL_GPIO_WritePin>
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c80:	4863      	ldr	r0, [pc, #396]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c82:	f7fb fe75 	bl	8001970 <HAL_GPIO_WritePin>
 8005c86:	2200      	movs	r2, #0
 8005c88:	2140      	movs	r1, #64	; 0x40
 8005c8a:	4861      	ldr	r0, [pc, #388]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c8c:	f7fb fe70 	bl	8001970 <HAL_GPIO_WritePin>
 8005c90:	2200      	movs	r2, #0
 8005c92:	2120      	movs	r1, #32
 8005c94:	485e      	ldr	r0, [pc, #376]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005c96:	f7fb fe6b 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8005c9a:	485e      	ldr	r0, [pc, #376]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f44f 7180 	mov.w	r1, #256	; 0x100
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8005ca2:	f7fb fe65 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005cac:	e795      	b.n	8005bda <_7SEG_SetNumber+0x106>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005cb4:	4856      	ldr	r0, [pc, #344]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005cb6:	f7fb fe5b 	bl	8001970 <HAL_GPIO_WritePin>
 8005cba:	2200      	movs	r2, #0
 8005cbc:	2140      	movs	r1, #64	; 0x40
 8005cbe:	4854      	ldr	r0, [pc, #336]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005cc0:	f7fb fe56 	bl	8001970 <HAL_GPIO_WritePin>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	2120      	movs	r1, #32
 8005cc8:	4851      	ldr	r0, [pc, #324]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005cca:	f7fb fe51 	bl	8001970 <HAL_GPIO_WritePin>
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005cd4:	4850      	ldr	r0, [pc, #320]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005cd6:	f7fb fe4b 	bl	8001970 <HAL_GPIO_WritePin>
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005ce0:	484d      	ldr	r0, [pc, #308]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005ce2:	f7fb fe45 	bl	8001970 <HAL_GPIO_WritePin>
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005cec:	4848      	ldr	r0, [pc, #288]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005cee:	f7fb fe3f 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8005cf2:	4848      	ldr	r0, [pc, #288]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	f44f 7180 	mov.w	r1, #256	; 0x100
					DGT1_E_OFF;
 8005cfa:	f7fb fe39 	bl	8001970 <HAL_GPIO_WritePin>
				break;
		}

		if(dp == ON)
 8005cfe:	2c01      	cmp	r4, #1
 8005d00:	d16a      	bne.n	8005dd8 <_7SEG_SetNumber+0x304>
		{
			DGT1_DP_ON;
 8005d02:	2200      	movs	r2, #0
		}
		else if(dp == OFF)
		{
			DGT1_DP_OFF;
 8005d04:	4842      	ldr	r0, [pc, #264]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005d06:	2180      	movs	r1, #128	; 0x80
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8005d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			DGT2_DP_OFF;
 8005d0c:	f7fb be30 	b.w	8001970 <HAL_GPIO_WritePin>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 8005d10:	2200      	movs	r2, #0
 8005d12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005d16:	4840      	ldr	r0, [pc, #256]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005d18:	f7fb fe2a 	bl	8001970 <HAL_GPIO_WritePin>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d22:	483b      	ldr	r0, [pc, #236]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005d24:	f7fb fe24 	bl	8001970 <HAL_GPIO_WritePin>
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d2e:	4839      	ldr	r0, [pc, #228]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005d30:	f7fb fe1e 	bl	8001970 <HAL_GPIO_WritePin>
 8005d34:	2200      	movs	r2, #0
 8005d36:	2140      	movs	r1, #64	; 0x40
 8005d38:	4835      	ldr	r0, [pc, #212]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005d3a:	f7fb fe19 	bl	8001970 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8005d3e:	2201      	movs	r2, #1
 8005d40:	2120      	movs	r1, #32
 8005d42:	4833      	ldr	r0, [pc, #204]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005d44:	f7fb fe14 	bl	8001970 <HAL_GPIO_WritePin>
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005d4e:	e6f9      	b.n	8005b44 <_7SEG_SetNumber+0x70>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8005d50:	2200      	movs	r2, #0
 8005d52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d56:	482e      	ldr	r0, [pc, #184]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005d58:	f7fb fe0a 	bl	8001970 <HAL_GPIO_WritePin>
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d62:	482c      	ldr	r0, [pc, #176]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005d64:	f7fb fe04 	bl	8001970 <HAL_GPIO_WritePin>
 8005d68:	2200      	movs	r2, #0
 8005d6a:	2140      	movs	r1, #64	; 0x40
 8005d6c:	4828      	ldr	r0, [pc, #160]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005d6e:	f7fb fdff 	bl	8001970 <HAL_GPIO_WritePin>
 8005d72:	2200      	movs	r2, #0
 8005d74:	2120      	movs	r1, #32
 8005d76:	4826      	ldr	r0, [pc, #152]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005d78:	f7fb fdfa 	bl	8001970 <HAL_GPIO_WritePin>
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005d82:	4825      	ldr	r0, [pc, #148]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005d84:	f7fb fdf4 	bl	8001970 <HAL_GPIO_WritePin>
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005d8e:	4822      	ldr	r0, [pc, #136]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005d90:	f7fb fdee 	bl	8001970 <HAL_GPIO_WritePin>
 8005d94:	2200      	movs	r2, #0
 8005d96:	e6d9      	b.n	8005b4c <_7SEG_SetNumber+0x78>
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d9e:	481c      	ldr	r0, [pc, #112]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005da0:	f7fb fde6 	bl	8001970 <HAL_GPIO_WritePin>
 8005da4:	2200      	movs	r2, #0
 8005da6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005daa:	481a      	ldr	r0, [pc, #104]	; (8005e14 <_7SEG_SetNumber+0x340>)
 8005dac:	f7fb fde0 	bl	8001970 <HAL_GPIO_WritePin>
 8005db0:	2200      	movs	r2, #0
 8005db2:	2140      	movs	r1, #64	; 0x40
 8005db4:	4816      	ldr	r0, [pc, #88]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005db6:	f7fb fddb 	bl	8001970 <HAL_GPIO_WritePin>
 8005dba:	2200      	movs	r2, #0
 8005dbc:	2120      	movs	r1, #32
 8005dbe:	4814      	ldr	r0, [pc, #80]	; (8005e10 <_7SEG_SetNumber+0x33c>)
 8005dc0:	f7fb fdd6 	bl	8001970 <HAL_GPIO_WritePin>
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005dca:	4813      	ldr	r0, [pc, #76]	; (8005e18 <_7SEG_SetNumber+0x344>)
 8005dcc:	f7fb fdd0 	bl	8001970 <HAL_GPIO_WritePin>
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005dd6:	e742      	b.n	8005c5e <_7SEG_SetNumber+0x18a>
		else if(dp == OFF)
 8005dd8:	2c00      	cmp	r4, #0
 8005dda:	f040 819a 	bne.w	8006112 <_7SEG_SetNumber+0x63e>
			DGT1_DP_OFF;
 8005dde:	2201      	movs	r2, #1
 8005de0:	e790      	b.n	8005d04 <_7SEG_SetNumber+0x230>
	else if(dgt == DGT2)
 8005de2:	2801      	cmp	r0, #1
 8005de4:	f040 8195 	bne.w	8006112 <_7SEG_SetNumber+0x63e>
		switch(num%10)
 8005de8:	220a      	movs	r2, #10
 8005dea:	fb91 f3f2 	sdiv	r3, r1, r2
 8005dee:	fb02 1113 	mls	r1, r2, r3, r1
 8005df2:	2909      	cmp	r1, #9
 8005df4:	f200 8084 	bhi.w	8005f00 <_7SEG_SetNumber+0x42c>
 8005df8:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005dfc:	00380010 	.word	0x00380010
 8005e00:	008a0058 	.word	0x008a0058
 8005e04:	00d400ac 	.word	0x00d400ac
 8005e08:	011e00f6 	.word	0x011e00f6
 8005e0c:	01660140 	.word	0x01660140
 8005e10:	40020c00 	.word	0x40020c00
 8005e14:	40020000 	.word	0x40020000
 8005e18:	40020800 	.word	0x40020800
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e22:	48bc      	ldr	r0, [pc, #752]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e24:	f7fb fda4 	bl	8001970 <HAL_GPIO_WritePin>
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005e2e:	48b9      	ldr	r0, [pc, #740]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e30:	f7fb fd9e 	bl	8001970 <HAL_GPIO_WritePin>
 8005e34:	2200      	movs	r2, #0
 8005e36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e3a:	48b6      	ldr	r0, [pc, #728]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e3c:	f7fb fd98 	bl	8001970 <HAL_GPIO_WritePin>
 8005e40:	2200      	movs	r2, #0
 8005e42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005e46:	48b3      	ldr	r0, [pc, #716]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e48:	f7fb fd92 	bl	8001970 <HAL_GPIO_WritePin>
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005e52:	48b0      	ldr	r0, [pc, #704]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e54:	f7fb fd8c 	bl	8001970 <HAL_GPIO_WritePin>
 8005e58:	2200      	movs	r2, #0
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8005e5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e5e:	48ad      	ldr	r0, [pc, #692]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e60:	f7fb fd86 	bl	8001970 <HAL_GPIO_WritePin>
 8005e64:	2201      	movs	r2, #1
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8005e66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005e6a:	e046      	b.n	8005efa <_7SEG_SetNumber+0x426>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005e72:	48a8      	ldr	r0, [pc, #672]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e74:	f7fb fd7c 	bl	8001970 <HAL_GPIO_WritePin>
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e7e:	48a5      	ldr	r0, [pc, #660]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e80:	f7fb fd76 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8005e84:	2201      	movs	r2, #1
 8005e86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e8a:	48a2      	ldr	r0, [pc, #648]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e8c:	f7fb fd70 	bl	8001970 <HAL_GPIO_WritePin>
 8005e90:	2201      	movs	r2, #1
 8005e92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005e96:	489f      	ldr	r0, [pc, #636]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005e98:	f7fb fd6a 	bl	8001970 <HAL_GPIO_WritePin>
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ea2:	489c      	ldr	r0, [pc, #624]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ea4:	f7fb fd64 	bl	8001970 <HAL_GPIO_WritePin>
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	e7d6      	b.n	8005e5a <_7SEG_SetNumber+0x386>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8005eac:	2200      	movs	r2, #0
 8005eae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005eb2:	4898      	ldr	r0, [pc, #608]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005eb4:	f7fb fd5c 	bl	8001970 <HAL_GPIO_WritePin>
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ebe:	4895      	ldr	r0, [pc, #596]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ec0:	f7fb fd56 	bl	8001970 <HAL_GPIO_WritePin>
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005eca:	4892      	ldr	r0, [pc, #584]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ecc:	f7fb fd50 	bl	8001970 <HAL_GPIO_WritePin>
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ed6:	488f      	ldr	r0, [pc, #572]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ed8:	f7fb fd4a 	bl	8001970 <HAL_GPIO_WritePin>
 8005edc:	2200      	movs	r2, #0
 8005ede:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005ee2:	488c      	ldr	r0, [pc, #560]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ee4:	f7fb fd44 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
					DGT2_E_OFF; DGT2_F_OFF;
 8005eee:	4889      	ldr	r0, [pc, #548]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ef0:	f7fb fd3e 	bl	8001970 <HAL_GPIO_WritePin>
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f44f 7180 	mov.w	r1, #256	; 0x100
					DGT2_E_OFF;
 8005efa:	4886      	ldr	r0, [pc, #536]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005efc:	f7fb fd38 	bl	8001970 <HAL_GPIO_WritePin>
		if(dp == ON)
 8005f00:	2c01      	cmp	r4, #1
 8005f02:	f040 8103 	bne.w	800610c <_7SEG_SetNumber+0x638>
			DGT2_DP_ON;
 8005f06:	2200      	movs	r2, #0
			DGT2_DP_OFF;
 8005f08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005f0c:	4881      	ldr	r0, [pc, #516]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f0e:	e6fb      	b.n	8005d08 <_7SEG_SetNumber+0x234>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8005f10:	2200      	movs	r2, #0
 8005f12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005f16:	487f      	ldr	r0, [pc, #508]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f18:	f7fb fd2a 	bl	8001970 <HAL_GPIO_WritePin>
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005f22:	487c      	ldr	r0, [pc, #496]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f24:	f7fb fd24 	bl	8001970 <HAL_GPIO_WritePin>
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f2e:	4879      	ldr	r0, [pc, #484]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f30:	f7fb fd1e 	bl	8001970 <HAL_GPIO_WritePin>
 8005f34:	2200      	movs	r2, #0
 8005f36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005f3a:	4876      	ldr	r0, [pc, #472]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f3c:	f7fb fd18 	bl	8001970 <HAL_GPIO_WritePin>
 8005f40:	2200      	movs	r2, #0
 8005f42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005f46:	4873      	ldr	r0, [pc, #460]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f48:	f7fb fd12 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005f52:	e7cc      	b.n	8005eee <_7SEG_SetNumber+0x41a>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8005f54:	2200      	movs	r2, #0
 8005f56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005f5a:	486e      	ldr	r0, [pc, #440]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f5c:	f7fb fd08 	bl	8001970 <HAL_GPIO_WritePin>
 8005f60:	2200      	movs	r2, #0
 8005f62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005f66:	486b      	ldr	r0, [pc, #428]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f68:	f7fb fd02 	bl	8001970 <HAL_GPIO_WritePin>
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005f72:	4868      	ldr	r0, [pc, #416]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f74:	f7fb fcfc 	bl	8001970 <HAL_GPIO_WritePin>
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f7e:	4865      	ldr	r0, [pc, #404]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f80:	f7fb fcf6 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8005f84:	2201      	movs	r2, #1
 8005f86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005f8a:	4862      	ldr	r0, [pc, #392]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f8c:	f7fb fcf0 	bl	8001970 <HAL_GPIO_WritePin>
 8005f90:	2201      	movs	r2, #1
 8005f92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8005f96:	485f      	ldr	r0, [pc, #380]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005f98:	f7fb fcea 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005fa2:	e7aa      	b.n	8005efa <_7SEG_SetNumber+0x426>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005faa:	485a      	ldr	r0, [pc, #360]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005fac:	f7fb fce0 	bl	8001970 <HAL_GPIO_WritePin>
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005fb6:	4857      	ldr	r0, [pc, #348]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005fb8:	f7fb fcda 	bl	8001970 <HAL_GPIO_WritePin>
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005fc2:	4854      	ldr	r0, [pc, #336]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005fc4:	f7fb fcd4 	bl	8001970 <HAL_GPIO_WritePin>
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005fce:	4851      	ldr	r0, [pc, #324]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005fd0:	f7fb fcce 	bl	8001970 <HAL_GPIO_WritePin>
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005fda:	484e      	ldr	r0, [pc, #312]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005fdc:	f7fb fcc8 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005fe6:	e7d6      	b.n	8005f96 <_7SEG_SetNumber+0x4c2>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005fee:	4849      	ldr	r0, [pc, #292]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ff0:	f7fb fcbe 	bl	8001970 <HAL_GPIO_WritePin>
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ffa:	4846      	ldr	r0, [pc, #280]	; (8006114 <_7SEG_SetNumber+0x640>)
 8005ffc:	f7fb fcb8 	bl	8001970 <HAL_GPIO_WritePin>
 8006000:	2200      	movs	r2, #0
 8006002:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006006:	4843      	ldr	r0, [pc, #268]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006008:	f7fb fcb2 	bl	8001970 <HAL_GPIO_WritePin>
 800600c:	2200      	movs	r2, #0
 800600e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006012:	4840      	ldr	r0, [pc, #256]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006014:	f7fb fcac 	bl	8001970 <HAL_GPIO_WritePin>
 8006018:	2200      	movs	r2, #0
 800601a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800601e:	483d      	ldr	r0, [pc, #244]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006020:	f7fb fca6 	bl	8001970 <HAL_GPIO_WritePin>
 8006024:	2200      	movs	r2, #0
 8006026:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800602a:	483a      	ldr	r0, [pc, #232]	; (8006114 <_7SEG_SetNumber+0x640>)
 800602c:	f7fb fca0 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8006030:	2201      	movs	r2, #1
 8006032:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006036:	e760      	b.n	8005efa <_7SEG_SetNumber+0x426>
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8006038:	2200      	movs	r2, #0
 800603a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800603e:	4835      	ldr	r0, [pc, #212]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006040:	f7fb fc96 	bl	8001970 <HAL_GPIO_WritePin>
 8006044:	2200      	movs	r2, #0
 8006046:	f44f 7100 	mov.w	r1, #512	; 0x200
 800604a:	4832      	ldr	r0, [pc, #200]	; (8006114 <_7SEG_SetNumber+0x640>)
 800604c:	f7fb fc90 	bl	8001970 <HAL_GPIO_WritePin>
 8006050:	2200      	movs	r2, #0
 8006052:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006056:	482f      	ldr	r0, [pc, #188]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006058:	f7fb fc8a 	bl	8001970 <HAL_GPIO_WritePin>
 800605c:	2200      	movs	r2, #0
 800605e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006062:	482c      	ldr	r0, [pc, #176]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006064:	f7fb fc84 	bl	8001970 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8006068:	2201      	movs	r2, #1
 800606a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800606e:	4829      	ldr	r0, [pc, #164]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006070:	f7fb fc7e 	bl	8001970 <HAL_GPIO_WritePin>
 8006074:	2201      	movs	r2, #1
 8006076:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800607a:	e6f0      	b.n	8005e5e <_7SEG_SetNumber+0x38a>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800607c:	2200      	movs	r2, #0
 800607e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006082:	4824      	ldr	r0, [pc, #144]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006084:	f7fb fc74 	bl	8001970 <HAL_GPIO_WritePin>
 8006088:	2200      	movs	r2, #0
 800608a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800608e:	4821      	ldr	r0, [pc, #132]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006090:	f7fb fc6e 	bl	8001970 <HAL_GPIO_WritePin>
 8006094:	2200      	movs	r2, #0
 8006096:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800609a:	481e      	ldr	r0, [pc, #120]	; (8006114 <_7SEG_SetNumber+0x640>)
 800609c:	f7fb fc68 	bl	8001970 <HAL_GPIO_WritePin>
 80060a0:	2200      	movs	r2, #0
 80060a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80060a6:	481b      	ldr	r0, [pc, #108]	; (8006114 <_7SEG_SetNumber+0x640>)
 80060a8:	f7fb fc62 	bl	8001970 <HAL_GPIO_WritePin>
 80060ac:	2200      	movs	r2, #0
 80060ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80060b2:	4818      	ldr	r0, [pc, #96]	; (8006114 <_7SEG_SetNumber+0x640>)
 80060b4:	f7fb fc5c 	bl	8001970 <HAL_GPIO_WritePin>
 80060b8:	2200      	movs	r2, #0
 80060ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80060be:	4815      	ldr	r0, [pc, #84]	; (8006114 <_7SEG_SetNumber+0x640>)
 80060c0:	f7fb fc56 	bl	8001970 <HAL_GPIO_WritePin>
 80060c4:	2200      	movs	r2, #0
 80060c6:	e6ce      	b.n	8005e66 <_7SEG_SetNumber+0x392>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 80060c8:	2200      	movs	r2, #0
 80060ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80060ce:	4811      	ldr	r0, [pc, #68]	; (8006114 <_7SEG_SetNumber+0x640>)
 80060d0:	f7fb fc4e 	bl	8001970 <HAL_GPIO_WritePin>
 80060d4:	2200      	movs	r2, #0
 80060d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80060da:	480e      	ldr	r0, [pc, #56]	; (8006114 <_7SEG_SetNumber+0x640>)
 80060dc:	f7fb fc48 	bl	8001970 <HAL_GPIO_WritePin>
 80060e0:	2200      	movs	r2, #0
 80060e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80060e6:	480b      	ldr	r0, [pc, #44]	; (8006114 <_7SEG_SetNumber+0x640>)
 80060e8:	f7fb fc42 	bl	8001970 <HAL_GPIO_WritePin>
 80060ec:	2200      	movs	r2, #0
 80060ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80060f2:	4808      	ldr	r0, [pc, #32]	; (8006114 <_7SEG_SetNumber+0x640>)
 80060f4:	f7fb fc3c 	bl	8001970 <HAL_GPIO_WritePin>
 80060f8:	2200      	movs	r2, #0
 80060fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80060fe:	4805      	ldr	r0, [pc, #20]	; (8006114 <_7SEG_SetNumber+0x640>)
 8006100:	f7fb fc36 	bl	8001970 <HAL_GPIO_WritePin>
 8006104:	2200      	movs	r2, #0
 8006106:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800610a:	e744      	b.n	8005f96 <_7SEG_SetNumber+0x4c2>
		else if(dp == OFF)
 800610c:	b90c      	cbnz	r4, 8006112 <_7SEG_SetNumber+0x63e>
			DGT2_DP_OFF;
 800610e:	2201      	movs	r2, #1
 8006110:	e6fa      	b.n	8005f08 <_7SEG_SetNumber+0x434>
 8006112:	bd10      	pop	{r4, pc}
 8006114:	40021000 	.word	0x40021000

08006118 <_7SEG_GPIO_Init>:
{
 8006118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611c:	b08b      	sub	sp, #44	; 0x2c
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800611e:	4b55      	ldr	r3, [pc, #340]	; (8006274 <_7SEG_GPIO_Init+0x15c>)
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 8006120:	4d55      	ldr	r5, [pc, #340]	; (8006278 <_7SEG_GPIO_Init+0x160>)
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8006122:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8006280 <_7SEG_GPIO_Init+0x168>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006126:	2400      	movs	r4, #0
 8006128:	9401      	str	r4, [sp, #4]
 800612a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800612c:	f042 0201 	orr.w	r2, r2, #1
 8006130:	631a      	str	r2, [r3, #48]	; 0x30
 8006132:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006134:	f002 0201 	and.w	r2, r2, #1
 8006138:	9201      	str	r2, [sp, #4]
 800613a:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800613c:	9402      	str	r4, [sp, #8]
 800613e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006140:	f042 0204 	orr.w	r2, r2, #4
 8006144:	631a      	str	r2, [r3, #48]	; 0x30
 8006146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006148:	f002 0204 	and.w	r2, r2, #4
 800614c:	9202      	str	r2, [sp, #8]
 800614e:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8006150:	9403      	str	r4, [sp, #12]
 8006152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006154:	f042 0208 	orr.w	r2, r2, #8
 8006158:	631a      	str	r2, [r3, #48]	; 0x30
 800615a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800615c:	f002 0208 	and.w	r2, r2, #8
 8006160:	9203      	str	r2, [sp, #12]
 8006162:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006164:	9404      	str	r4, [sp, #16]
 8006166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006168:	f042 0210 	orr.w	r2, r2, #16
 800616c:	631a      	str	r2, [r3, #48]	; 0x30
 800616e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006170:	9407      	str	r4, [sp, #28]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006172:	f003 0310 	and.w	r3, r3, #16
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006176:	2601      	movs	r6, #1
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006178:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 800617a:	f44f 6700 	mov.w	r7, #2048	; 0x800
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 800617e:	a905      	add	r1, sp, #20
 8006180:	4628      	mov	r0, r5
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006182:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 8006184:	9705      	str	r7, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8006186:	f44f 7980 	mov.w	r9, #256	; 0x100
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800618a:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800618c:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 800618e:	f7fb fb09 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 8006192:	a905      	add	r1, sp, #20
 8006194:	4839      	ldr	r0, [pc, #228]	; (800627c <_7SEG_GPIO_Init+0x164>)
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8006196:	f8cd 9014 	str.w	r9, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800619a:	f7fb fb03 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800619e:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 80061a0:	a905      	add	r1, sp, #20
 80061a2:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 80061a4:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 80061a6:	f7fb fafd 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 80061aa:	2320      	movs	r3, #32
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 80061ac:	a905      	add	r1, sp, #20
 80061ae:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 80061b0:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 80061b2:	f44f 4b80 	mov.w	fp, #16384	; 0x4000
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 80061b6:	f7fb faf5 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 80061ba:	a905      	add	r1, sp, #20
 80061bc:	4650      	mov	r0, sl
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 80061be:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 80061c2:	f8cd b014 	str.w	fp, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 80061c6:	f7fb faed 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 80061ca:	a905      	add	r1, sp, #20
 80061cc:	4650      	mov	r0, sl
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 80061ce:	f8cd 8014 	str.w	r8, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 80061d2:	f44f 4a00 	mov.w	sl, #32768	; 0x8000
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 80061d6:	f7fb fae5 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 80061da:	a905      	add	r1, sp, #20
 80061dc:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 80061de:	f8cd a014 	str.w	sl, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 80061e2:	f7fb fadf 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 80061e6:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 80061e8:	a905      	add	r1, sp, #20
 80061ea:	4628      	mov	r0, r5
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 80061ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 80061f0:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 80061f2:	f7fb fad7 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 80061f6:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 80061fa:	a905      	add	r1, sp, #20
 80061fc:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 80061fe:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8006200:	f7fb fad0 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8006204:	f44f 6380 	mov.w	r3, #1024	; 0x400
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8006208:	a905      	add	r1, sp, #20
 800620a:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800620c:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 800620e:	f7fb fac9 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8006212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8006216:	a905      	add	r1, sp, #20
 8006218:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800621a:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 800621c:	f7fb fac2 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8006220:	a905      	add	r1, sp, #20
 8006222:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 8006224:	f8cd b014 	str.w	fp, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8006228:	f7fb fabc 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 800622c:	a905      	add	r1, sp, #20
 800622e:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8006230:	f8cd a014 	str.w	sl, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8006234:	f7fb fab6 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 8006238:	a905      	add	r1, sp, #20
 800623a:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 800623c:	f8cd 9014 	str.w	r9, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 8006240:	f7fb fab0 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 8006244:	a905      	add	r1, sp, #20
 8006246:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 8006248:	f8cd 8014 	str.w	r8, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 800624c:	f7fb faaa 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8006250:	a905      	add	r1, sp, #20
 8006252:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 8006254:	9705      	str	r7, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8006256:	f7fb faa5 	bl	80017a4 <HAL_GPIO_Init>
	_7SEG_SetNumber(DGT1, 0, ON);
 800625a:	4632      	mov	r2, r6
 800625c:	4621      	mov	r1, r4
 800625e:	4620      	mov	r0, r4
 8006260:	f7ff fc38 	bl	8005ad4 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8006264:	4632      	mov	r2, r6
 8006266:	4621      	mov	r1, r4
 8006268:	4630      	mov	r0, r6
 800626a:	f7ff fc33 	bl	8005ad4 <_7SEG_SetNumber>
}
 800626e:	b00b      	add	sp, #44	; 0x2c
 8006270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006274:	40023800 	.word	0x40023800
 8006278:	40020c00 	.word	0x40020c00
 800627c:	40020000 	.word	0x40020000
 8006280:	40020800 	.word	0x40020800

08006284 <CLCD_GPIO_Init>:
#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8006284:	b510      	push	{r4, lr}
 8006286:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006288:	2300      	movs	r3, #0
 800628a:	4a1e      	ldr	r2, [pc, #120]	; (8006304 <CLCD_GPIO_Init+0x80>)
 800628c:	9300      	str	r3, [sp, #0]
 800628e:	6b11      	ldr	r1, [r2, #48]	; 0x30
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8006290:	4c1d      	ldr	r4, [pc, #116]	; (8006308 <CLCD_GPIO_Init+0x84>)
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006292:	f041 0110 	orr.w	r1, r1, #16
 8006296:	6311      	str	r1, [r2, #48]	; 0x30
 8006298:	6b12      	ldr	r2, [r2, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800629a:	9303      	str	r3, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800629c:	f002 0210 	and.w	r2, r2, #16
 80062a0:	9200      	str	r2, [sp, #0]
 80062a2:	9a00      	ldr	r2, [sp, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062a4:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80062a6:	2201      	movs	r2, #1
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80062a8:	a901      	add	r1, sp, #4
 80062aa:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80062ac:	9201      	str	r2, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062ae:	9202      	str	r2, [sp, #8]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80062b0:	f7fb fa78 	bl	80017a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 80062b4:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80062b6:	a901      	add	r1, sp, #4
 80062b8:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 80062ba:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80062bc:	f7fb fa72 	bl	80017a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80062c0:	2304      	movs	r3, #4
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80062c2:	eb0d 0103 	add.w	r1, sp, r3
 80062c6:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80062c8:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80062ca:	f7fb fa6b 	bl	80017a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 80062ce:	2310      	movs	r3, #16
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 80062d0:	a901      	add	r1, sp, #4
 80062d2:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 80062d4:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 80062d6:	f7fb fa65 	bl	80017a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 80062da:	2320      	movs	r3, #32
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 80062dc:	a901      	add	r1, sp, #4
 80062de:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 80062e0:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 80062e2:	f7fb fa5f 	bl	80017a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 80062e6:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 80062e8:	a901      	add	r1, sp, #4
 80062ea:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 80062ec:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 80062ee:	f7fb fa59 	bl	80017a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 80062f2:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 80062f4:	a901      	add	r1, sp, #4
 80062f6:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 80062f8:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 80062fa:	f7fb fa53 	bl	80017a4 <HAL_GPIO_Init>
}
 80062fe:	b006      	add	sp, #24
 8006300:	bd10      	pop	{r4, pc}
 8006302:	bf00      	nop
 8006304:	40023800 	.word	0x40023800
 8006308:	40021000 	.word	0x40021000

0800630c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800630c:	4b36      	ldr	r3, [pc, #216]	; (80063e8 <CLCD_Write_Instruction+0xdc>)
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800630e:	695a      	ldr	r2, [r3, #20]
 8006310:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006314:	bf14      	ite	ne
 8006316:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
 800631a:	f022 0280 	biceq.w	r2, r2, #128	; 0x80
 800631e:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8006320:	695a      	ldr	r2, [r3, #20]
 8006322:	0641      	lsls	r1, r0, #25
 8006324:	bf4c      	ite	mi
 8006326:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 800632a:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 800632e:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8006330:	695a      	ldr	r2, [r3, #20]
 8006332:	0681      	lsls	r1, r0, #26
 8006334:	bf4c      	ite	mi
 8006336:	f042 0220 	orrmi.w	r2, r2, #32
 800633a:	f022 0220 	bicpl.w	r2, r2, #32
 800633e:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8006340:	695a      	ldr	r2, [r3, #20]
 8006342:	06c1      	lsls	r1, r0, #27
 8006344:	bf4c      	ite	mi
 8006346:	f042 0210 	orrmi.w	r2, r2, #16
 800634a:	f022 0210 	bicpl.w	r2, r2, #16
 800634e:	615a      	str	r2, [r3, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8006350:	695a      	ldr	r2, [r3, #20]
 8006352:	f022 0201 	bic.w	r2, r2, #1
 8006356:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8006358:	695a      	ldr	r2, [r3, #20]
 800635a:	f022 0202 	bic.w	r2, r2, #2
 800635e:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8006360:	695a      	ldr	r2, [r3, #20]
 8006362:	f022 0204 	bic.w	r2, r2, #4
 8006366:	615a      	str	r2, [r3, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8006368:	695a      	ldr	r2, [r3, #20]
 800636a:	f042 0204 	orr.w	r2, r2, #4
 800636e:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8006370:	695a      	ldr	r2, [r3, #20]
 8006372:	f022 0204 	bic.w	r2, r2, #4
 8006376:	615a      	str	r2, [r3, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8006378:	695a      	ldr	r2, [r3, #20]
 800637a:	0701      	lsls	r1, r0, #28
 800637c:	bf4c      	ite	mi
 800637e:	f042 0280 	orrmi.w	r2, r2, #128	; 0x80
 8006382:	f022 0280 	bicpl.w	r2, r2, #128	; 0x80
 8006386:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8006388:	695a      	ldr	r2, [r3, #20]
 800638a:	0741      	lsls	r1, r0, #29
 800638c:	bf4c      	ite	mi
 800638e:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 8006392:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 8006396:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8006398:	695a      	ldr	r2, [r3, #20]
 800639a:	0781      	lsls	r1, r0, #30
 800639c:	bf4c      	ite	mi
 800639e:	f042 0220 	orrmi.w	r2, r2, #32
 80063a2:	f022 0220 	bicpl.w	r2, r2, #32
 80063a6:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80063a8:	695a      	ldr	r2, [r3, #20]
 80063aa:	07c1      	lsls	r1, r0, #31
 80063ac:	bf4c      	ite	mi
 80063ae:	f042 0210 	orrmi.w	r2, r2, #16
 80063b2:	f022 0210 	bicpl.w	r2, r2, #16
 80063b6:	615a      	str	r2, [r3, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80063b8:	695a      	ldr	r2, [r3, #20]
 80063ba:	f022 0201 	bic.w	r2, r2, #1
 80063be:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80063c0:	695a      	ldr	r2, [r3, #20]
 80063c2:	f022 0202 	bic.w	r2, r2, #2
 80063c6:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80063c8:	695a      	ldr	r2, [r3, #20]
 80063ca:	f022 0204 	bic.w	r2, r2, #4
 80063ce:	615a      	str	r2, [r3, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80063d0:	695a      	ldr	r2, [r3, #20]
 80063d2:	f042 0204 	orr.w	r2, r2, #4
 80063d6:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80063d8:	695a      	ldr	r2, [r3, #20]
 80063da:	f022 0204 	bic.w	r2, r2, #4
 80063de:	615a      	str	r2, [r3, #20]

	HAL_Delay(1);
 80063e0:	2001      	movs	r0, #1
 80063e2:	f7fa bdb5 	b.w	8000f50 <HAL_Delay>
 80063e6:	bf00      	nop
 80063e8:	40021000 	.word	0x40021000

080063ec <CLCD_Write_Display>:
}

void CLCD_Write_Display(unsigned char b)
{
 80063ec:	4b36      	ldr	r3, [pc, #216]	; (80064c8 <CLCD_Write_Display+0xdc>)
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80063ee:	695a      	ldr	r2, [r3, #20]
 80063f0:	f010 0f80 	tst.w	r0, #128	; 0x80
 80063f4:	bf14      	ite	ne
 80063f6:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
 80063fa:	f022 0280 	biceq.w	r2, r2, #128	; 0x80
 80063fe:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8006400:	695a      	ldr	r2, [r3, #20]
 8006402:	0641      	lsls	r1, r0, #25
 8006404:	bf4c      	ite	mi
 8006406:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 800640a:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 800640e:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8006410:	695a      	ldr	r2, [r3, #20]
 8006412:	0681      	lsls	r1, r0, #26
 8006414:	bf4c      	ite	mi
 8006416:	f042 0220 	orrmi.w	r2, r2, #32
 800641a:	f022 0220 	bicpl.w	r2, r2, #32
 800641e:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8006420:	695a      	ldr	r2, [r3, #20]
 8006422:	06c1      	lsls	r1, r0, #27
 8006424:	bf4c      	ite	mi
 8006426:	f042 0210 	orrmi.w	r2, r2, #16
 800642a:	f022 0210 	bicpl.w	r2, r2, #16
 800642e:	615a      	str	r2, [r3, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8006430:	695a      	ldr	r2, [r3, #20]
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8006438:	695a      	ldr	r2, [r3, #20]
 800643a:	f022 0202 	bic.w	r2, r2, #2
 800643e:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8006440:	695a      	ldr	r2, [r3, #20]
 8006442:	f022 0204 	bic.w	r2, r2, #4
 8006446:	615a      	str	r2, [r3, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8006448:	695a      	ldr	r2, [r3, #20]
 800644a:	f042 0204 	orr.w	r2, r2, #4
 800644e:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8006450:	695a      	ldr	r2, [r3, #20]
 8006452:	f022 0204 	bic.w	r2, r2, #4
 8006456:	615a      	str	r2, [r3, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8006458:	695a      	ldr	r2, [r3, #20]
 800645a:	0701      	lsls	r1, r0, #28
 800645c:	bf4c      	ite	mi
 800645e:	f042 0280 	orrmi.w	r2, r2, #128	; 0x80
 8006462:	f022 0280 	bicpl.w	r2, r2, #128	; 0x80
 8006466:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8006468:	695a      	ldr	r2, [r3, #20]
 800646a:	0741      	lsls	r1, r0, #29
 800646c:	bf4c      	ite	mi
 800646e:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 8006472:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 8006476:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8006478:	695a      	ldr	r2, [r3, #20]
 800647a:	0781      	lsls	r1, r0, #30
 800647c:	bf4c      	ite	mi
 800647e:	f042 0220 	orrmi.w	r2, r2, #32
 8006482:	f022 0220 	bicpl.w	r2, r2, #32
 8006486:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8006488:	695a      	ldr	r2, [r3, #20]
 800648a:	07c1      	lsls	r1, r0, #31
 800648c:	bf4c      	ite	mi
 800648e:	f042 0210 	orrmi.w	r2, r2, #16
 8006492:	f022 0210 	bicpl.w	r2, r2, #16
 8006496:	615a      	str	r2, [r3, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8006498:	695a      	ldr	r2, [r3, #20]
 800649a:	f042 0201 	orr.w	r2, r2, #1
 800649e:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80064a0:	695a      	ldr	r2, [r3, #20]
 80064a2:	f022 0202 	bic.w	r2, r2, #2
 80064a6:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80064a8:	695a      	ldr	r2, [r3, #20]
 80064aa:	f022 0204 	bic.w	r2, r2, #4
 80064ae:	615a      	str	r2, [r3, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80064b0:	695a      	ldr	r2, [r3, #20]
 80064b2:	f042 0204 	orr.w	r2, r2, #4
 80064b6:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80064b8:	695a      	ldr	r2, [r3, #20]
 80064ba:	f022 0204 	bic.w	r2, r2, #4
 80064be:	615a      	str	r2, [r3, #20]
	
	HAL_Delay(1);
 80064c0:	2001      	movs	r0, #1
 80064c2:	f7fa bd45 	b.w	8000f50 <HAL_Delay>
 80064c6:	bf00      	nop
 80064c8:	40021000 	.word	0x40021000

080064cc <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
	// 16 * 2 Character LCD
	switch(y)
 80064cc:	b111      	cbz	r1, 80064d4 <CLCD_Gotoxy+0x8>
 80064ce:	2901      	cmp	r1, #1
 80064d0:	d004      	beq.n	80064dc <CLCD_Gotoxy+0x10>
 80064d2:	4770      	bx	lr
	{
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80064d4:	f080 0080 	eor.w	r0, r0, #128	; 0x80
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80064d8:	f7ff bf18 	b.w	800630c <CLCD_Write_Instruction>
 80064dc:	3840      	subs	r0, #64	; 0x40
 80064de:	b2c0      	uxtb	r0, r0
 80064e0:	e7fa      	b.n	80064d8 <CLCD_Gotoxy+0xc>

080064e2 <CLCD_Puts>:
		//case 3 : instruction_out(0xd0+x); break;
	}
}

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80064e2:	b510      	push	{r4, lr}
 80064e4:	4614      	mov	r4, r2
	unsigned int i=0;

	CLCD_Gotoxy(x,y);
 80064e6:	f7ff fff1 	bl	80064cc <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80064ea:	7820      	ldrb	r0, [r4, #0]
 80064ec:	f7ff ff7e 	bl	80063ec <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80064f0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1f8      	bne.n	80064ea <CLCD_Puts+0x8>
}
 80064f8:	bd10      	pop	{r4, pc}

080064fa <CLCD_Init>:

void CLCD_Init(void)
{
 80064fa:	b508      	push	{r3, lr}
	HAL_Delay(100);
 80064fc:	2064      	movs	r0, #100	; 0x64
 80064fe:	f7fa fd27 	bl	8000f50 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8006502:	2028      	movs	r0, #40	; 0x28
 8006504:	f7ff ff02 	bl	800630c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8006508:	200a      	movs	r0, #10
 800650a:	f7fa fd21 	bl	8000f50 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800650e:	2028      	movs	r0, #40	; 0x28
 8006510:	f7ff fefc 	bl	800630c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8006514:	200a      	movs	r0, #10
 8006516:	f7fa fd1b 	bl	8000f50 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 800651a:	200c      	movs	r0, #12
 800651c:	f7ff fef6 	bl	800630c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8006520:	2006      	movs	r0, #6
 8006522:	f7ff fef3 	bl	800630c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8006526:	2002      	movs	r0, #2
 8006528:	f7ff fef0 	bl	800630c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800652c:	2001      	movs	r0, #1
 800652e:	f7ff feed 	bl	800630c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8006532:	2001      	movs	r0, #1
}
 8006534:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	CLCD_Write_Instruction(0x01);
 8006538:	f7ff bee8 	b.w	800630c <CLCD_Write_Instruction>

0800653c <CLCD_Clear>:

void CLCD_Clear(void)
{
 800653c:	b508      	push	{r3, lr}
	CLCD_Write_Instruction(0x01);
 800653e:	2001      	movs	r0, #1
 8006540:	f7ff fee4 	bl	800630c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8006544:	200a      	movs	r0, #10
}
 8006546:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(10);
 800654a:	f7fa bd01 	b.w	8000f50 <HAL_Delay>
	...

08006550 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8006550:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 8006552:	230a      	movs	r3, #10
{
 8006554:	f8ad 000e 	strh.w	r0, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	f10d 0217 	add.w	r2, sp, #23
 800655e:	2301      	movs	r3, #1
 8006560:	f10d 010e 	add.w	r1, sp, #14
 8006564:	4803      	ldr	r0, [pc, #12]	; (8006574 <VS1003_SPI_ReadWriteByte+0x24>)
 8006566:	f7fc fd5d 	bl	8003024 <HAL_SPI_TransmitReceive>
	return RxData;
}
 800656a:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800656e:	b007      	add	sp, #28
 8006570:	f85d fb04 	ldr.w	pc, [sp], #4
 8006574:	2000044c 	.word	0x2000044c

08006578 <VS1003_SPI_SetSpeed>:
{
 8006578:	b508      	push	{r3, lr}
	hspi2.Instance = SPI2;
 800657a:	4b12      	ldr	r3, [pc, #72]	; (80065c4 <VS1003_SPI_SetSpeed+0x4c>)
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800657c:	4a12      	ldr	r2, [pc, #72]	; (80065c8 <VS1003_SPI_SetSpeed+0x50>)
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800657e:	2102      	movs	r1, #2
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8006580:	f44f 7c82 	mov.w	ip, #260	; 0x104
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006584:	6119      	str	r1, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006586:	2101      	movs	r1, #1
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8006588:	e883 1004 	stmia.w	r3, {r2, ip}
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800658c:	6159      	str	r1, [r3, #20]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800658e:	2200      	movs	r2, #0
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8006590:	f44f 7100 	mov.w	r1, #512	; 0x200
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006594:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006596:	60da      	str	r2, [r3, #12]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8006598:	6199      	str	r1, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800659a:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800659c:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800659e:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 80065a0:	62da      	str	r2, [r3, #44]	; 0x2c
	if(SpeedSet == SPI_SPEED_LOW)
 80065a2:	b958      	cbnz	r0, 80065bc <VS1003_SPI_SetSpeed+0x44>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80065a4:	2218      	movs	r2, #24
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80065a6:	4807      	ldr	r0, [pc, #28]	; (80065c4 <VS1003_SPI_SetSpeed+0x4c>)
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80065a8:	61da      	str	r2, [r3, #28]
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80065aa:	f7fc fcfe 	bl	8002faa <HAL_SPI_Init>
 80065ae:	b138      	cbz	r0, 80065c0 <VS1003_SPI_SetSpeed+0x48>
		_Error_Handler(__FILE__, __LINE__);
 80065b0:	217d      	movs	r1, #125	; 0x7d
 80065b2:	4806      	ldr	r0, [pc, #24]	; (80065cc <VS1003_SPI_SetSpeed+0x54>)
}
 80065b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		_Error_Handler(__FILE__, __LINE__);
 80065b8:	f000 bdf4 	b.w	80071a4 <_Error_Handler>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80065bc:	2210      	movs	r2, #16
 80065be:	e7f2      	b.n	80065a6 <VS1003_SPI_SetSpeed+0x2e>
 80065c0:	bd08      	pop	{r3, pc}
 80065c2:	bf00      	nop
 80065c4:	2000044c 	.word	0x2000044c
 80065c8:	40003800 	.word	0x40003800
 80065cc:	0800a2bc 	.word	0x0800a2bc

080065d0 <VS1003_SPI_Init>:
{
 80065d0:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_SPI2_CLK_ENABLE();
 80065d2:	2300      	movs	r3, #0
 80065d4:	4a14      	ldr	r2, [pc, #80]	; (8006628 <VS1003_SPI_Init+0x58>)
 80065d6:	9301      	str	r3, [sp, #4]
 80065d8:	6c11      	ldr	r1, [r2, #64]	; 0x40
	hspi2.Instance = SPI2;
 80065da:	4814      	ldr	r0, [pc, #80]	; (800662c <VS1003_SPI_Init+0x5c>)
	__HAL_RCC_SPI2_CLK_ENABLE();
 80065dc:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80065e0:	6411      	str	r1, [r2, #64]	; 0x40
 80065e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80065e4:	4912      	ldr	r1, [pc, #72]	; (8006630 <VS1003_SPI_Init+0x60>)
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80065e6:	6083      	str	r3, [r0, #8]
	__HAL_RCC_SPI2_CLK_ENABLE();
 80065e8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80065ec:	9201      	str	r2, [sp, #4]
 80065ee:	9a01      	ldr	r2, [sp, #4]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80065f0:	60c3      	str	r3, [r0, #12]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80065f2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80065f6:	e880 0006 	stmia.w	r0, {r1, r2}
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80065fa:	2202      	movs	r2, #2
 80065fc:	6102      	str	r2, [r0, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80065fe:	2201      	movs	r2, #1
 8006600:	6142      	str	r2, [r0, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8006602:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006606:	6182      	str	r2, [r0, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8006608:	2210      	movs	r2, #16
 800660a:	61c2      	str	r2, [r0, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800660c:	6203      	str	r3, [r0, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800660e:	6243      	str	r3, [r0, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006610:	6283      	str	r3, [r0, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 8006612:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006614:	f7fc fcc9 	bl	8002faa <HAL_SPI_Init>
 8006618:	b118      	cbz	r0, 8006622 <VS1003_SPI_Init+0x52>
		_Error_Handler(__FILE__, __LINE__);
 800661a:	211d      	movs	r1, #29
 800661c:	4805      	ldr	r0, [pc, #20]	; (8006634 <VS1003_SPI_Init+0x64>)
 800661e:	f000 fdc1 	bl	80071a4 <_Error_Handler>
}
 8006622:	b003      	add	sp, #12
 8006624:	f85d fb04 	ldr.w	pc, [sp], #4
 8006628:	40023800 	.word	0x40023800
 800662c:	2000044c 	.word	0x2000044c
 8006630:	40003800 	.word	0x40003800
 8006634:	0800a2bc 	.word	0x0800a2bc

08006638 <VS1003_Init>:
{
 8006638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663c:	b089      	sub	sp, #36	; 0x24
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800663e:	4b39      	ldr	r3, [pc, #228]	; (8006724 <VS1003_Init+0xec>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006640:	4f39      	ldr	r7, [pc, #228]	; (8006728 <VS1003_Init+0xf0>)
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006642:	4e3a      	ldr	r6, [pc, #232]	; (800672c <VS1003_Init+0xf4>)
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006644:	2400      	movs	r4, #0
 8006646:	9400      	str	r4, [sp, #0]
 8006648:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800664a:	f042 0201 	orr.w	r2, r2, #1
 800664e:	631a      	str	r2, [r3, #48]	; 0x30
 8006650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006652:	f002 0201 	and.w	r2, r2, #1
 8006656:	9200      	str	r2, [sp, #0]
 8006658:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800665a:	9401      	str	r4, [sp, #4]
 800665c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800665e:	f042 0202 	orr.w	r2, r2, #2
 8006662:	631a      	str	r2, [r3, #48]	; 0x30
 8006664:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006666:	f002 0202 	and.w	r2, r2, #2
 800666a:	9201      	str	r2, [sp, #4]
 800666c:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800666e:	9402      	str	r4, [sp, #8]
 8006670:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006672:	f042 0204 	orr.w	r2, r2, #4
 8006676:	631a      	str	r2, [r3, #48]	; 0x30
 8006678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 800667a:	9405      	str	r4, [sp, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800667c:	f003 0304 	and.w	r3, r3, #4
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006680:	2501      	movs	r5, #1
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8006682:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006684:	f44f 7900 	mov.w	r9, #512	; 0x200
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006688:	f04f 0b03 	mov.w	fp, #3
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800668c:	a903      	add	r1, sp, #12
 800668e:	4638      	mov	r0, r7
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8006690:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006692:	f8cd 900c 	str.w	r9, [sp, #12]
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006696:	f04f 0a10 	mov.w	sl, #16
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800669a:	9504      	str	r5, [sp, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800669c:	f8cd b018 	str.w	fp, [sp, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066a0:	f7fb f880 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066a4:	a903      	add	r1, sp, #12
 80066a6:	4630      	mov	r0, r6
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80066a8:	f04f 0840 	mov.w	r8, #64	; 0x40
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 80066ac:	f8cd a00c 	str.w	sl, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066b0:	f7fb f878 	bl	80017a4 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066b4:	a903      	add	r1, sp, #12
 80066b6:	4630      	mov	r0, r6
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80066b8:	f8cd 800c 	str.w	r8, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066bc:	f7fb f872 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 80066c0:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066c2:	a903      	add	r1, sp, #12
 80066c4:	481a      	ldr	r0, [pc, #104]	; (8006730 <VS1003_Init+0xf8>)
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 80066c6:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80066c8:	9404      	str	r4, [sp, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066ca:	f7fb f86b 	bl	80017a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 80066ce:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80066d2:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066d4:	2302      	movs	r3, #2
 80066d6:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066d8:	a903      	add	r1, sp, #12
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80066da:	2305      	movs	r3, #5
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066dc:	4638      	mov	r0, r7
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80066de:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066e0:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066e2:	f8cd b018 	str.w	fp, [sp, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066e6:	f7fb f85d 	bl	80017a4 <HAL_GPIO_Init>
	MP3_RESET(0);
 80066ea:	4622      	mov	r2, r4
 80066ec:	4641      	mov	r1, r8
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7fb f93e 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80066f4:	4628      	mov	r0, r5
 80066f6:	f7fa fc2b 	bl	8000f50 <HAL_Delay>
	MP3_RESET(1);
 80066fa:	462a      	mov	r2, r5
 80066fc:	4641      	mov	r1, r8
 80066fe:	4630      	mov	r0, r6
 8006700:	f7fb f936 	bl	8001970 <HAL_GPIO_WritePin>
	MP3_DCS(1);
 8006704:	462a      	mov	r2, r5
 8006706:	4651      	mov	r1, sl
 8006708:	4630      	mov	r0, r6
 800670a:	f7fb f931 	bl	8001970 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 800670e:	462a      	mov	r2, r5
 8006710:	4649      	mov	r1, r9
 8006712:	4638      	mov	r0, r7
 8006714:	f7fb f92c 	bl	8001970 <HAL_GPIO_WritePin>
	VS1003_SPI_Init();
 8006718:	f7ff ff5a 	bl	80065d0 <VS1003_SPI_Init>
}
 800671c:	b009      	add	sp, #36	; 0x24
 800671e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006722:	bf00      	nop
 8006724:	40023800 	.word	0x40023800
 8006728:	40020400 	.word	0x40020400
 800672c:	40020000 	.word	0x40020000
 8006730:	40020800 	.word	0x40020800

08006734 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 8006734:	b570      	push	{r4, r5, r6, lr}
	while(MP3_DREQ == 0);
 8006736:	4e17      	ldr	r6, [pc, #92]	; (8006794 <VS1003_WriteReg+0x60>)
{
 8006738:	4605      	mov	r5, r0
 800673a:	460c      	mov	r4, r1
	while(MP3_DREQ == 0);
 800673c:	2180      	movs	r1, #128	; 0x80
 800673e:	4630      	mov	r0, r6
 8006740:	f7fb f910 	bl	8001964 <HAL_GPIO_ReadPin>
 8006744:	2800      	cmp	r0, #0
 8006746:	d0f9      	beq.n	800673c <VS1003_WriteReg+0x8>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 8006748:	2000      	movs	r0, #0
 800674a:	f7ff ff15 	bl	8006578 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 800674e:	2201      	movs	r2, #1
 8006750:	2110      	movs	r1, #16
 8006752:	4811      	ldr	r0, [pc, #68]	; (8006798 <VS1003_WriteReg+0x64>)
 8006754:	f7fb f90c 	bl	8001970 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8006758:	2200      	movs	r2, #0
 800675a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800675e:	480f      	ldr	r0, [pc, #60]	; (800679c <VS1003_WriteReg+0x68>)
 8006760:	f7fb f906 	bl	8001970 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 8006764:	2002      	movs	r0, #2
 8006766:	f7ff fef3 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 800676a:	4628      	mov	r0, r5
 800676c:	f7ff fef0 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 8006770:	0a20      	lsrs	r0, r4, #8
 8006772:	f7ff feed 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 8006776:	4620      	mov	r0, r4
 8006778:	f7ff feea 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 800677c:	4807      	ldr	r0, [pc, #28]	; (800679c <VS1003_WriteReg+0x68>)
 800677e:	2201      	movs	r2, #1
 8006780:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006784:	f7fb f8f4 	bl	8001970 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 8006788:	2001      	movs	r0, #1
}
 800678a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800678e:	f7ff bef3 	b.w	8006578 <VS1003_SPI_SetSpeed>
 8006792:	bf00      	nop
 8006794:	40020800 	.word	0x40020800
 8006798:	40020000 	.word	0x40020000
 800679c:	40020400 	.word	0x40020400

080067a0 <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 80067a0:	b538      	push	{r3, r4, r5, lr}
	uint16_t value;

	while(MP3_DREQ == 0);
 80067a2:	4d18      	ldr	r5, [pc, #96]	; (8006804 <VS1003_ReadReg+0x64>)
{
 80067a4:	4604      	mov	r4, r0
	while(MP3_DREQ == 0);
 80067a6:	2180      	movs	r1, #128	; 0x80
 80067a8:	4628      	mov	r0, r5
 80067aa:	f7fb f8db 	bl	8001964 <HAL_GPIO_ReadPin>
 80067ae:	2800      	cmp	r0, #0
 80067b0:	d0f9      	beq.n	80067a6 <VS1003_ReadReg+0x6>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 80067b2:	2000      	movs	r0, #0
 80067b4:	f7ff fee0 	bl	8006578 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80067b8:	2201      	movs	r2, #1
 80067ba:	2110      	movs	r1, #16
 80067bc:	4812      	ldr	r0, [pc, #72]	; (8006808 <VS1003_ReadReg+0x68>)
 80067be:	f7fb f8d7 	bl	8001970 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80067c2:	2200      	movs	r2, #0
 80067c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80067c8:	4810      	ldr	r0, [pc, #64]	; (800680c <VS1003_ReadReg+0x6c>)
 80067ca:	f7fb f8d1 	bl	8001970 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 80067ce:	2003      	movs	r0, #3
 80067d0:	f7ff febe 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 80067d4:	4620      	mov	r0, r4
 80067d6:	f7ff febb 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 80067da:	20ff      	movs	r0, #255	; 0xff
 80067dc:	f7ff feb8 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	value = value << 8;
 80067e0:	0200      	lsls	r0, r0, #8
 80067e2:	b284      	uxth	r4, r0
	value |= VS1003_SPI_ReadWriteByte(0xff);
 80067e4:	20ff      	movs	r0, #255	; 0xff
 80067e6:	f7ff feb3 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 80067ea:	2201      	movs	r2, #1
 80067ec:	f44f 7100 	mov.w	r1, #512	; 0x200
	value |= VS1003_SPI_ReadWriteByte(0xff);
 80067f0:	4304      	orrs	r4, r0
	MP3_CCS(1);
 80067f2:	4806      	ldr	r0, [pc, #24]	; (800680c <VS1003_ReadReg+0x6c>)
 80067f4:	f7fb f8bc 	bl	8001970 <HAL_GPIO_WritePin>
	value |= VS1003_SPI_ReadWriteByte(0xff);
 80067f8:	b2a4      	uxth	r4, r4
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80067fa:	2001      	movs	r0, #1
 80067fc:	f7ff febc 	bl	8006578 <VS1003_SPI_SetSpeed>
	return value;
}
 8006800:	4620      	mov	r0, r4
 8006802:	bd38      	pop	{r3, r4, r5, pc}
 8006804:	40020800 	.word	0x40020800
 8006808:	40020000 	.word	0x40020000
 800680c:	40020400 	.word	0x40020400

08006810 <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 8006810:	b508      	push	{r3, lr}
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 8006812:	2100      	movs	r1, #0
 8006814:	2004      	movs	r0, #4
 8006816:	f7ff ff8d 	bl	8006734 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 800681a:	2100      	movs	r1, #0
 800681c:	2004      	movs	r0, #4
}
 800681e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 8006822:	f7ff bf87 	b.w	8006734 <VS1003_WriteReg>
	...

08006828 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 8006828:	b538      	push	{r3, r4, r5, lr}
	uint8_t retry;

	while(MP3_DREQ == 0);
 800682a:	4c33      	ldr	r4, [pc, #204]	; (80068f8 <VS1003_SoftReset+0xd0>)
 800682c:	2180      	movs	r1, #128	; 0x80
 800682e:	4620      	mov	r0, r4
 8006830:	f7fb f898 	bl	8001964 <HAL_GPIO_ReadPin>
 8006834:	2800      	cmp	r0, #0
 8006836:	d0f9      	beq.n	800682c <VS1003_SoftReset+0x4>
	VS1003_SPI_ReadWriteByte(0xff);
 8006838:	20ff      	movs	r0, #255	; 0xff
 800683a:	f7ff fe89 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	retry = 0;
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 800683e:	2466      	movs	r4, #102	; 0x66
 8006840:	f640 0504 	movw	r5, #2052	; 0x804
 8006844:	2000      	movs	r0, #0
 8006846:	f7ff ffab 	bl	80067a0 <VS1003_ReadReg>
 800684a:	42a8      	cmp	r0, r5
 800684c:	d00b      	beq.n	8006866 <VS1003_SoftReset+0x3e>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 800684e:	f640 0104 	movw	r1, #2052	; 0x804
 8006852:	2000      	movs	r0, #0
 8006854:	f7ff ff6e 	bl	8006734 <VS1003_WriteReg>
 8006858:	3c01      	subs	r4, #1
		HAL_Delay(2);
 800685a:	2002      	movs	r0, #2
 800685c:	f7fa fb78 	bl	8000f50 <HAL_Delay>
		if(retry++ > 100)
 8006860:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8006864:	d1ee      	bne.n	8006844 <VS1003_SoftReset+0x1c>
		{
			break;
		}
	}

	while(MP3_DREQ == 0);
 8006866:	4c24      	ldr	r4, [pc, #144]	; (80068f8 <VS1003_SoftReset+0xd0>)
 8006868:	2180      	movs	r1, #128	; 0x80
 800686a:	4620      	mov	r0, r4
 800686c:	f7fb f87a 	bl	8001964 <HAL_GPIO_ReadPin>
 8006870:	2800      	cmp	r0, #0
 8006872:	d0f9      	beq.n	8006868 <VS1003_SoftReset+0x40>
 8006874:	2466      	movs	r4, #102	; 0x66
	retry = 0;
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8006876:	2003      	movs	r0, #3
 8006878:	f7ff ff92 	bl	80067a0 <VS1003_ReadReg>
 800687c:	f5b0 4f18 	cmp.w	r0, #38912	; 0x9800
 8006880:	d008      	beq.n	8006894 <VS1003_SoftReset+0x6c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 8006882:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8006886:	2003      	movs	r0, #3
 8006888:	3c01      	subs	r4, #1
 800688a:	f7ff ff53 	bl	8006734 <VS1003_WriteReg>
		if(retry++ > 100)
 800688e:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8006892:	d1f0      	bne.n	8006876 <VS1003_SoftReset+0x4e>
 8006894:	2466      	movs	r4, #102	; 0x66
			break;
		}
	}

	retry = 0;
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8006896:	f64b 3581 	movw	r5, #48001	; 0xbb81
 800689a:	2005      	movs	r0, #5
 800689c:	f7ff ff80 	bl	80067a0 <VS1003_ReadReg>
 80068a0:	42a8      	cmp	r0, r5
 80068a2:	d008      	beq.n	80068b6 <VS1003_SoftReset+0x8e>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 80068a4:	f64b 3181 	movw	r1, #48001	; 0xbb81
 80068a8:	2005      	movs	r0, #5
 80068aa:	3c01      	subs	r4, #1
 80068ac:	f7ff ff42 	bl	8006734 <VS1003_WriteReg>
		if(retry++ > 100)
 80068b0:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80068b4:	d1f1      	bne.n	800689a <VS1003_SoftReset+0x72>
		{
			break;
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 80068b6:	2100      	movs	r1, #0
 80068b8:	200b      	movs	r0, #11
 80068ba:	f7ff ff3b 	bl	8006734 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80068be:	f7ff ffa7 	bl	8006810 <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80068c2:	2200      	movs	r2, #0
 80068c4:	2110      	movs	r1, #16
 80068c6:	480d      	ldr	r0, [pc, #52]	; (80068fc <VS1003_SoftReset+0xd4>)
 80068c8:	f7fb f852 	bl	8001970 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80068cc:	20ff      	movs	r0, #255	; 0xff
 80068ce:	f7ff fe3f 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80068d2:	20ff      	movs	r0, #255	; 0xff
 80068d4:	f7ff fe3c 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80068d8:	20ff      	movs	r0, #255	; 0xff
 80068da:	f7ff fe39 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80068de:	20ff      	movs	r0, #255	; 0xff
 80068e0:	f7ff fe36 	bl	8006550 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80068e4:	4805      	ldr	r0, [pc, #20]	; (80068fc <VS1003_SoftReset+0xd4>)
 80068e6:	2201      	movs	r2, #1
 80068e8:	2110      	movs	r1, #16
 80068ea:	f7fb f841 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80068ee:	2014      	movs	r0, #20
}
 80068f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(20);
 80068f4:	f7fa bb2c 	b.w	8000f50 <HAL_Delay>
 80068f8:	40020800 	.word	0x40020800
 80068fc:	40020000 	.word	0x40020000

08006900 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006900:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 8006902:	482a      	ldr	r0, [pc, #168]	; (80069ac <MX_ADC1_Init+0xac>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006904:	4b2a      	ldr	r3, [pc, #168]	; (80069b0 <MX_ADC1_Init+0xb0>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006906:	492b      	ldr	r1, [pc, #172]	; (80069b4 <MX_ADC1_Init+0xb4>)
 8006908:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800690a:	2200      	movs	r2, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800690c:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 8006910:	e880 4008 	stmia.w	r0, {r3, lr}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006914:	6082      	str	r2, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8006916:	2301      	movs	r3, #1
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006918:	6202      	str	r2, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800691a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800691c:	60c2      	str	r2, [r0, #12]
  hadc1.Init.NbrOfConversion = 4;
 800691e:	2204      	movs	r2, #4
  hadc1.Init.ScanConvMode = ENABLE;
 8006920:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006922:	6183      	str	r3, [r0, #24]
  hadc1.Init.NbrOfConversion = 4;
 8006924:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006926:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006928:	6143      	str	r3, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800692a:	f7fa fb25 	bl	8000f78 <HAL_ADC_Init>
 800692e:	b118      	cbz	r0, 8006938 <MX_ADC1_Init+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006930:	2154      	movs	r1, #84	; 0x54
 8006932:	4821      	ldr	r0, [pc, #132]	; (80069b8 <MX_ADC1_Init+0xb8>)
 8006934:	f000 fc36 	bl	80071a4 <_Error_Handler>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8006938:	230a      	movs	r3, #10
 800693a:	f04f 0c01 	mov.w	ip, #1
 800693e:	f04f 0e04 	mov.w	lr, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006942:	4669      	mov	r1, sp
 8006944:	4819      	ldr	r0, [pc, #100]	; (80069ac <MX_ADC1_Init+0xac>)
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8006946:	e88d 5008 	stmia.w	sp, {r3, ip, lr}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800694a:	f7fa fc7d 	bl	8001248 <HAL_ADC_ConfigChannel>
 800694e:	b118      	cbz	r0, 8006958 <MX_ADC1_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006950:	215e      	movs	r1, #94	; 0x5e
 8006952:	4819      	ldr	r0, [pc, #100]	; (80069b8 <MX_ADC1_Init+0xb8>)
 8006954:	f000 fc26 	bl	80071a4 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_12;
  sConfig.Rank = 2;
 8006958:	200c      	movs	r0, #12
 800695a:	2302      	movs	r3, #2
 800695c:	e88d 0009 	stmia.w	sp, {r0, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006960:	4669      	mov	r1, sp
 8006962:	4812      	ldr	r0, [pc, #72]	; (80069ac <MX_ADC1_Init+0xac>)
 8006964:	f7fa fc70 	bl	8001248 <HAL_ADC_ConfigChannel>
 8006968:	b118      	cbz	r0, 8006972 <MX_ADC1_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800696a:	2167      	movs	r1, #103	; 0x67
 800696c:	4812      	ldr	r0, [pc, #72]	; (80069b8 <MX_ADC1_Init+0xb8>)
 800696e:	f000 fc19 	bl	80071a4 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_13;
  sConfig.Rank = 3;
 8006972:	210d      	movs	r1, #13
 8006974:	2303      	movs	r3, #3
 8006976:	e88d 000a 	stmia.w	sp, {r1, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800697a:	480c      	ldr	r0, [pc, #48]	; (80069ac <MX_ADC1_Init+0xac>)
 800697c:	4669      	mov	r1, sp
 800697e:	f7fa fc63 	bl	8001248 <HAL_ADC_ConfigChannel>
 8006982:	b118      	cbz	r0, 800698c <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006984:	2170      	movs	r1, #112	; 0x70
 8006986:	480c      	ldr	r0, [pc, #48]	; (80069b8 <MX_ADC1_Init+0xb8>)
 8006988:	f000 fc0c 	bl	80071a4 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_9;
  sConfig.Rank = 4;
 800698c:	2209      	movs	r2, #9
 800698e:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006990:	4669      	mov	r1, sp
 8006992:	4806      	ldr	r0, [pc, #24]	; (80069ac <MX_ADC1_Init+0xac>)
  sConfig.Rank = 4;
 8006994:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006998:	f7fa fc56 	bl	8001248 <HAL_ADC_ConfigChannel>
 800699c:	b118      	cbz	r0, 80069a6 <MX_ADC1_Init+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800699e:	2179      	movs	r1, #121	; 0x79
 80069a0:	4805      	ldr	r0, [pc, #20]	; (80069b8 <MX_ADC1_Init+0xb8>)
 80069a2:	f000 fbff 	bl	80071a4 <_Error_Handler>
  }

}
 80069a6:	b005      	add	sp, #20
 80069a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80069ac:	200004a4 	.word	0x200004a4
 80069b0:	40012000 	.word	0x40012000
 80069b4:	0f000001 	.word	0x0f000001
 80069b8:	0800a2cc 	.word	0x0800a2cc

080069bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80069bc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80069be:	6802      	ldr	r2, [r0, #0]
 80069c0:	4b21      	ldr	r3, [pc, #132]	; (8006a48 <HAL_ADC_MspInit+0x8c>)
 80069c2:	429a      	cmp	r2, r3
{
 80069c4:	b086      	sub	sp, #24
 80069c6:	4606      	mov	r6, r0
  if(adcHandle->Instance==ADC1)
 80069c8:	d13b      	bne.n	8006a42 <HAL_ADC_MspInit+0x86>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80069ca:	2500      	movs	r5, #0
 80069cc:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80069d0:	9500      	str	r5, [sp, #0]
 80069d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069d4:	481d      	ldr	r0, [pc, #116]	; (8006a4c <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80069d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069da:	645a      	str	r2, [r3, #68]	; 0x44
 80069dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069de:	9503      	str	r5, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 80069e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069e6:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 80069e8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069ea:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80069ec:	230d      	movs	r3, #13
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069ee:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80069f0:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069f2:	f7fa fed7 	bl	80017a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80069f6:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069f8:	4815      	ldr	r0, [pc, #84]	; (8006a50 <HAL_ADC_MspInit+0x94>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80069fa:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069fc:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80069fe:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a00:	9503      	str	r5, [sp, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006a02:	4c14      	ldr	r4, [pc, #80]	; (8006a54 <HAL_ADC_MspInit+0x98>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a04:	f7fa fece 	bl	80017a4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8006a08:	4b13      	ldr	r3, [pc, #76]	; (8006a58 <HAL_ADC_MspInit+0x9c>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006a0a:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006a0c:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006a10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a14:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006a16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a1a:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006a1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006a20:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006a22:	4620      	mov	r0, r4
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006a24:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a28:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006a2a:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006a2c:	6225      	str	r5, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006a2e:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006a30:	f7fa fd30 	bl	8001494 <HAL_DMA_Init>
 8006a34:	b118      	cbz	r0, 8006a3e <HAL_ADC_MspInit+0x82>
    {
      _Error_Handler(__FILE__, __LINE__);
 8006a36:	21a8      	movs	r1, #168	; 0xa8
 8006a38:	4808      	ldr	r0, [pc, #32]	; (8006a5c <HAL_ADC_MspInit+0xa0>)
 8006a3a:	f000 fbb3 	bl	80071a4 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006a3e:	63b4      	str	r4, [r6, #56]	; 0x38
 8006a40:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8006a42:	b006      	add	sp, #24
 8006a44:	bd70      	pop	{r4, r5, r6, pc}
 8006a46:	bf00      	nop
 8006a48:	40012000 	.word	0x40012000
 8006a4c:	40020800 	.word	0x40020800
 8006a50:	40020400 	.word	0x40020400
 8006a54:	200004ec 	.word	0x200004ec
 8006a58:	40026410 	.word	0x40026410
 8006a5c:	0800a2cc 	.word	0x0800a2cc

08006a60 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8006a60:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8006a62:	2001      	movs	r0, #1
 8006a64:	f88d 0007 	strb.w	r0, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8006a68:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006a6c:	4283      	cmp	r3, r0
 8006a6e:	d10b      	bne.n	8006a88 <BSP_SD_Init+0x28>
  sd_state = HAL_SD_Init(&hsd);
 8006a70:	4807      	ldr	r0, [pc, #28]	; (8006a90 <BSP_SD_Init+0x30>)
 8006a72:	f7fc f831 	bl	8002ad8 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8006a76:	b938      	cbnz	r0, 8006a88 <BSP_SD_Init+0x28>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8006a78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a7c:	4804      	ldr	r0, [pc, #16]	; (8006a90 <BSP_SD_Init+0x30>)
 8006a7e:	f7fc f857 	bl	8002b30 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8006a82:	3000      	adds	r0, #0
 8006a84:	bf18      	it	ne
 8006a86:	2001      	movne	r0, #1
}
 8006a88:	b003      	add	sp, #12
 8006a8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a8e:	bf00      	nop
 8006a90:	20000ad0 	.word	0x20000ad0

08006a94 <BSP_SD_ReadBlocks_DMA>:
{
 8006a94:	b508      	push	{r3, lr}
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006a96:	4613      	mov	r3, r2
 8006a98:	460a      	mov	r2, r1
 8006a9a:	4601      	mov	r1, r0
 8006a9c:	4803      	ldr	r0, [pc, #12]	; (8006aac <BSP_SD_ReadBlocks_DMA+0x18>)
 8006a9e:	f7fb fd29 	bl	80024f4 <HAL_SD_ReadBlocks_DMA>
}
 8006aa2:	3000      	adds	r0, #0
 8006aa4:	bf18      	it	ne
 8006aa6:	2001      	movne	r0, #1
 8006aa8:	bd08      	pop	{r3, pc}
 8006aaa:	bf00      	nop
 8006aac:	20000ad0 	.word	0x20000ad0

08006ab0 <BSP_SD_WriteBlocks_DMA>:
{
 8006ab0:	b508      	push	{r3, lr}
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	460a      	mov	r2, r1
 8006ab6:	4601      	mov	r1, r0
 8006ab8:	4803      	ldr	r0, [pc, #12]	; (8006ac8 <BSP_SD_WriteBlocks_DMA+0x18>)
 8006aba:	f7fb fda1 	bl	8002600 <HAL_SD_WriteBlocks_DMA>
}
 8006abe:	3000      	adds	r0, #0
 8006ac0:	bf18      	it	ne
 8006ac2:	2001      	movne	r0, #1
 8006ac4:	bd08      	pop	{r3, pc}
 8006ac6:	bf00      	nop
 8006ac8:	20000ad0 	.word	0x20000ad0

08006acc <BSP_SD_GetCardState>:
{
 8006acc:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006ace:	4803      	ldr	r0, [pc, #12]	; (8006adc <BSP_SD_GetCardState+0x10>)
 8006ad0:	f7fc f8b2 	bl	8002c38 <HAL_SD_GetCardState>
}
 8006ad4:	3804      	subs	r0, #4
 8006ad6:	bf18      	it	ne
 8006ad8:	2001      	movne	r0, #1
 8006ada:	bd08      	pop	{r3, pc}
 8006adc:	20000ad0 	.word	0x20000ad0

08006ae0 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006ae0:	4601      	mov	r1, r0
 8006ae2:	4801      	ldr	r0, [pc, #4]	; (8006ae8 <BSP_SD_GetCardInfo+0x8>)
 8006ae4:	f7fc b812 	b.w	8002b0c <HAL_SD_GetCardInfo>
 8006ae8:	20000ad0 	.word	0x20000ad0

08006aec <BSP_SD_AbortCallback>:
 8006aec:	4770      	bx	lr

08006aee <HAL_SD_AbortCallback>:
{
 8006aee:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8006af0:	f7ff fffc 	bl	8006aec <BSP_SD_AbortCallback>
 8006af4:	bd08      	pop	{r3, pc}

08006af6 <HAL_SD_TxCpltCallback>:
{
 8006af6:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8006af8:	f000 fbfe 	bl	80072f8 <BSP_SD_WriteCpltCallback>
 8006afc:	bd08      	pop	{r3, pc}

08006afe <HAL_SD_RxCpltCallback>:
{
 8006afe:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8006b00:	f000 fc00 	bl	8007304 <BSP_SD_ReadCpltCallback>
 8006b04:	bd08      	pop	{r3, pc}
	...

08006b08 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006b08:	b513      	push	{r0, r1, r4, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006b0a:	4b13      	ldr	r3, [pc, #76]	; (8006b58 <MX_DMA_Init+0x50>)
 8006b0c:	2400      	movs	r4, #0
 8006b0e:	9401      	str	r4, [sp, #4]
 8006b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b12:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006b16:	631a      	str	r2, [r3, #48]	; 0x30
 8006b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006b1e:	4622      	mov	r2, r4
 8006b20:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006b22:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006b24:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006b26:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006b28:	f7fa fc36 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8006b2c:	2038      	movs	r0, #56	; 0x38
 8006b2e:	f7fa fc67 	bl	8001400 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8006b32:	4622      	mov	r2, r4
 8006b34:	4621      	mov	r1, r4
 8006b36:	203b      	movs	r0, #59	; 0x3b
 8006b38:	f7fa fc2e 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8006b3c:	203b      	movs	r0, #59	; 0x3b
 8006b3e:	f7fa fc5f 	bl	8001400 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8006b42:	4622      	mov	r2, r4
 8006b44:	4621      	mov	r1, r4
 8006b46:	2045      	movs	r0, #69	; 0x45
 8006b48:	f7fa fc26 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8006b4c:	2045      	movs	r0, #69	; 0x45
 8006b4e:	f7fa fc57 	bl	8001400 <HAL_NVIC_EnableIRQ>

}
 8006b52:	b002      	add	sp, #8
 8006b54:	bd10      	pop	{r4, pc}
 8006b56:	bf00      	nop
 8006b58:	40023800 	.word	0x40023800

08006b5c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8006b5c:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8006b5e:	4903      	ldr	r1, [pc, #12]	; (8006b6c <MX_FATFS_Init+0x10>)
 8006b60:	4803      	ldr	r0, [pc, #12]	; (8006b70 <MX_FATFS_Init+0x14>)
 8006b62:	f7fe ff53 	bl	8005a0c <FATFS_LinkDriver>
 8006b66:	4b03      	ldr	r3, [pc, #12]	; (8006b74 <MX_FATFS_Init+0x18>)
 8006b68:	7018      	strb	r0, [r3, #0]
 8006b6a:	bd08      	pop	{r3, pc}
 8006b6c:	2000054d 	.word	0x2000054d
 8006b70:	0800a358 	.word	0x0800a358
 8006b74:	2000054c 	.word	0x2000054c

08006b78 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8006b78:	2000      	movs	r0, #0
 8006b7a:	4770      	bx	lr

08006b7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006b7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b80:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b82:	2400      	movs	r4, #0
 8006b84:	4b4b      	ldr	r3, [pc, #300]	; (8006cb4 <MX_GPIO_Init+0x138>)
 8006b86:	9401      	str	r4, [sp, #4]
 8006b88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8006b8a:	4f4b      	ldr	r7, [pc, #300]	; (8006cb8 <MX_GPIO_Init+0x13c>)
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8006b8c:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8006cc4 <MX_GPIO_Init+0x148>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8006b90:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8006cc8 <MX_GPIO_Init+0x14c>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006b94:	4e49      	ldr	r6, [pc, #292]	; (8006cbc <MX_GPIO_Init+0x140>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b96:	f042 0210 	orr.w	r2, r2, #16
 8006b9a:	631a      	str	r2, [r3, #48]	; 0x30
 8006b9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b9e:	f002 0210 	and.w	r2, r2, #16
 8006ba2:	9201      	str	r2, [sp, #4]
 8006ba4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ba6:	9402      	str	r4, [sp, #8]
 8006ba8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006baa:	f042 0204 	orr.w	r2, r2, #4
 8006bae:	631a      	str	r2, [r3, #48]	; 0x30
 8006bb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bb2:	f002 0204 	and.w	r2, r2, #4
 8006bb6:	9202      	str	r2, [sp, #8]
 8006bb8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006bba:	9403      	str	r4, [sp, #12]
 8006bbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006bc2:	631a      	str	r2, [r3, #48]	; 0x30
 8006bc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bc6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006bca:	9203      	str	r2, [sp, #12]
 8006bcc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bce:	9404      	str	r4, [sp, #16]
 8006bd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bd2:	f042 0201 	orr.w	r2, r2, #1
 8006bd6:	631a      	str	r2, [r3, #48]	; 0x30
 8006bd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bda:	f002 0201 	and.w	r2, r2, #1
 8006bde:	9204      	str	r2, [sp, #16]
 8006be0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006be2:	9405      	str	r4, [sp, #20]
 8006be4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006be6:	f042 0202 	orr.w	r2, r2, #2
 8006bea:	631a      	str	r2, [r3, #48]	; 0x30
 8006bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bee:	f002 0202 	and.w	r2, r2, #2
 8006bf2:	9205      	str	r2, [sp, #20]
 8006bf4:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bf6:	9406      	str	r4, [sp, #24]
 8006bf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bfa:	f042 0208 	orr.w	r2, r2, #8
 8006bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8006c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c02:	f003 0308 	and.w	r3, r3, #8
 8006c06:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8006c08:	4622      	mov	r2, r4
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	21f7      	movs	r1, #247	; 0xf7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c0e:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8006c10:	f7fa feae 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8006c14:	4622      	mov	r2, r4
 8006c16:	4648      	mov	r0, r9
 8006c18:	2150      	movs	r1, #80	; 0x50
 8006c1a:	f7fa fea9 	bl	8001970 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8006c1e:	4622      	mov	r2, r4
 8006c20:	4640      	mov	r0, r8
 8006c22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006c26:	f7fa fea3 	bl	8001970 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c2a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8006c2c:	23f7      	movs	r3, #247	; 0xf7
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c2e:	a907      	add	r1, sp, #28
 8006c30:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8006c32:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c34:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c36:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c38:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c3a:	f7fa fdb3 	bl	80017a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006c3e:	2308      	movs	r3, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c40:	a907      	add	r1, sp, #28
 8006c42:	4638      	mov	r0, r7

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c44:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006c48:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006c4a:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c4c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c4e:	f7fa fda9 	bl	80017a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c56:	a907      	add	r1, sp, #28
 8006c58:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006c5a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006c5c:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c5e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c60:	f7fa fda0 	bl	80017a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8006c64:	2350      	movs	r3, #80	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c66:	a907      	add	r1, sp, #28
 8006c68:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8006c6a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c6c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c6e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c70:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c72:	f7fa fd97 	bl	80017a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8006c76:	f44f 6382 	mov.w	r3, #1040	; 0x410
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c7a:	a907      	add	r1, sp, #28
 8006c7c:	4810      	ldr	r0, [pc, #64]	; (8006cc0 <MX_GPIO_Init+0x144>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8006c7e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006c80:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c82:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c84:	f7fa fd8e 	bl	80017a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006c88:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c8a:	a907      	add	r1, sp, #28
 8006c8c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006c8e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c90:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c92:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c94:	f7fa fd86 	bl	80017a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006c98:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c9c:	a907      	add	r1, sp, #28
 8006c9e:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006ca0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ca2:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ca4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ca6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ca8:	f7fa fd7c 	bl	80017a4 <HAL_GPIO_Init>

}
 8006cac:	b00d      	add	sp, #52	; 0x34
 8006cae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cb2:	bf00      	nop
 8006cb4:	40023800 	.word	0x40023800
 8006cb8:	40021000 	.word	0x40021000
 8006cbc:	10110000 	.word	0x10110000
 8006cc0:	40020c00 	.word	0x40020c00
 8006cc4:	40020000 	.word	0x40020000
 8006cc8:	40020400 	.word	0x40020400

08006ccc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8006ccc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8006cce:	480d      	ldr	r0, [pc, #52]	; (8006d04 <MX_I2C1_Init+0x38>)
  hi2c1.Init.ClockSpeed = 400000;
 8006cd0:	4b0d      	ldr	r3, [pc, #52]	; (8006d08 <MX_I2C1_Init+0x3c>)
 8006cd2:	f8df e03c 	ldr.w	lr, [pc, #60]	; 8006d10 <MX_I2C1_Init+0x44>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006cd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 8006cda:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006ce2:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006ce4:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006ce6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006ce8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006cea:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006cec:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006cee:	f7fa ffa7 	bl	8001c40 <HAL_I2C_Init>
 8006cf2:	b128      	cbz	r0, 8006d00 <MX_I2C1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006cf4:	214c      	movs	r1, #76	; 0x4c
 8006cf6:	4805      	ldr	r0, [pc, #20]	; (8006d0c <MX_I2C1_Init+0x40>)
  }

}
 8006cf8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006cfc:	f000 ba52 	b.w	80071a4 <_Error_Handler>
 8006d00:	bd08      	pop	{r3, pc}
 8006d02:	bf00      	nop
 8006d04:	200009b8 	.word	0x200009b8
 8006d08:	40005400 	.word	0x40005400
 8006d0c:	0800a2d9 	.word	0x0800a2d9
 8006d10:	00061a80 	.word	0x00061a80

08006d14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006d14:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8006d16:	6802      	ldr	r2, [r0, #0]
 8006d18:	4b0f      	ldr	r3, [pc, #60]	; (8006d58 <HAL_I2C_MspInit+0x44>)
 8006d1a:	429a      	cmp	r2, r3
{
 8006d1c:	b086      	sub	sp, #24
  if(i2cHandle->Instance==I2C1)
 8006d1e:	d119      	bne.n	8006d54 <HAL_I2C_MspInit+0x40>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006d20:	23c0      	movs	r3, #192	; 0xc0
 8006d22:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006d24:	2312      	movs	r3, #18
 8006d26:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006d2c:	2304      	movs	r3, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d2e:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d30:	eb0d 0103 	add.w	r1, sp, r3
 8006d34:	4809      	ldr	r0, [pc, #36]	; (8006d5c <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006d36:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d38:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d3a:	f7fa fd33 	bl	80017a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006d3e:	4b08      	ldr	r3, [pc, #32]	; (8006d60 <HAL_I2C_MspInit+0x4c>)
 8006d40:	9400      	str	r4, [sp, #0]
 8006d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d44:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8006d48:	641a      	str	r2, [r3, #64]	; 0x40
 8006d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8006d54:	b006      	add	sp, #24
 8006d56:	bd10      	pop	{r4, pc}
 8006d58:	40005400 	.word	0x40005400
 8006d5c:	40020400 	.word	0x40020400
 8006d60:	40023800 	.word	0x40023800

08006d64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006d64:	b530      	push	{r4, r5, lr}
 8006d66:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006d68:	4b28      	ldr	r3, [pc, #160]	; (8006e0c <SystemClock_Config+0xa8>)
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	9101      	str	r1, [sp, #4]
 8006d6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d70:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006d74:	641a      	str	r2, [r3, #64]	; 0x40
 8006d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d7c:	9301      	str	r3, [sp, #4]
 8006d7e:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006d80:	4b23      	ldr	r3, [pc, #140]	; (8006e10 <SystemClock_Config+0xac>)
 8006d82:	9102      	str	r1, [sp, #8]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d8a:	601a      	str	r2, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d92:	9302      	str	r3, [sp, #8]
 8006d94:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006d96:	2301      	movs	r3, #1
 8006d98:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006d9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d9e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006da0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006da4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
 8006da6:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006da8:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006daa:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 168;
 8006dac:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006dae:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8006db0:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006db2:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006db4:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006db6:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8006db8:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006dba:	f7fb f8bf 	bl	8001f3c <HAL_RCC_OscConfig>
 8006dbe:	b100      	cbz	r0, 8006dc2 <SystemClock_Config+0x5e>
 8006dc0:	e7fe      	b.n	8006dc0 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006dc2:	230f      	movs	r3, #15
 8006dc4:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006dc6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006dca:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006dcc:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006dce:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006dd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006dd4:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006dd6:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006dd8:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006dda:	f7fb fa5f 	bl	800229c <HAL_RCC_ClockConfig>
 8006dde:	4604      	mov	r4, r0
 8006de0:	b100      	cbz	r0, 8006de4 <SystemClock_Config+0x80>
 8006de2:	e7fe      	b.n	8006de2 <SystemClock_Config+0x7e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006de4:	f7fb faf4 	bl	80023d0 <HAL_RCC_GetHCLKFreq>
 8006de8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006dec:	fbb0 f0f3 	udiv	r0, r0, r3
 8006df0:	f7fa fb12 	bl	8001418 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006df4:	4628      	mov	r0, r5
 8006df6:	f7fa fb25 	bl	8001444 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8006dfa:	4622      	mov	r2, r4
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8006e02:	f7fa fac9 	bl	8001398 <HAL_NVIC_SetPriority>
}
 8006e06:	b015      	add	sp, #84	; 0x54
 8006e08:	bd30      	pop	{r4, r5, pc}
 8006e0a:	bf00      	nop
 8006e0c:	40023800 	.word	0x40023800
 8006e10:	40007000 	.word	0x40007000

08006e14 <main>:
{
 8006e14:	b530      	push	{r4, r5, lr}
 8006e16:	b099      	sub	sp, #100	; 0x64
  HAL_Init();
 8006e18:	f7fa f86e 	bl	8000ef8 <HAL_Init>
  SystemClock_Config();
 8006e1c:	f7ff ffa2 	bl	8006d64 <SystemClock_Config>
  MX_GPIO_Init();
 8006e20:	f7ff feac 	bl	8006b7c <MX_GPIO_Init>
  MX_DMA_Init();
 8006e24:	f7ff fe70 	bl	8006b08 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8006e28:	f000 feea 	bl	8007c00 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8006e2c:	f000 fc24 	bl	8007678 <MX_TIM7_Init>
  MX_TIM3_Init();
 8006e30:	f000 fd72 	bl	8007918 <MX_TIM3_Init>
  MX_TIM4_Init();
 8006e34:	f000 fddc 	bl	80079f0 <MX_TIM4_Init>
  MX_TIM10_Init();
 8006e38:	f000 fea6 	bl	8007b88 <MX_TIM10_Init>
  MX_TIM2_Init();
 8006e3c:	f000 fd1c 	bl	8007878 <MX_TIM2_Init>
  MX_TIM5_Init();
 8006e40:	f000 fe42 	bl	8007ac8 <MX_TIM5_Init>
  MX_ADC1_Init();
 8006e44:	f7ff fd5c 	bl	8006900 <MX_ADC1_Init>
  MX_I2C1_Init();
 8006e48:	f7ff ff40 	bl	8006ccc <MX_I2C1_Init>
  MX_SPI2_Init();
 8006e4c:	f000 fb10 	bl	8007470 <MX_SPI2_Init>
  MX_SDIO_SD_Init();
 8006e50:	f000 fa5e 	bl	8007310 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8006e54:	f7ff fe82 	bl	8006b5c <MX_FATFS_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006e58:	2200      	movs	r2, #0
 8006e5a:	4611      	mov	r1, r2
 8006e5c:	2027      	movs	r0, #39	; 0x27
 8006e5e:	f7fa fa9b 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006e62:	2027      	movs	r0, #39	; 0x27
 8006e64:	f7fa facc 	bl	8001400 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006e68:	2200      	movs	r2, #0
 8006e6a:	4611      	mov	r1, r2
 8006e6c:	2037      	movs	r0, #55	; 0x37
 8006e6e:	f7fa fa93 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006e72:	2037      	movs	r0, #55	; 0x37
 8006e74:	f7fa fac4 	bl	8001400 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8006e78:	2200      	movs	r2, #0
 8006e7a:	4611      	mov	r1, r2
 8006e7c:	2009      	movs	r0, #9
 8006e7e:	f7fa fa8b 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8006e82:	2009      	movs	r0, #9
 8006e84:	f7fa fabc 	bl	8001400 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8006e88:	2200      	movs	r2, #0
 8006e8a:	4611      	mov	r1, r2
 8006e8c:	200a      	movs	r0, #10
 8006e8e:	f7fa fa83 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8006e92:	200a      	movs	r0, #10
 8006e94:	f7fa fab4 	bl	8001400 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006e98:	2200      	movs	r2, #0
 8006e9a:	4611      	mov	r1, r2
 8006e9c:	2028      	movs	r0, #40	; 0x28
 8006e9e:	f7fa fa7b 	bl	8001398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006ea2:	2028      	movs	r0, #40	; 0x28
 8006ea4:	f7fa faac 	bl	8001400 <HAL_NVIC_EnableIRQ>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	2140      	movs	r1, #64	; 0x40
 8006eac:	487e      	ldr	r0, [pc, #504]	; (80070a8 <main+0x294>)
 8006eae:	f7fa fd5f 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	487d      	ldr	r0, [pc, #500]	; (80070ac <main+0x298>)
 8006eb8:	f7fa fd5a 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	2120      	movs	r1, #32
 8006ec0:	487a      	ldr	r0, [pc, #488]	; (80070ac <main+0x298>)
 8006ec2:	f7fa fd55 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006ecc:	4878      	ldr	r0, [pc, #480]	; (80070b0 <main+0x29c>)
 8006ece:	f7fa fd4f 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006ed8:	4875      	ldr	r0, [pc, #468]	; (80070b0 <main+0x29c>)
 8006eda:	f7fa fd49 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006ee4:	4872      	ldr	r0, [pc, #456]	; (80070b0 <main+0x29c>)
 8006ee6:	f7fa fd43 	bl	8001970 <HAL_GPIO_WritePin>
	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8006eea:	2201      	movs	r2, #1
 8006eec:	4971      	ldr	r1, [pc, #452]	; (80070b4 <main+0x2a0>)
 8006eee:	4872      	ldr	r0, [pc, #456]	; (80070b8 <main+0x2a4>)
 8006ef0:	f7fc fed3 	bl	8003c9a <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8006ef4:	4871      	ldr	r0, [pc, #452]	; (80070bc <main+0x2a8>)
 8006ef6:	f7fc fa15 	bl	8003324 <HAL_TIM_Base_Start_IT>
	CLCD_GPIO_Init();
 8006efa:	f7ff f9c3 	bl	8006284 <CLCD_GPIO_Init>
	CLCD_Init();
 8006efe:	f7ff fafc 	bl	80064fa <CLCD_Init>
	CLCD_Puts(0, 0, "Welcome to");
 8006f02:	2100      	movs	r1, #0
 8006f04:	4608      	mov	r0, r1
 8006f06:	4a6e      	ldr	r2, [pc, #440]	; (80070c0 <main+0x2ac>)
 8006f08:	f7ff faeb 	bl	80064e2 <CLCD_Puts>
	CLCD_Puts(0, 1, "M-HIVE");
 8006f0c:	4a6d      	ldr	r2, [pc, #436]	; (80070c4 <main+0x2b0>)
 8006f0e:	2101      	movs	r1, #1
 8006f10:	2000      	movs	r0, #0
 8006f12:	f7ff fae6 	bl	80064e2 <CLCD_Puts>
	CLCD_Clear();
 8006f16:	f7ff fb11 	bl	800653c <CLCD_Clear>
	_7SEG_GPIO_Init();
 8006f1a:	f7ff f8fd 	bl	8006118 <_7SEG_GPIO_Init>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8006f1e:	2100      	movs	r1, #0
 8006f20:	4869      	ldr	r0, [pc, #420]	; (80070c8 <main+0x2b4>)
 8006f22:	f7fc fca1 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8006f26:	2104      	movs	r1, #4
 8006f28:	4867      	ldr	r0, [pc, #412]	; (80070c8 <main+0x2b4>)
 8006f2a:	f7fc fc9d 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8006f2e:	2108      	movs	r1, #8
 8006f30:	4865      	ldr	r0, [pc, #404]	; (80070c8 <main+0x2b4>)
 8006f32:	f7fc fc99 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8006f36:	2100      	movs	r1, #0
 8006f38:	4864      	ldr	r0, [pc, #400]	; (80070cc <main+0x2b8>)
 8006f3a:	f7fc fc95 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8006f3e:	2104      	movs	r1, #4
 8006f40:	4862      	ldr	r0, [pc, #392]	; (80070cc <main+0x2b8>)
 8006f42:	f7fc fc91 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8006f46:	2108      	movs	r1, #8
 8006f48:	4860      	ldr	r0, [pc, #384]	; (80070cc <main+0x2b8>)
 8006f4a:	f7fc fc8d 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8006f4e:	2100      	movs	r1, #0
 8006f50:	485f      	ldr	r0, [pc, #380]	; (80070d0 <main+0x2bc>)
 8006f52:	f7fc fc89 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8006f56:	2100      	movs	r1, #0
 8006f58:	485e      	ldr	r0, [pc, #376]	; (80070d4 <main+0x2c0>)
 8006f5a:	f7fc fc85 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8006f5e:	210c      	movs	r1, #12
 8006f60:	485c      	ldr	r0, [pc, #368]	; (80070d4 <main+0x2c0>)
 8006f62:	f7fc fc81 	bl	8003868 <HAL_TIM_PWM_Start>
	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 8006f66:	a906      	add	r1, sp, #24
 8006f68:	2204      	movs	r2, #4
 8006f6a:	485b      	ldr	r0, [pc, #364]	; (80070d8 <main+0x2c4>)
 8006f6c:	f7fa f8a8 	bl	80010c0 <HAL_ADC_Start_DMA>
	TIM10->CCR1 = 1500;
 8006f70:	4b5a      	ldr	r3, [pc, #360]	; (80070dc <main+0x2c8>)
 8006f72:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8006f76:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->CCR1 = 0;
 8006f78:	f5a3 339c 	sub.w	r3, r3, #79872	; 0x13800
	TIM5->CCR4 = 5000;
 8006f7c:	f241 3288 	movw	r2, #5000	; 0x1388
	TIM5->CCR1 = 0;
 8006f80:	2400      	movs	r4, #0
 8006f82:	635c      	str	r4, [r3, #52]	; 0x34
	TIM5->CCR4 = 5000;
 8006f84:	641a      	str	r2, [r3, #64]	; 0x40
	VS1003_Init();
 8006f86:	f7ff fb57 	bl	8006638 <VS1003_Init>
	VS1003_SoftReset();
 8006f8a:	f7ff fc4d 	bl	8006828 <VS1003_SoftReset>
	HAL_Delay(3);
 8006f8e:	2003      	movs	r0, #3
 8006f90:	f7f9 ffde 	bl	8000f50 <HAL_Delay>
	for(int i = 0;i<10;i++) eeprom[i] = 0x00;
 8006f94:	aa08      	add	r2, sp, #32
 8006f96:	4621      	mov	r1, r4
 8006f98:	54a1      	strb	r1, [r4, r2]
 8006f9a:	3401      	adds	r4, #1
 8006f9c:	2c0a      	cmp	r4, #10
 8006f9e:	d1fb      	bne.n	8006f98 <main+0x184>
	HAL_I2C_Mem_Read(&hi2c1, 0xA0, 0x00, I2C_MEMADD_SIZE_8BIT, &eeprom[0], 10, 10);
 8006fa0:	e88d 0014 	stmia.w	sp, {r2, r4}
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	21a0      	movs	r1, #160	; 0xa0
 8006faa:	9402      	str	r4, [sp, #8]
 8006fac:	484c      	ldr	r0, [pc, #304]	; (80070e0 <main+0x2cc>)
	if((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 8006fae:	4d4d      	ldr	r5, [pc, #308]	; (80070e4 <main+0x2d0>)
	HAL_I2C_Mem_Read(&hi2c1, 0xA0, 0x00, I2C_MEMADD_SIZE_8BIT, &eeprom[0], 10, 10);
 8006fb0:	f7fa feb4 	bl	8001d1c <HAL_I2C_Mem_Read>
	sprintf(str, "%02x %02x %02x %02x %02x", eeprom[0], eeprom[1], eeprom[2], eeprom[3], eeprom[4]);
 8006fb4:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
 8006fb8:	9102      	str	r1, [sp, #8]
 8006fba:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
 8006fbe:	9101      	str	r1, [sp, #4]
 8006fc0:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
 8006fc4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 8006fc8:	f89d 2020 	ldrb.w	r2, [sp, #32]
 8006fcc:	9100      	str	r1, [sp, #0]
 8006fce:	a80b      	add	r0, sp, #44	; 0x2c
 8006fd0:	4945      	ldr	r1, [pc, #276]	; (80070e8 <main+0x2d4>)
 8006fd2:	f001 fb21 	bl	8008618 <siprintf>
	CLCD_Puts(0, 0, str);
 8006fd6:	2100      	movs	r1, #0
 8006fd8:	4608      	mov	r0, r1
 8006fda:	aa0b      	add	r2, sp, #44	; 0x2c
 8006fdc:	f7ff fa81 	bl	80064e2 <CLCD_Puts>
	sprintf(str, "%02x %02x %02x %02x %02x", eeprom[5], eeprom[6], eeprom[7], eeprom[8], eeprom[9]);
 8006fe0:	f89d 1029 	ldrb.w	r1, [sp, #41]	; 0x29
 8006fe4:	9102      	str	r1, [sp, #8]
 8006fe6:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28
 8006fea:	9101      	str	r1, [sp, #4]
 8006fec:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 8006ff0:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
 8006ff4:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
 8006ff8:	9100      	str	r1, [sp, #0]
 8006ffa:	a80b      	add	r0, sp, #44	; 0x2c
 8006ffc:	493a      	ldr	r1, [pc, #232]	; (80070e8 <main+0x2d4>)
 8006ffe:	f001 fb0b 	bl	8008618 <siprintf>
	CLCD_Puts(0, 1, str);
 8007002:	aa0b      	add	r2, sp, #44	; 0x2c
 8007004:	2101      	movs	r1, #1
 8007006:	2000      	movs	r0, #0
 8007008:	f7ff fa6b 	bl	80064e2 <CLCD_Puts>
	BYTE buf[32] = "Hello world";	// file copy buffer
 800700c:	4a37      	ldr	r2, [pc, #220]	; (80070ec <main+0x2d8>)
 800700e:	6810      	ldr	r0, [r2, #0]
 8007010:	6851      	ldr	r1, [r2, #4]
 8007012:	ab10      	add	r3, sp, #64	; 0x40
 8007014:	c303      	stmia	r3!, {r0, r1}
 8007016:	6890      	ldr	r0, [r2, #8]
 8007018:	6018      	str	r0, [r3, #0]
 800701a:	2214      	movs	r2, #20
 800701c:	2100      	movs	r1, #0
 800701e:	a813      	add	r0, sp, #76	; 0x4c
 8007020:	f000 fe86 	bl	8007d30 <memset>
	if((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 8007024:	2201      	movs	r2, #1
 8007026:	4932      	ldr	r1, [pc, #200]	; (80070f0 <main+0x2dc>)
 8007028:	4832      	ldr	r0, [pc, #200]	; (80070f4 <main+0x2e0>)
 800702a:	f7fe fad9 	bl	80055e0 <f_mount>
 800702e:	7028      	strb	r0, [r5, #0]
		sprintf(str, "f_mount OK %d", retSD); //ff.h .
 8007030:	4602      	mov	r2, r0
	if((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 8007032:	bb60      	cbnz	r0, 800708e <main+0x27a>
		sprintf(str, "f_mount OK %d", retSD); //ff.h .
 8007034:	4930      	ldr	r1, [pc, #192]	; (80070f8 <main+0x2e4>)
		sprintf(str, "f_mount failed %d", retSD); //ff.h .
 8007036:	a80b      	add	r0, sp, #44	; 0x2c
 8007038:	f001 faee 	bl	8008618 <siprintf>
		CLCD_Puts(0, 0, str);
 800703c:	2100      	movs	r1, #0
 800703e:	4608      	mov	r0, r1
 8007040:	aa0b      	add	r2, sp, #44	; 0x2c
 8007042:	f7ff fa4e 	bl	80064e2 <CLCD_Puts>
	if((retSD = f_open(&SDFile, "0:/ChrisP.txt", FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8007046:	2201      	movs	r2, #1
 8007048:	492c      	ldr	r1, [pc, #176]	; (80070fc <main+0x2e8>)
 800704a:	482d      	ldr	r0, [pc, #180]	; (8007100 <main+0x2ec>)
 800704c:	f7fe fafc 	bl	8005648 <f_open>
 8007050:	4604      	mov	r4, r0
 8007052:	7028      	strb	r0, [r5, #0]
 8007054:	b9e8      	cbnz	r0, 8007092 <main+0x27e>
		CLCD_Clear();
 8007056:	f7ff fa71 	bl	800653c <CLCD_Clear>
		f_read(&SDFile, buf, 32, &br);
 800705a:	ab05      	add	r3, sp, #20
 800705c:	2220      	movs	r2, #32
 800705e:	a910      	add	r1, sp, #64	; 0x40
 8007060:	4827      	ldr	r0, [pc, #156]	; (8007100 <main+0x2ec>)
 8007062:	f7fe fc03 	bl	800586c <f_read>
		sprintf(str, "%s", buf);
 8007066:	a910      	add	r1, sp, #64	; 0x40
 8007068:	a80b      	add	r0, sp, #44	; 0x2c
 800706a:	f001 faf9 	bl	8008660 <strcpy>
		CLCD_Puts(0, 0, str);
 800706e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007070:	4621      	mov	r1, r4
 8007072:	4620      	mov	r0, r4
 8007074:	f7ff fa35 	bl	80064e2 <CLCD_Puts>
		sprintf(str, "%d bytes", br);
 8007078:	9a05      	ldr	r2, [sp, #20]
 800707a:	4922      	ldr	r1, [pc, #136]	; (8007104 <main+0x2f0>)
 800707c:	a80b      	add	r0, sp, #44	; 0x2c
 800707e:	f001 facb 	bl	8008618 <siprintf>
		CLCD_Puts(0, 1, str);
 8007082:	aa0b      	add	r2, sp, #44	; 0x2c
 8007084:	2101      	movs	r1, #1
 8007086:	4620      	mov	r0, r4
 8007088:	f7ff fa2b 	bl	80064e2 <CLCD_Puts>
 800708c:	e7fe      	b.n	800708c <main+0x278>
		sprintf(str, "f_mount failed %d", retSD); //ff.h .
 800708e:	491e      	ldr	r1, [pc, #120]	; (8007108 <main+0x2f4>)
 8007090:	e7d1      	b.n	8007036 <main+0x222>
		sprintf(str, "open error %d\n", retSD);
 8007092:	4602      	mov	r2, r0
 8007094:	491d      	ldr	r1, [pc, #116]	; (800710c <main+0x2f8>)
 8007096:	a80b      	add	r0, sp, #44	; 0x2c
 8007098:	f001 fabe 	bl	8008618 <siprintf>
		CLCD_Puts(0, 0, str);
 800709c:	2100      	movs	r1, #0
 800709e:	aa0b      	add	r2, sp, #44	; 0x2c
 80070a0:	4608      	mov	r0, r1
 80070a2:	f7ff fa1e 	bl	80064e2 <CLCD_Puts>
 80070a6:	e7f1      	b.n	800708c <main+0x278>
 80070a8:	40020800 	.word	0x40020800
 80070ac:	40020400 	.word	0x40020400
 80070b0:	40020c00 	.word	0x40020c00
 80070b4:	20000a0c 	.word	0x20000a0c
 80070b8:	20000cbc 	.word	0x20000cbc
 80070bc:	20000c80 	.word	0x20000c80
 80070c0:	0800a2e6 	.word	0x0800a2e6
 80070c4:	0800a2f1 	.word	0x0800a2f1
 80070c8:	20000c08 	.word	0x20000c08
 80070cc:	20000b54 	.word	0x20000b54
 80070d0:	20000b90 	.word	0x20000b90
 80070d4:	20000bcc 	.word	0x20000bcc
 80070d8:	200004a4 	.word	0x200004a4
 80070dc:	40014400 	.word	0x40014400
 80070e0:	200009b8 	.word	0x200009b8
 80070e4:	2000054c 	.word	0x2000054c
 80070e8:	0800a2f8 	.word	0x0800a2f8
 80070ec:	08009e48 	.word	0x08009e48
 80070f0:	2000054d 	.word	0x2000054d
 80070f4:	20000784 	.word	0x20000784
 80070f8:	0800a311 	.word	0x0800a311
 80070fc:	0800a331 	.word	0x0800a331
 8007100:	20000554 	.word	0x20000554
 8007104:	0800a33f 	.word	0x0800a33f
 8007108:	0800a31f 	.word	0x0800a31f
 800710c:	0800a348 	.word	0x0800a348

08007110 <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance == USART3)
 8007110:	6802      	ldr	r2, [r0, #0]
 8007112:	4b09      	ldr	r3, [pc, #36]	; (8007138 <HAL_UART_RxCpltCallback+0x28>)
 8007114:	429a      	cmp	r2, r3
{
 8007116:	b510      	push	{r4, lr}
	if(huart->Instance == USART3)
 8007118:	d10c      	bne.n	8007134 <HAL_UART_RxCpltCallback+0x24>
	{
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 800711a:	2201      	movs	r2, #1
 800711c:	4907      	ldr	r1, [pc, #28]	; (800713c <HAL_UART_RxCpltCallback+0x2c>)
 800711e:	4808      	ldr	r0, [pc, #32]	; (8007140 <HAL_UART_RxCpltCallback+0x30>)
 8007120:	f7fc fdbb 	bl	8003c9a <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8007124:	230a      	movs	r3, #10
 8007126:	2201      	movs	r2, #1
 8007128:	4904      	ldr	r1, [pc, #16]	; (800713c <HAL_UART_RxCpltCallback+0x2c>)
 800712a:	4805      	ldr	r0, [pc, #20]	; (8007140 <HAL_UART_RxCpltCallback+0x30>)
	}
}
 800712c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8007130:	f7fc bd56 	b.w	8003be0 <HAL_UART_Transmit>
 8007134:	bd10      	pop	{r4, pc}
 8007136:	bf00      	nop
 8007138:	40004800 	.word	0x40004800
 800713c:	20000a0c 	.word	0x20000a0c
 8007140:	20000cbc 	.word	0x20000cbc

08007144 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	static unsigned short cnt = 0;
	if(htim->Instance == TIM7)
 8007144:	6802      	ldr	r2, [r0, #0]
 8007146:	4b06      	ldr	r3, [pc, #24]	; (8007160 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8007148:	429a      	cmp	r2, r3
 800714a:	d108      	bne.n	800715e <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047);
		cnt++;
 800714c:	4a05      	ldr	r2, [pc, #20]	; (8007164 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800714e:	8813      	ldrh	r3, [r2, #0]
 8007150:	3301      	adds	r3, #1
 8007152:	b29b      	uxth	r3, r3
		if(cnt > 999) cnt = 0;
 8007154:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007158:	bf28      	it	cs
 800715a:	2300      	movcs	r3, #0
 800715c:	8013      	strh	r3, [r2, #0]
 800715e:	4770      	bx	lr
 8007160:	40001400 	.word	0x40001400
 8007164:	20000430 	.word	0x20000430

08007168 <HAL_GPIO_EXTI_Callback>:
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == GPIO_PIN_3)
 8007168:	2808      	cmp	r0, #8
 800716a:	d104      	bne.n	8007176 <HAL_GPIO_EXTI_Callback+0xe>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800716c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	}

	if(GPIO_Pin == GPIO_PIN_15)
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8007170:	480b      	ldr	r0, [pc, #44]	; (80071a0 <HAL_GPIO_EXTI_Callback+0x38>)
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
	}

	if(GPIO_Pin == GPIO_PIN_10)
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8007172:	f7fa bc02 	b.w	800197a <HAL_GPIO_TogglePin>
	if(GPIO_Pin == GPIO_PIN_15)
 8007176:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800717a:	d102      	bne.n	8007182 <HAL_GPIO_EXTI_Callback+0x1a>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800717c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007180:	e7f6      	b.n	8007170 <HAL_GPIO_EXTI_Callback+0x8>
	if(GPIO_Pin == GPIO_PIN_4)
 8007182:	2810      	cmp	r0, #16
 8007184:	d102      	bne.n	800718c <HAL_GPIO_EXTI_Callback+0x24>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8007186:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800718a:	e7f1      	b.n	8007170 <HAL_GPIO_EXTI_Callback+0x8>
	if(GPIO_Pin == GPIO_PIN_10)
 800718c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007190:	d105      	bne.n	800719e <HAL_GPIO_EXTI_Callback+0x36>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8007192:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8007196:	2101      	movs	r1, #1
 8007198:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 800719c:	e7e9      	b.n	8007172 <HAL_GPIO_EXTI_Callback+0xa>
 800719e:	4770      	bx	lr
 80071a0:	40020c00 	.word	0x40020c00

080071a4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80071a4:	e7fe      	b.n	80071a4 <_Error_Handler>
	...

080071a8 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 80071a8:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 80071aa:	4c06      	ldr	r4, [pc, #24]	; (80071c4 <SD_CheckStatus.isra.0+0x1c>)
 80071ac:	2301      	movs	r3, #1
 80071ae:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80071b0:	f7ff fc8c 	bl	8006acc <BSP_SD_GetCardState>
 80071b4:	4623      	mov	r3, r4
 80071b6:	b918      	cbnz	r0, 80071c0 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 80071b8:	7822      	ldrb	r2, [r4, #0]
 80071ba:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80071be:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80071c0:	7818      	ldrb	r0, [r3, #0]
}
 80071c2:	bd10      	pop	{r4, pc}
 80071c4:	20000008 	.word	0x20000008

080071c8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80071c8:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80071ca:	4c05      	ldr	r4, [pc, #20]	; (80071e0 <SD_initialize+0x18>)
 80071cc:	2301      	movs	r3, #1
 80071ce:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80071d0:	f7ff fc46 	bl	8006a60 <BSP_SD_Init>
 80071d4:	b910      	cbnz	r0, 80071dc <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 80071d6:	f7ff ffe7 	bl	80071a8 <SD_CheckStatus.isra.0>
 80071da:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 80071dc:	7820      	ldrb	r0, [r4, #0]
}
 80071de:	bd10      	pop	{r4, pc}
 80071e0:	20000008 	.word	0x20000008

080071e4 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 80071e4:	f7ff bfe0 	b.w	80071a8 <SD_CheckStatus.isra.0>

080071e8 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80071e8:	b570      	push	{r4, r5, r6, lr}
  DRESULT res = RES_ERROR;
  ReadStatus = 0;
 80071ea:	4c16      	ldr	r4, [pc, #88]	; (8007244 <SD_read+0x5c>)
{
 80071ec:	4608      	mov	r0, r1
 80071ee:	4611      	mov	r1, r2
  ReadStatus = 0;
 80071f0:	2200      	movs	r2, #0
 80071f2:	6022      	str	r2, [r4, #0]
  uint32_t timeout;
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80071f4:	461a      	mov	r2, r3
 80071f6:	f7ff fc4d 	bl	8006a94 <BSP_SD_ReadBlocks_DMA>
 80071fa:	b108      	cbz	r0, 8007200 <SD_read+0x18>
  DRESULT res = RES_ERROR;
 80071fc:	2001      	movs	r0, #1
 80071fe:	bd70      	pop	{r4, r5, r6, pc}
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
    /* Wait that the reading process is completed or a timeout occurs */
    timeout = HAL_GetTick();
 8007200:	f7f9 fea0 	bl	8000f44 <HAL_GetTick>
    while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8007204:	f247 552f 	movw	r5, #29999	; 0x752f
    timeout = HAL_GetTick();
 8007208:	4606      	mov	r6, r0
    while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800720a:	6823      	ldr	r3, [r4, #0]
 800720c:	b19b      	cbz	r3, 8007236 <SD_read+0x4e>
    {
    }
    /* incase of a timeout return error */
    if (ReadStatus == 0)
 800720e:	6823      	ldr	r3, [r4, #0]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d0f3      	beq.n	80071fc <SD_read+0x14>
    {
      res = RES_ERROR;
    }
    else
    {
      ReadStatus = 0;
 8007214:	2300      	movs	r3, #0
 8007216:	6023      	str	r3, [r4, #0]
      timeout = HAL_GetTick();
 8007218:	f7f9 fe94 	bl	8000f44 <HAL_GetTick>

      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800721c:	f247 542f 	movw	r4, #29999	; 0x752f
      timeout = HAL_GetTick();
 8007220:	4605      	mov	r5, r0
      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8007222:	f7f9 fe8f 	bl	8000f44 <HAL_GetTick>
 8007226:	1b40      	subs	r0, r0, r5
 8007228:	42a0      	cmp	r0, r4
 800722a:	d8e7      	bhi.n	80071fc <SD_read+0x14>
      {
        if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800722c:	f7ff fc4e 	bl	8006acc <BSP_SD_GetCardState>
 8007230:	2800      	cmp	r0, #0
 8007232:	d1f6      	bne.n	8007222 <SD_read+0x3a>
      }
    }
  }

  return res;
}
 8007234:	bd70      	pop	{r4, r5, r6, pc}
    while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8007236:	f7f9 fe85 	bl	8000f44 <HAL_GetTick>
 800723a:	1b80      	subs	r0, r0, r6
 800723c:	42a8      	cmp	r0, r5
 800723e:	d9e4      	bls.n	800720a <SD_read+0x22>
 8007240:	e7e5      	b.n	800720e <SD_read+0x26>
 8007242:	bf00      	nop
 8007244:	20000434 	.word	0x20000434

08007248 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007248:	b570      	push	{r4, r5, r6, lr}
  DRESULT res = RES_ERROR;
  WriteStatus = 0;
 800724a:	4c16      	ldr	r4, [pc, #88]	; (80072a4 <SD_write+0x5c>)
{
 800724c:	4608      	mov	r0, r1
 800724e:	4611      	mov	r1, r2
  WriteStatus = 0;
 8007250:	2200      	movs	r2, #0
 8007252:	6022      	str	r2, [r4, #0]
   */
  alignedAddr = (uint32_t)buff &  ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8007254:	461a      	mov	r2, r3
 8007256:	f7ff fc2b 	bl	8006ab0 <BSP_SD_WriteBlocks_DMA>
 800725a:	b108      	cbz	r0, 8007260 <SD_write+0x18>
  DRESULT res = RES_ERROR;
 800725c:	2001      	movs	r0, #1
 800725e:	bd70      	pop	{r4, r5, r6, pc}
                            (uint32_t) (sector),
                            count) == MSD_OK)
  {
    /* Wait that writing process is completed or a timeout occurs */

    timeout = HAL_GetTick();
 8007260:	f7f9 fe70 	bl	8000f44 <HAL_GetTick>
    while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8007264:	f247 552f 	movw	r5, #29999	; 0x752f
    timeout = HAL_GetTick();
 8007268:	4606      	mov	r6, r0
    while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	b19b      	cbz	r3, 8007296 <SD_write+0x4e>
    {
    }
    /* incase of a timeout return error */
    if (WriteStatus == 0)
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d0f3      	beq.n	800725c <SD_write+0x14>
    {
      res = RES_ERROR;
    }
    else
    {
      WriteStatus = 0;
 8007274:	2300      	movs	r3, #0
 8007276:	6023      	str	r3, [r4, #0]
      timeout = HAL_GetTick();
 8007278:	f7f9 fe64 	bl	8000f44 <HAL_GetTick>

      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800727c:	f247 542f 	movw	r4, #29999	; 0x752f
      timeout = HAL_GetTick();
 8007280:	4605      	mov	r5, r0
      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8007282:	f7f9 fe5f 	bl	8000f44 <HAL_GetTick>
 8007286:	1b40      	subs	r0, r0, r5
 8007288:	42a0      	cmp	r0, r4
 800728a:	d8e7      	bhi.n	800725c <SD_write+0x14>
      {
        if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800728c:	f7ff fc1e 	bl	8006acc <BSP_SD_GetCardState>
 8007290:	2800      	cmp	r0, #0
 8007292:	d1f6      	bne.n	8007282 <SD_write+0x3a>
      }
    }
  }

  return res;
}
 8007294:	bd70      	pop	{r4, r5, r6, pc}
    while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8007296:	f7f9 fe55 	bl	8000f44 <HAL_GetTick>
 800729a:	1b80      	subs	r0, r0, r6
 800729c:	42a8      	cmp	r0, r5
 800729e:	d9e4      	bls.n	800726a <SD_write+0x22>
 80072a0:	e7e5      	b.n	800726e <SD_write+0x26>
 80072a2:	bf00      	nop
 80072a4:	20000438 	.word	0x20000438

080072a8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80072a8:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80072aa:	4b12      	ldr	r3, [pc, #72]	; (80072f4 <SD_ioctl+0x4c>)
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	07db      	lsls	r3, r3, #31
{
 80072b0:	b088      	sub	sp, #32
 80072b2:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80072b4:	d41b      	bmi.n	80072ee <SD_ioctl+0x46>

  switch (cmd)
 80072b6:	2903      	cmp	r1, #3
 80072b8:	d803      	bhi.n	80072c2 <SD_ioctl+0x1a>
 80072ba:	e8df f001 	tbb	[pc, r1]
 80072be:	0510      	.short	0x0510
 80072c0:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 80072c2:	2004      	movs	r0, #4
  }

  return res;
}
 80072c4:	b008      	add	sp, #32
 80072c6:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 80072c8:	4668      	mov	r0, sp
 80072ca:	f7ff fc09 	bl	8006ae0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80072ce:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	e004      	b.n	80072de <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 80072d4:	4668      	mov	r0, sp
 80072d6:	f7ff fc03 	bl	8006ae0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80072da:	9b07      	ldr	r3, [sp, #28]
 80072dc:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 80072de:	2000      	movs	r0, #0
 80072e0:	e7f0      	b.n	80072c4 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 80072e2:	4668      	mov	r0, sp
 80072e4:	f7ff fbfc 	bl	8006ae0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80072e8:	9b07      	ldr	r3, [sp, #28]
 80072ea:	0a5b      	lsrs	r3, r3, #9
 80072ec:	e7f0      	b.n	80072d0 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80072ee:	2003      	movs	r0, #3
 80072f0:	e7e8      	b.n	80072c4 <SD_ioctl+0x1c>
 80072f2:	bf00      	nop
 80072f4:	20000008 	.word	0x20000008

080072f8 <BSP_SD_WriteCpltCallback>:
   ===============================================================================
  */
//void BSP_SD_WriteCpltCallback(uint32_t SdCard)
void BSP_SD_WriteCpltCallback(void)
{
  WriteStatus = 1;
 80072f8:	4b01      	ldr	r3, [pc, #4]	; (8007300 <BSP_SD_WriteCpltCallback+0x8>)
 80072fa:	2201      	movs	r2, #1
 80072fc:	601a      	str	r2, [r3, #0]
 80072fe:	4770      	bx	lr
 8007300:	20000438 	.word	0x20000438

08007304 <BSP_SD_ReadCpltCallback>:
   ===============================================================================
  */
//void BSP_SD_ReadCpltCallback(uint32_t SdCard)
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 8007304:	4b01      	ldr	r3, [pc, #4]	; (800730c <BSP_SD_ReadCpltCallback+0x8>)
 8007306:	2201      	movs	r2, #1
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	4770      	bx	lr
 800730c:	20000434 	.word	0x20000434

08007310 <MX_SDIO_SD_Init>:
/* SDIO init function */

void MX_SDIO_SD_Init(void)
{

  hsd.Instance = SDIO;
 8007310:	4b05      	ldr	r3, [pc, #20]	; (8007328 <MX_SDIO_SD_Init+0x18>)
 8007312:	4a06      	ldr	r2, [pc, #24]	; (800732c <MX_SDIO_SD_Init+0x1c>)
 8007314:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8007316:	2200      	movs	r2, #0
 8007318:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800731a:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800731c:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800731e:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007320:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8007322:	619a      	str	r2, [r3, #24]
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	20000ad0 	.word	0x20000ad0
 800732c:	40012c00 	.word	0x40012c00

08007330 <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8007330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(sdHandle->Instance==SDIO)
 8007334:	6802      	ldr	r2, [r0, #0]
 8007336:	4b46      	ldr	r3, [pc, #280]	; (8007450 <HAL_SD_MspInit+0x120>)
 8007338:	429a      	cmp	r2, r3
{
 800733a:	b087      	sub	sp, #28
 800733c:	4605      	mov	r5, r0
  if(sdHandle->Instance==SDIO)
 800733e:	f040 8084 	bne.w	800744a <HAL_SD_MspInit+0x11a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8007342:	2600      	movs	r6, #0
 8007344:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8007348:	9600      	str	r6, [sp, #0]
 800734a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800734c:	4841      	ldr	r0, [pc, #260]	; (8007454 <HAL_SD_MspInit+0x124>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 800734e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007352:	645a      	str	r2, [r3, #68]	; 0x44
 8007354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007356:	9603      	str	r6, [sp, #12]
    __HAL_RCC_SDIO_CLK_ENABLE();
 8007358:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800735c:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800735e:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8007360:	240c      	movs	r4, #12

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007362:	f04f 0804 	mov.w	r8, #4
    __HAL_RCC_SDIO_CLK_ENABLE();
 8007366:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8007368:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800736a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800736e:	f04f 0902 	mov.w	r9, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007372:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8007374:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007376:	f8cd 9008 	str.w	r9, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800737a:	9704      	str	r7, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800737c:	f7fa fa12 	bl	80017a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007380:	4835      	ldr	r0, [pc, #212]	; (8007458 <HAL_SD_MspInit+0x128>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8007382:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007384:	eb0d 0108 	add.w	r1, sp, r8

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8007388:	4c34      	ldr	r4, [pc, #208]	; (800745c <HAL_SD_MspInit+0x12c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800738a:	f8cd 8004 	str.w	r8, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800738e:	f8cd 9008 	str.w	r9, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007392:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007394:	9704      	str	r7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007396:	f7fa fa05 	bl	80017a4 <HAL_GPIO_Init>
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800739a:	4b31      	ldr	r3, [pc, #196]	; (8007460 <HAL_SD_MspInit+0x130>)
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800739c:	60e6      	str	r6, [r4, #12]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800739e:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 80073a2:	f04f 0e40 	mov.w	lr, #64	; 0x40
 80073a6:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80073aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073ae:	6123      	str	r3, [r4, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80073b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80073b4:	6163      	str	r3, [r4, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80073b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80073ba:	61a3      	str	r3, [r4, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80073bc:	2320      	movs	r3, #32
 80073be:	61e3      	str	r3, [r4, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80073c0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80073c4:	62e3      	str	r3, [r4, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80073c6:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80073c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80073cc:	6226      	str	r6, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80073ce:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80073d2:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80073d4:	6323      	str	r3, [r4, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80073d6:	f7fa f85d 	bl	8001494 <HAL_DMA_Init>
 80073da:	b118      	cbz	r0, 80073e4 <HAL_SD_MspInit+0xb4>
    {
      _Error_Handler(__FILE__, __LINE__);
 80073dc:	2183      	movs	r1, #131	; 0x83
 80073de:	4821      	ldr	r0, [pc, #132]	; (8007464 <HAL_SD_MspInit+0x134>)
 80073e0:	f7ff fee0 	bl	80071a4 <_Error_Handler>

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80073e4:	4820      	ldr	r0, [pc, #128]	; (8007468 <HAL_SD_MspInit+0x138>)
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80073e6:	642c      	str	r4, [r5, #64]	; 0x40
 80073e8:	63a5      	str	r5, [r4, #56]	; 0x38
    hdma_sdio_rx.Instance = DMA2_Stream6;
 80073ea:	4c20      	ldr	r4, [pc, #128]	; (800746c <HAL_SD_MspInit+0x13c>)
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80073ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80073f0:	e884 0009 	stmia.w	r4, {r0, r3}
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80073f4:	2300      	movs	r3, #0
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80073f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80073fa:	60a3      	str	r3, [r4, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80073fc:	60e3      	str	r3, [r4, #12]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80073fe:	6223      	str	r3, [r4, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007400:	2304      	movs	r3, #4
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007402:	6122      	str	r2, [r4, #16]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007404:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007406:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800740a:	2303      	movs	r3, #3
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800740c:	6162      	str	r2, [r4, #20]
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800740e:	62a3      	str	r3, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007410:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8007414:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007418:	61a2      	str	r2, [r4, #24]
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800741a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800741c:	2220      	movs	r2, #32
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800741e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8007422:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8007424:	61e2      	str	r2, [r4, #28]
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8007426:	6323      	str	r3, [r4, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8007428:	f7fa f834 	bl	8001494 <HAL_DMA_Init>
 800742c:	b118      	cbz	r0, 8007436 <HAL_SD_MspInit+0x106>
    {
      _Error_Handler(__FILE__, __LINE__);
 800742e:	2198      	movs	r1, #152	; 0x98
 8007430:	480c      	ldr	r0, [pc, #48]	; (8007464 <HAL_SD_MspInit+0x134>)
 8007432:	f7ff feb7 	bl	80071a4 <_Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8007436:	2200      	movs	r2, #0
 8007438:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800743a:	63ec      	str	r4, [r5, #60]	; 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800743c:	4611      	mov	r1, r2
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800743e:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8007440:	f7f9 ffaa 	bl	8001398 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8007444:	2031      	movs	r0, #49	; 0x31
 8007446:	f7f9 ffdb 	bl	8001400 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 800744a:	b007      	add	sp, #28
 800744c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007450:	40012c00 	.word	0x40012c00
 8007454:	40020800 	.word	0x40020800
 8007458:	40020c00 	.word	0x40020c00
 800745c:	20000a70 	.word	0x20000a70
 8007460:	40026458 	.word	0x40026458
 8007464:	0800a36c 	.word	0x0800a36c
 8007468:	400264a0 	.word	0x400264a0
 800746c:	20000a10 	.word	0x20000a10

08007470 <MX_SPI2_Init>:

/* SPI2 init function */
void MX_SPI2_Init(void)
{

  hspi2.Instance = SPI2;
 8007470:	4810      	ldr	r0, [pc, #64]	; (80074b4 <MX_SPI2_Init+0x44>)
{
 8007472:	b508      	push	{r3, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007474:	2202      	movs	r2, #2
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007476:	4b10      	ldr	r3, [pc, #64]	; (80074b8 <MX_SPI2_Init+0x48>)
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007478:	6102      	str	r2, [r0, #16]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800747a:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800747e:	2201      	movs	r2, #1
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007480:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007484:	6142      	str	r2, [r0, #20]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007486:	2300      	movs	r3, #0
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007488:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800748c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800748e:	60c3      	str	r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007490:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007492:	6203      	str	r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007494:	2210      	movs	r2, #16
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007496:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007498:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800749a:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800749c:	61c2      	str	r2, [r0, #28]
  hspi2.Init.CRCPolynomial = 10;
 800749e:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80074a0:	f7fb fd83 	bl	8002faa <HAL_SPI_Init>
 80074a4:	b128      	cbz	r0, 80074b2 <MX_SPI2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 80074a6:	214f      	movs	r1, #79	; 0x4f
 80074a8:	4804      	ldr	r0, [pc, #16]	; (80074bc <MX_SPI2_Init+0x4c>)
  }

}
 80074aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80074ae:	f7ff be79 	b.w	80071a4 <_Error_Handler>
 80074b2:	bd08      	pop	{r3, pc}
 80074b4:	2000044c 	.word	0x2000044c
 80074b8:	40003800 	.word	0x40003800
 80074bc:	0800a37a 	.word	0x0800a37a

080074c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80074c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 80074c2:	6802      	ldr	r2, [r0, #0]
 80074c4:	4b10      	ldr	r3, [pc, #64]	; (8007508 <HAL_SPI_MspInit+0x48>)
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d11a      	bne.n	8007500 <HAL_SPI_MspInit+0x40>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80074ca:	2100      	movs	r1, #0
 80074cc:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80074d0:	9100      	str	r1, [sp, #0]
 80074d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074d4:	480d      	ldr	r0, [pc, #52]	; (800750c <HAL_SPI_MspInit+0x4c>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80074d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074da:	641a      	str	r2, [r3, #64]	; 0x40
 80074dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074de:	9103      	str	r1, [sp, #12]
    __HAL_RCC_SPI2_CLK_ENABLE();
 80074e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80074e8:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80074ec:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074ee:	2302      	movs	r3, #2
 80074f0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074f2:	2303      	movs	r3, #3
 80074f4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074f6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80074f8:	2305      	movs	r3, #5
 80074fa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074fc:	f7fa f952 	bl	80017a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007500:	b007      	add	sp, #28
 8007502:	f85d fb04 	ldr.w	pc, [sp], #4
 8007506:	bf00      	nop
 8007508:	40003800 	.word	0x40003800
 800750c:	40020400 	.word	0x40020400

08007510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007510:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007512:	4b22      	ldr	r3, [pc, #136]	; (800759c <HAL_MspInit+0x8c>)
 8007514:	2400      	movs	r4, #0
 8007516:	9400      	str	r4, [sp, #0]
 8007518:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800751a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800751e:	645a      	str	r2, [r3, #68]	; 0x44
 8007520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007522:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8007526:	9200      	str	r2, [sp, #0]
 8007528:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800752a:	9401      	str	r4, [sp, #4]
 800752c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800752e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007532:	641a      	str	r2, [r3, #64]	; 0x40
 8007534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800753a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800753c:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800753e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007540:	f7f9 ff18 	bl	8001374 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8007544:	4622      	mov	r2, r4
 8007546:	4621      	mov	r1, r4
 8007548:	f06f 000b 	mvn.w	r0, #11
 800754c:	f7f9 ff24 	bl	8001398 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8007550:	4622      	mov	r2, r4
 8007552:	4621      	mov	r1, r4
 8007554:	f06f 000a 	mvn.w	r0, #10
 8007558:	f7f9 ff1e 	bl	8001398 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800755c:	4622      	mov	r2, r4
 800755e:	4621      	mov	r1, r4
 8007560:	f06f 0009 	mvn.w	r0, #9
 8007564:	f7f9 ff18 	bl	8001398 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8007568:	4622      	mov	r2, r4
 800756a:	4621      	mov	r1, r4
 800756c:	f06f 0004 	mvn.w	r0, #4
 8007570:	f7f9 ff12 	bl	8001398 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8007574:	4622      	mov	r2, r4
 8007576:	4621      	mov	r1, r4
 8007578:	f06f 0003 	mvn.w	r0, #3
 800757c:	f7f9 ff0c 	bl	8001398 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8007580:	4622      	mov	r2, r4
 8007582:	4621      	mov	r1, r4
 8007584:	f06f 0001 	mvn.w	r0, #1
 8007588:	f7f9 ff06 	bl	8001398 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800758c:	4622      	mov	r2, r4
 800758e:	4621      	mov	r1, r4
 8007590:	f04f 30ff 	mov.w	r0, #4294967295
 8007594:	f7f9 ff00 	bl	8001398 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007598:	b002      	add	sp, #8
 800759a:	bd10      	pop	{r4, pc}
 800759c:	40023800 	.word	0x40023800

080075a0 <NMI_Handler>:
 80075a0:	4770      	bx	lr

080075a2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80075a2:	e7fe      	b.n	80075a2 <HardFault_Handler>

080075a4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80075a4:	e7fe      	b.n	80075a4 <MemManage_Handler>

080075a6 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80075a6:	e7fe      	b.n	80075a6 <BusFault_Handler>

080075a8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80075a8:	e7fe      	b.n	80075a8 <UsageFault_Handler>

080075aa <SVC_Handler>:
 80075aa:	4770      	bx	lr

080075ac <DebugMon_Handler>:
 80075ac:	4770      	bx	lr

080075ae <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80075ae:	4770      	bx	lr

080075b0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80075b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80075b2:	f7f9 fcbb 	bl	8000f2c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80075b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80075ba:	f7f9 bf50 	b.w	800145e <HAL_SYSTICK_IRQHandler>

080075be <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80075be:	2008      	movs	r0, #8
 80075c0:	f7fa b9e0 	b.w	8001984 <HAL_GPIO_EXTI_IRQHandler>

080075c4 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80075c4:	2010      	movs	r0, #16
 80075c6:	f7fa b9dd 	b.w	8001984 <HAL_GPIO_EXTI_IRQHandler>
	...

080075cc <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80075cc:	4801      	ldr	r0, [pc, #4]	; (80075d4 <USART3_IRQHandler+0x8>)
 80075ce:	f7fc bbc3 	b.w	8003d58 <HAL_UART_IRQHandler>
 80075d2:	bf00      	nop
 80075d4:	20000cbc 	.word	0x20000cbc

080075d8 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80075d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80075da:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80075de:	f7fa f9d1 	bl	8001984 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80075e2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80075e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80075ea:	f7fa b9cb 	b.w	8001984 <HAL_GPIO_EXTI_IRQHandler>
	...

080075f0 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80075f0:	4801      	ldr	r0, [pc, #4]	; (80075f8 <SDIO_IRQHandler+0x8>)
 80075f2:	f7fb bba3 	b.w	8002d3c <HAL_SD_IRQHandler>
 80075f6:	bf00      	nop
 80075f8:	20000ad0 	.word	0x20000ad0

080075fc <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80075fc:	4801      	ldr	r0, [pc, #4]	; (8007604 <TIM7_IRQHandler+0x8>)
 80075fe:	f7fb bf5a 	b.w	80034b6 <HAL_TIM_IRQHandler>
 8007602:	bf00      	nop
 8007604:	20000c80 	.word	0x20000c80

08007608 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007608:	4801      	ldr	r0, [pc, #4]	; (8007610 <DMA2_Stream0_IRQHandler+0x8>)
 800760a:	f7fa b811 	b.w	8001630 <HAL_DMA_IRQHandler>
 800760e:	bf00      	nop
 8007610:	200004ec 	.word	0x200004ec

08007614 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8007614:	4801      	ldr	r0, [pc, #4]	; (800761c <DMA2_Stream3_IRQHandler+0x8>)
 8007616:	f7fa b80b 	b.w	8001630 <HAL_DMA_IRQHandler>
 800761a:	bf00      	nop
 800761c:	20000a70 	.word	0x20000a70

08007620 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8007620:	4801      	ldr	r0, [pc, #4]	; (8007628 <DMA2_Stream6_IRQHandler+0x8>)
 8007622:	f7fa b805 	b.w	8001630 <HAL_DMA_IRQHandler>
 8007626:	bf00      	nop
 8007628:	20000a10 	.word	0x20000a10

0800762c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800762c:	490f      	ldr	r1, [pc, #60]	; (800766c <SystemInit+0x40>)
 800762e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8007632:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800763a:	4b0d      	ldr	r3, [pc, #52]	; (8007670 <SystemInit+0x44>)
 800763c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800763e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8007640:	f042 0201 	orr.w	r2, r2, #1
 8007644:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8007646:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800764e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007652:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007654:	4a07      	ldr	r2, [pc, #28]	; (8007674 <SystemInit+0x48>)
 8007656:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800765e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007660:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007662:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007666:	608b      	str	r3, [r1, #8]
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	e000ed00 	.word	0xe000ed00
 8007670:	40023800 	.word	0x40023800
 8007674:	24003010 	.word	0x24003010

08007678 <MX_TIM7_Init>:
  HAL_TIM_MspPostInit(&htim5);

}
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007678:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 9999;
 800767a:	4b10      	ldr	r3, [pc, #64]	; (80076bc <MX_TIM7_Init+0x44>)
  htim7.Instance = TIM7;
 800767c:	4810      	ldr	r0, [pc, #64]	; (80076c0 <MX_TIM7_Init+0x48>)
  htim7.Init.Prescaler = 9999;
 800767e:	f242 7c0f 	movw	ip, #9999	; 0x270f
 8007682:	e880 1008 	stmia.w	r0, {r3, ip}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007686:	2400      	movs	r4, #0
  htim7.Init.Period = 8399;
 8007688:	f242 03cf 	movw	r3, #8399	; 0x20cf
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800768c:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 8399;
 800768e:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007690:	f7fc f818 	bl	80036c4 <HAL_TIM_Base_Init>
 8007694:	b120      	cbz	r0, 80076a0 <MX_TIM7_Init+0x28>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007696:	f240 1125 	movw	r1, #293	; 0x125
 800769a:	480a      	ldr	r0, [pc, #40]	; (80076c4 <MX_TIM7_Init+0x4c>)
 800769c:	f7ff fd82 	bl	80071a4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80076a0:	4669      	mov	r1, sp
 80076a2:	4807      	ldr	r0, [pc, #28]	; (80076c0 <MX_TIM7_Init+0x48>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80076a4:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80076a6:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80076a8:	f7fc f8f8 	bl	800389c <HAL_TIMEx_MasterConfigSynchronization>
 80076ac:	b120      	cbz	r0, 80076b8 <MX_TIM7_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 80076ae:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80076b2:	4804      	ldr	r0, [pc, #16]	; (80076c4 <MX_TIM7_Init+0x4c>)
 80076b4:	f7ff fd76 	bl	80071a4 <_Error_Handler>
  }

}
 80076b8:	b002      	add	sp, #8
 80076ba:	bd10      	pop	{r4, pc}
 80076bc:	40001400 	.word	0x40001400
 80076c0:	20000c80 	.word	0x20000c80
 80076c4:	0800a39f 	.word	0x0800a39f

080076c8 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 80076c8:	6803      	ldr	r3, [r0, #0]
 80076ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80076ce:	b086      	sub	sp, #24
  if(tim_baseHandle->Instance==TIM2)
 80076d0:	d10d      	bne.n	80076ee <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80076d2:	2300      	movs	r3, #0
 80076d4:	9300      	str	r3, [sp, #0]
 80076d6:	4b2e      	ldr	r3, [pc, #184]	; (8007790 <HAL_TIM_Base_MspInit+0xc8>)
 80076d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076da:	f042 0201 	orr.w	r2, r2, #1
 80076de:	641a      	str	r2, [r3, #64]	; 0x40
 80076e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 80076ea:	b006      	add	sp, #24
 80076ec:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM3)
 80076ee:	4a29      	ldr	r2, [pc, #164]	; (8007794 <HAL_TIM_Base_MspInit+0xcc>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d10c      	bne.n	800770e <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80076f4:	2300      	movs	r3, #0
 80076f6:	9301      	str	r3, [sp, #4]
 80076f8:	4b25      	ldr	r3, [pc, #148]	; (8007790 <HAL_TIM_Base_MspInit+0xc8>)
 80076fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076fc:	f042 0202 	orr.w	r2, r2, #2
 8007700:	641a      	str	r2, [r3, #64]	; 0x40
 8007702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007704:	f003 0302 	and.w	r3, r3, #2
 8007708:	9301      	str	r3, [sp, #4]
 800770a:	9b01      	ldr	r3, [sp, #4]
 800770c:	e7ed      	b.n	80076ea <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM4)
 800770e:	4a22      	ldr	r2, [pc, #136]	; (8007798 <HAL_TIM_Base_MspInit+0xd0>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d10c      	bne.n	800772e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007714:	2300      	movs	r3, #0
 8007716:	9302      	str	r3, [sp, #8]
 8007718:	4b1d      	ldr	r3, [pc, #116]	; (8007790 <HAL_TIM_Base_MspInit+0xc8>)
 800771a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800771c:	f042 0204 	orr.w	r2, r2, #4
 8007720:	641a      	str	r2, [r3, #64]	; 0x40
 8007722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007724:	f003 0304 	and.w	r3, r3, #4
 8007728:	9302      	str	r3, [sp, #8]
 800772a:	9b02      	ldr	r3, [sp, #8]
 800772c:	e7dd      	b.n	80076ea <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM5)
 800772e:	4a1b      	ldr	r2, [pc, #108]	; (800779c <HAL_TIM_Base_MspInit+0xd4>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d10c      	bne.n	800774e <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007734:	2300      	movs	r3, #0
 8007736:	9303      	str	r3, [sp, #12]
 8007738:	4b15      	ldr	r3, [pc, #84]	; (8007790 <HAL_TIM_Base_MspInit+0xc8>)
 800773a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800773c:	f042 0208 	orr.w	r2, r2, #8
 8007740:	641a      	str	r2, [r3, #64]	; 0x40
 8007742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007744:	f003 0308 	and.w	r3, r3, #8
 8007748:	9303      	str	r3, [sp, #12]
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	e7cd      	b.n	80076ea <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM7)
 800774e:	4a14      	ldr	r2, [pc, #80]	; (80077a0 <HAL_TIM_Base_MspInit+0xd8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d10c      	bne.n	800776e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007754:	2300      	movs	r3, #0
 8007756:	9304      	str	r3, [sp, #16]
 8007758:	4b0d      	ldr	r3, [pc, #52]	; (8007790 <HAL_TIM_Base_MspInit+0xc8>)
 800775a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800775c:	f042 0220 	orr.w	r2, r2, #32
 8007760:	641a      	str	r2, [r3, #64]	; 0x40
 8007762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007764:	f003 0320 	and.w	r3, r3, #32
 8007768:	9304      	str	r3, [sp, #16]
 800776a:	9b04      	ldr	r3, [sp, #16]
 800776c:	e7bd      	b.n	80076ea <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM10)
 800776e:	4a0d      	ldr	r2, [pc, #52]	; (80077a4 <HAL_TIM_Base_MspInit+0xdc>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d1ba      	bne.n	80076ea <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8007774:	2300      	movs	r3, #0
 8007776:	9305      	str	r3, [sp, #20]
 8007778:	4b05      	ldr	r3, [pc, #20]	; (8007790 <HAL_TIM_Base_MspInit+0xc8>)
 800777a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800777c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007780:	645a      	str	r2, [r3, #68]	; 0x44
 8007782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007788:	9305      	str	r3, [sp, #20]
 800778a:	9b05      	ldr	r3, [sp, #20]
}
 800778c:	e7ad      	b.n	80076ea <HAL_TIM_Base_MspInit+0x22>
 800778e:	bf00      	nop
 8007790:	40023800 	.word	0x40023800
 8007794:	40000400 	.word	0x40000400
 8007798:	40000800 	.word	0x40000800
 800779c:	40000c00 	.word	0x40000c00
 80077a0:	40001400 	.word	0x40001400
 80077a4:	40014400 	.word	0x40014400

080077a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80077a8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 80077aa:	6803      	ldr	r3, [r0, #0]
 80077ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80077b0:	b087      	sub	sp, #28
  if(timHandle->Instance==TIM2)
 80077b2:	d10b      	bne.n	80077cc <HAL_TIM_MspPostInit+0x24>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80077b4:	2320      	movs	r3, #32
 80077b6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077b8:	2302      	movs	r3, #2
 80077ba:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077bc:	2300      	movs	r3, #0
 80077be:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077c0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80077c2:	2301      	movs	r3, #1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80077c4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077c6:	a901      	add	r1, sp, #4
 80077c8:	4823      	ldr	r0, [pc, #140]	; (8007858 <HAL_TIM_MspPostInit+0xb0>)
 80077ca:	e016      	b.n	80077fa <HAL_TIM_MspPostInit+0x52>
  else if(timHandle->Instance==TIM3)
 80077cc:	4a23      	ldr	r2, [pc, #140]	; (800785c <HAL_TIM_MspPostInit+0xb4>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d117      	bne.n	8007802 <HAL_TIM_MspPostInit+0x5a>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077d2:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077d4:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80077d6:	2321      	movs	r3, #33	; 0x21
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077d8:	a901      	add	r1, sp, #4
 80077da:	4821      	ldr	r0, [pc, #132]	; (8007860 <HAL_TIM_MspPostInit+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80077dc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077de:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077e0:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077e2:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80077e4:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077e6:	f7f9 ffdd 	bl	80017a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80077ea:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80077ec:	481d      	ldr	r0, [pc, #116]	; (8007864 <HAL_TIM_MspPostInit+0xbc>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80077ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077f0:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077f2:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077f4:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80077f6:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80077f8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077fa:	f7f9 ffd3 	bl	80017a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 80077fe:	b007      	add	sp, #28
 8007800:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM4)
 8007802:	4a19      	ldr	r2, [pc, #100]	; (8007868 <HAL_TIM_MspPostInit+0xc0>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d10b      	bne.n	8007820 <HAL_TIM_MspPostInit+0x78>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8007808:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800780c:	2200      	movs	r2, #0
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800780e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007810:	2302      	movs	r3, #2
 8007812:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007814:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007816:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8007818:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800781a:	a901      	add	r1, sp, #4
 800781c:	4813      	ldr	r0, [pc, #76]	; (800786c <HAL_TIM_MspPostInit+0xc4>)
 800781e:	e7ec      	b.n	80077fa <HAL_TIM_MspPostInit+0x52>
  else if(timHandle->Instance==TIM5)
 8007820:	4a13      	ldr	r2, [pc, #76]	; (8007870 <HAL_TIM_MspPostInit+0xc8>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d107      	bne.n	8007836 <HAL_TIM_MspPostInit+0x8e>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8007826:	2309      	movs	r3, #9
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007828:	2200      	movs	r2, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800782a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800782c:	2302      	movs	r3, #2
 800782e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007830:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007832:	9204      	str	r2, [sp, #16]
 8007834:	e7c6      	b.n	80077c4 <HAL_TIM_MspPostInit+0x1c>
  else if(timHandle->Instance==TIM10)
 8007836:	4a0f      	ldr	r2, [pc, #60]	; (8007874 <HAL_TIM_MspPostInit+0xcc>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d1e0      	bne.n	80077fe <HAL_TIM_MspPostInit+0x56>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800783c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007840:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007842:	2302      	movs	r3, #2
 8007844:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007846:	2300      	movs	r3, #0
 8007848:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800784a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800784c:	2303      	movs	r3, #3
 800784e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007850:	a901      	add	r1, sp, #4
 8007852:	4803      	ldr	r0, [pc, #12]	; (8007860 <HAL_TIM_MspPostInit+0xb8>)
 8007854:	e7d1      	b.n	80077fa <HAL_TIM_MspPostInit+0x52>
 8007856:	bf00      	nop
 8007858:	40020000 	.word	0x40020000
 800785c:	40000400 	.word	0x40000400
 8007860:	40020400 	.word	0x40020400
 8007864:	40020800 	.word	0x40020800
 8007868:	40000800 	.word	0x40000800
 800786c:	40020c00 	.word	0x40020c00
 8007870:	40000c00 	.word	0x40000c00
 8007874:	40014400 	.word	0x40014400

08007878 <MX_TIM2_Init>:
{
 8007878:	b500      	push	{lr}
  htim2.Instance = TIM2;
 800787a:	4825      	ldr	r0, [pc, #148]	; (8007910 <MX_TIM2_Init+0x98>)
  htim2.Init.Prescaler = 1000-1;
 800787c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8007880:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
{
 8007884:	b08f      	sub	sp, #60	; 0x3c
  htim2.Init.Prescaler = 1000-1;
 8007886:	e880 000a 	stmia.w	r0, {r1, r3}
  htim2.Init.Period = 168-1;
 800788a:	22a7      	movs	r2, #167	; 0xa7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800788c:	2300      	movs	r3, #0
 800788e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 168-1;
 8007890:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007892:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007894:	f7fb ff16 	bl	80036c4 <HAL_TIM_Base_Init>
 8007898:	b118      	cbz	r0, 80078a2 <MX_TIM2_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 800789a:	214e      	movs	r1, #78	; 0x4e
 800789c:	481d      	ldr	r0, [pc, #116]	; (8007914 <MX_TIM2_Init+0x9c>)
 800789e:	f7ff fc81 	bl	80071a4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80078a2:	a90e      	add	r1, sp, #56	; 0x38
 80078a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80078a8:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80078ac:	4818      	ldr	r0, [pc, #96]	; (8007910 <MX_TIM2_Init+0x98>)
 80078ae:	f7fb fd45 	bl	800333c <HAL_TIM_ConfigClockSource>
 80078b2:	b118      	cbz	r0, 80078bc <MX_TIM2_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
 80078b4:	2154      	movs	r1, #84	; 0x54
 80078b6:	4817      	ldr	r0, [pc, #92]	; (8007914 <MX_TIM2_Init+0x9c>)
 80078b8:	f7ff fc74 	bl	80071a4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80078bc:	4814      	ldr	r0, [pc, #80]	; (8007910 <MX_TIM2_Init+0x98>)
 80078be:	f7fb ff1b 	bl	80036f8 <HAL_TIM_PWM_Init>
 80078c2:	b118      	cbz	r0, 80078cc <MX_TIM2_Init+0x54>
    _Error_Handler(__FILE__, __LINE__);
 80078c4:	2159      	movs	r1, #89	; 0x59
 80078c6:	4813      	ldr	r0, [pc, #76]	; (8007914 <MX_TIM2_Init+0x9c>)
 80078c8:	f7ff fc6c 	bl	80071a4 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80078cc:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80078ce:	a901      	add	r1, sp, #4
 80078d0:	480f      	ldr	r0, [pc, #60]	; (8007910 <MX_TIM2_Init+0x98>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80078d2:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80078d4:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80078d6:	f7fb ffe1 	bl	800389c <HAL_TIMEx_MasterConfigSynchronization>
 80078da:	b118      	cbz	r0, 80078e4 <MX_TIM2_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 80078dc:	2160      	movs	r1, #96	; 0x60
 80078de:	480d      	ldr	r0, [pc, #52]	; (8007914 <MX_TIM2_Init+0x9c>)
 80078e0:	f7ff fc60 	bl	80071a4 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80078e4:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80078e6:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80078e8:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80078ea:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 84;
 80078ec:	2354      	movs	r3, #84	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80078ee:	4808      	ldr	r0, [pc, #32]	; (8007910 <MX_TIM2_Init+0x98>)
  sConfigOC.Pulse = 84;
 80078f0:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80078f2:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80078f4:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80078f6:	f7fb ff49 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 80078fa:	b118      	cbz	r0, 8007904 <MX_TIM2_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 80078fc:	2169      	movs	r1, #105	; 0x69
 80078fe:	4805      	ldr	r0, [pc, #20]	; (8007914 <MX_TIM2_Init+0x9c>)
 8007900:	f7ff fc50 	bl	80071a4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8007904:	4802      	ldr	r0, [pc, #8]	; (8007910 <MX_TIM2_Init+0x98>)
 8007906:	f7ff ff4f 	bl	80077a8 <HAL_TIM_MspPostInit>
}
 800790a:	b00f      	add	sp, #60	; 0x3c
 800790c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007910:	20000c44 	.word	0x20000c44
 8007914:	0800a39f 	.word	0x0800a39f

08007918 <MX_TIM3_Init>:
{
 8007918:	b500      	push	{lr}
  htim3.Instance = TIM3;
 800791a:	4832      	ldr	r0, [pc, #200]	; (80079e4 <MX_TIM3_Init+0xcc>)
  htim3.Init.Prescaler = 10-1;
 800791c:	4932      	ldr	r1, [pc, #200]	; (80079e8 <MX_TIM3_Init+0xd0>)
 800791e:	2309      	movs	r3, #9
{
 8007920:	b08f      	sub	sp, #60	; 0x3c
  htim3.Init.Prescaler = 10-1;
 8007922:	e880 000a 	stmia.w	r0, {r1, r3}
  htim3.Init.Period = 42000-1;
 8007926:	f24a 420f 	movw	r2, #41999	; 0xa40f
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800792a:	2300      	movs	r3, #0
 800792c:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 42000-1;
 800792e:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007930:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007932:	f7fb fec7 	bl	80036c4 <HAL_TIM_Base_Init>
 8007936:	b118      	cbz	r0, 8007940 <MX_TIM3_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8007938:	217d      	movs	r1, #125	; 0x7d
 800793a:	482c      	ldr	r0, [pc, #176]	; (80079ec <MX_TIM3_Init+0xd4>)
 800793c:	f7ff fc32 	bl	80071a4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007940:	a90e      	add	r1, sp, #56	; 0x38
 8007942:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007946:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800794a:	4826      	ldr	r0, [pc, #152]	; (80079e4 <MX_TIM3_Init+0xcc>)
 800794c:	f7fb fcf6 	bl	800333c <HAL_TIM_ConfigClockSource>
 8007950:	b118      	cbz	r0, 800795a <MX_TIM3_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 8007952:	2183      	movs	r1, #131	; 0x83
 8007954:	4825      	ldr	r0, [pc, #148]	; (80079ec <MX_TIM3_Init+0xd4>)
 8007956:	f7ff fc25 	bl	80071a4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800795a:	4822      	ldr	r0, [pc, #136]	; (80079e4 <MX_TIM3_Init+0xcc>)
 800795c:	f7fb fecc 	bl	80036f8 <HAL_TIM_PWM_Init>
 8007960:	b118      	cbz	r0, 800796a <MX_TIM3_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 8007962:	2188      	movs	r1, #136	; 0x88
 8007964:	4821      	ldr	r0, [pc, #132]	; (80079ec <MX_TIM3_Init+0xd4>)
 8007966:	f7ff fc1d 	bl	80071a4 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800796a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800796c:	a901      	add	r1, sp, #4
 800796e:	481d      	ldr	r0, [pc, #116]	; (80079e4 <MX_TIM3_Init+0xcc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007970:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007972:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007974:	f7fb ff92 	bl	800389c <HAL_TIMEx_MasterConfigSynchronization>
 8007978:	b118      	cbz	r0, 8007982 <MX_TIM3_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 800797a:	218f      	movs	r1, #143	; 0x8f
 800797c:	481b      	ldr	r0, [pc, #108]	; (80079ec <MX_TIM3_Init+0xd4>)
 800797e:	f7ff fc11 	bl	80071a4 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007982:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007984:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007986:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007988:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 21000-1;
 800798a:	f245 2307 	movw	r3, #20999	; 0x5207
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800798e:	4815      	ldr	r0, [pc, #84]	; (80079e4 <MX_TIM3_Init+0xcc>)
  sConfigOC.Pulse = 21000-1;
 8007990:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007992:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007994:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007996:	f7fb fef9 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 800799a:	b118      	cbz	r0, 80079a4 <MX_TIM3_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 800799c:	2198      	movs	r1, #152	; 0x98
 800799e:	4813      	ldr	r0, [pc, #76]	; (80079ec <MX_TIM3_Init+0xd4>)
 80079a0:	f7ff fc00 	bl	80071a4 <_Error_Handler>
  sConfigOC.Pulse = 10500-1;
 80079a4:	f642 1303 	movw	r3, #10499	; 0x2903
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80079a8:	2204      	movs	r2, #4
 80079aa:	a907      	add	r1, sp, #28
 80079ac:	480d      	ldr	r0, [pc, #52]	; (80079e4 <MX_TIM3_Init+0xcc>)
  sConfigOC.Pulse = 10500-1;
 80079ae:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80079b0:	f7fb feec 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 80079b4:	b118      	cbz	r0, 80079be <MX_TIM3_Init+0xa6>
    _Error_Handler(__FILE__, __LINE__);
 80079b6:	219e      	movs	r1, #158	; 0x9e
 80079b8:	480c      	ldr	r0, [pc, #48]	; (80079ec <MX_TIM3_Init+0xd4>)
 80079ba:	f7ff fbf3 	bl	80071a4 <_Error_Handler>
  sConfigOC.Pulse = 5250-1;
 80079be:	f241 4381 	movw	r3, #5249	; 0x1481
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80079c2:	2208      	movs	r2, #8
 80079c4:	a907      	add	r1, sp, #28
 80079c6:	4807      	ldr	r0, [pc, #28]	; (80079e4 <MX_TIM3_Init+0xcc>)
  sConfigOC.Pulse = 5250-1;
 80079c8:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80079ca:	f7fb fedf 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 80079ce:	b118      	cbz	r0, 80079d8 <MX_TIM3_Init+0xc0>
    _Error_Handler(__FILE__, __LINE__);
 80079d0:	21a4      	movs	r1, #164	; 0xa4
 80079d2:	4806      	ldr	r0, [pc, #24]	; (80079ec <MX_TIM3_Init+0xd4>)
 80079d4:	f7ff fbe6 	bl	80071a4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 80079d8:	4802      	ldr	r0, [pc, #8]	; (80079e4 <MX_TIM3_Init+0xcc>)
 80079da:	f7ff fee5 	bl	80077a8 <HAL_TIM_MspPostInit>
}
 80079de:	b00f      	add	sp, #60	; 0x3c
 80079e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80079e4:	20000c08 	.word	0x20000c08
 80079e8:	40000400 	.word	0x40000400
 80079ec:	0800a39f 	.word	0x0800a39f

080079f0 <MX_TIM4_Init>:
{
 80079f0:	b500      	push	{lr}
  htim4.Instance = TIM4;
 80079f2:	4832      	ldr	r0, [pc, #200]	; (8007abc <MX_TIM4_Init+0xcc>)
  htim4.Init.Prescaler = 20-1;
 80079f4:	4932      	ldr	r1, [pc, #200]	; (8007ac0 <MX_TIM4_Init+0xd0>)
 80079f6:	2313      	movs	r3, #19
{
 80079f8:	b08f      	sub	sp, #60	; 0x3c
  htim4.Init.Prescaler = 20-1;
 80079fa:	e880 000a 	stmia.w	r0, {r1, r3}
  htim4.Init.Period = 42000-1;
 80079fe:	f24a 420f 	movw	r2, #41999	; 0xa40f
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a02:	2300      	movs	r3, #0
 8007a04:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 42000-1;
 8007a06:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a08:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007a0a:	f7fb fe5b 	bl	80036c4 <HAL_TIM_Base_Init>
 8007a0e:	b118      	cbz	r0, 8007a18 <MX_TIM4_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8007a10:	21b8      	movs	r1, #184	; 0xb8
 8007a12:	482c      	ldr	r0, [pc, #176]	; (8007ac4 <MX_TIM4_Init+0xd4>)
 8007a14:	f7ff fbc6 	bl	80071a4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a18:	a90e      	add	r1, sp, #56	; 0x38
 8007a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a1e:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007a22:	4826      	ldr	r0, [pc, #152]	; (8007abc <MX_TIM4_Init+0xcc>)
 8007a24:	f7fb fc8a 	bl	800333c <HAL_TIM_ConfigClockSource>
 8007a28:	b118      	cbz	r0, 8007a32 <MX_TIM4_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 8007a2a:	21be      	movs	r1, #190	; 0xbe
 8007a2c:	4825      	ldr	r0, [pc, #148]	; (8007ac4 <MX_TIM4_Init+0xd4>)
 8007a2e:	f7ff fbb9 	bl	80071a4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8007a32:	4822      	ldr	r0, [pc, #136]	; (8007abc <MX_TIM4_Init+0xcc>)
 8007a34:	f7fb fe60 	bl	80036f8 <HAL_TIM_PWM_Init>
 8007a38:	b118      	cbz	r0, 8007a42 <MX_TIM4_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 8007a3a:	21c3      	movs	r1, #195	; 0xc3
 8007a3c:	4821      	ldr	r0, [pc, #132]	; (8007ac4 <MX_TIM4_Init+0xd4>)
 8007a3e:	f7ff fbb1 	bl	80071a4 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a42:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007a44:	a901      	add	r1, sp, #4
 8007a46:	481d      	ldr	r0, [pc, #116]	; (8007abc <MX_TIM4_Init+0xcc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a48:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a4a:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007a4c:	f7fb ff26 	bl	800389c <HAL_TIMEx_MasterConfigSynchronization>
 8007a50:	b118      	cbz	r0, 8007a5a <MX_TIM4_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 8007a52:	21ca      	movs	r1, #202	; 0xca
 8007a54:	481b      	ldr	r0, [pc, #108]	; (8007ac4 <MX_TIM4_Init+0xd4>)
 8007a56:	f7ff fba5 	bl	80071a4 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007a5a:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007a5c:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007a5e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007a60:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 21000-1;
 8007a62:	f245 2307 	movw	r3, #20999	; 0x5207
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007a66:	4815      	ldr	r0, [pc, #84]	; (8007abc <MX_TIM4_Init+0xcc>)
  sConfigOC.Pulse = 21000-1;
 8007a68:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007a6a:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007a6c:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007a6e:	f7fb fe8d 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 8007a72:	b118      	cbz	r0, 8007a7c <MX_TIM4_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 8007a74:	21d3      	movs	r1, #211	; 0xd3
 8007a76:	4813      	ldr	r0, [pc, #76]	; (8007ac4 <MX_TIM4_Init+0xd4>)
 8007a78:	f7ff fb94 	bl	80071a4 <_Error_Handler>
  sConfigOC.Pulse = 10500-1;
 8007a7c:	f642 1303 	movw	r3, #10499	; 0x2903
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007a80:	2204      	movs	r2, #4
 8007a82:	a907      	add	r1, sp, #28
 8007a84:	480d      	ldr	r0, [pc, #52]	; (8007abc <MX_TIM4_Init+0xcc>)
  sConfigOC.Pulse = 10500-1;
 8007a86:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007a88:	f7fb fe80 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 8007a8c:	b118      	cbz	r0, 8007a96 <MX_TIM4_Init+0xa6>
    _Error_Handler(__FILE__, __LINE__);
 8007a8e:	21d9      	movs	r1, #217	; 0xd9
 8007a90:	480c      	ldr	r0, [pc, #48]	; (8007ac4 <MX_TIM4_Init+0xd4>)
 8007a92:	f7ff fb87 	bl	80071a4 <_Error_Handler>
  sConfigOC.Pulse = 5250-1;
 8007a96:	f241 4381 	movw	r3, #5249	; 0x1481
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007a9a:	2208      	movs	r2, #8
 8007a9c:	a907      	add	r1, sp, #28
 8007a9e:	4807      	ldr	r0, [pc, #28]	; (8007abc <MX_TIM4_Init+0xcc>)
  sConfigOC.Pulse = 5250-1;
 8007aa0:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007aa2:	f7fb fe73 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 8007aa6:	b118      	cbz	r0, 8007ab0 <MX_TIM4_Init+0xc0>
    _Error_Handler(__FILE__, __LINE__);
 8007aa8:	21df      	movs	r1, #223	; 0xdf
 8007aaa:	4806      	ldr	r0, [pc, #24]	; (8007ac4 <MX_TIM4_Init+0xd4>)
 8007aac:	f7ff fb7a 	bl	80071a4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8007ab0:	4802      	ldr	r0, [pc, #8]	; (8007abc <MX_TIM4_Init+0xcc>)
 8007ab2:	f7ff fe79 	bl	80077a8 <HAL_TIM_MspPostInit>
}
 8007ab6:	b00f      	add	sp, #60	; 0x3c
 8007ab8:	f85d fb04 	ldr.w	pc, [sp], #4
 8007abc:	20000b54 	.word	0x20000b54
 8007ac0:	40000800 	.word	0x40000800
 8007ac4:	0800a39f 	.word	0x0800a39f

08007ac8 <MX_TIM5_Init>:
{
 8007ac8:	b510      	push	{r4, lr}
  htim5.Instance = TIM5;
 8007aca:	482c      	ldr	r0, [pc, #176]	; (8007b7c <MX_TIM5_Init+0xb4>)
  htim5.Init.Prescaler = 84-1;
 8007acc:	4a2c      	ldr	r2, [pc, #176]	; (8007b80 <MX_TIM5_Init+0xb8>)
 8007ace:	2353      	movs	r3, #83	; 0x53
 8007ad0:	e880 000c 	stmia.w	r0, {r2, r3}
{
 8007ad4:	b08e      	sub	sp, #56	; 0x38
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ad6:	2300      	movs	r3, #0
  htim5.Init.Period = 10000-1;
 8007ad8:	f242 720f 	movw	r2, #9999	; 0x270f
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007adc:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 10000-1;
 8007ade:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ae0:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007ae2:	f7fb fdef 	bl	80036c4 <HAL_TIM_Base_Init>
 8007ae6:	b118      	cbz	r0, 8007af0 <MX_TIM5_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8007ae8:	21f3      	movs	r1, #243	; 0xf3
 8007aea:	4826      	ldr	r0, [pc, #152]	; (8007b84 <MX_TIM5_Init+0xbc>)
 8007aec:	f7ff fb5a 	bl	80071a4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007af0:	a90e      	add	r1, sp, #56	; 0x38
 8007af2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007af6:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007afa:	4820      	ldr	r0, [pc, #128]	; (8007b7c <MX_TIM5_Init+0xb4>)
 8007afc:	f7fb fc1e 	bl	800333c <HAL_TIM_ConfigClockSource>
 8007b00:	b118      	cbz	r0, 8007b0a <MX_TIM5_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 8007b02:	21f9      	movs	r1, #249	; 0xf9
 8007b04:	481f      	ldr	r0, [pc, #124]	; (8007b84 <MX_TIM5_Init+0xbc>)
 8007b06:	f7ff fb4d 	bl	80071a4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8007b0a:	481c      	ldr	r0, [pc, #112]	; (8007b7c <MX_TIM5_Init+0xb4>)
 8007b0c:	f7fb fdf4 	bl	80036f8 <HAL_TIM_PWM_Init>
 8007b10:	b118      	cbz	r0, 8007b1a <MX_TIM5_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 8007b12:	21fe      	movs	r1, #254	; 0xfe
 8007b14:	481b      	ldr	r0, [pc, #108]	; (8007b84 <MX_TIM5_Init+0xbc>)
 8007b16:	f7ff fb45 	bl	80071a4 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b1a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007b1c:	a901      	add	r1, sp, #4
 8007b1e:	4817      	ldr	r0, [pc, #92]	; (8007b7c <MX_TIM5_Init+0xb4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b20:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b22:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007b24:	f7fb feba 	bl	800389c <HAL_TIMEx_MasterConfigSynchronization>
 8007b28:	b120      	cbz	r0, 8007b34 <MX_TIM5_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 8007b2a:	f240 1105 	movw	r1, #261	; 0x105
 8007b2e:	4815      	ldr	r0, [pc, #84]	; (8007b84 <MX_TIM5_Init+0xbc>)
 8007b30:	f7ff fb38 	bl	80071a4 <_Error_Handler>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007b34:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007b36:	2360      	movs	r3, #96	; 0x60
 8007b38:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007b3a:	4622      	mov	r2, r4
  sConfigOC.Pulse = 5000;
 8007b3c:	f241 3388 	movw	r3, #5000	; 0x1388
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007b40:	a907      	add	r1, sp, #28
 8007b42:	480e      	ldr	r0, [pc, #56]	; (8007b7c <MX_TIM5_Init+0xb4>)
  sConfigOC.Pulse = 5000;
 8007b44:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007b46:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007b48:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007b4a:	f7fb fe1f 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 8007b4e:	b120      	cbz	r0, 8007b5a <MX_TIM5_Init+0x92>
    _Error_Handler(__FILE__, __LINE__);
 8007b50:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8007b54:	480b      	ldr	r0, [pc, #44]	; (8007b84 <MX_TIM5_Init+0xbc>)
 8007b56:	f7ff fb25 	bl	80071a4 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007b5a:	220c      	movs	r2, #12
 8007b5c:	a907      	add	r1, sp, #28
 8007b5e:	4807      	ldr	r0, [pc, #28]	; (8007b7c <MX_TIM5_Init+0xb4>)
  sConfigOC.Pulse = 0;
 8007b60:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007b62:	f7fb fe13 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 8007b66:	b120      	cbz	r0, 8007b72 <MX_TIM5_Init+0xaa>
    _Error_Handler(__FILE__, __LINE__);
 8007b68:	f44f 718a 	mov.w	r1, #276	; 0x114
 8007b6c:	4805      	ldr	r0, [pc, #20]	; (8007b84 <MX_TIM5_Init+0xbc>)
 8007b6e:	f7ff fb19 	bl	80071a4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim5);
 8007b72:	4802      	ldr	r0, [pc, #8]	; (8007b7c <MX_TIM5_Init+0xb4>)
 8007b74:	f7ff fe18 	bl	80077a8 <HAL_TIM_MspPostInit>
}
 8007b78:	b00e      	add	sp, #56	; 0x38
 8007b7a:	bd10      	pop	{r4, pc}
 8007b7c:	20000bcc 	.word	0x20000bcc
 8007b80:	40000c00 	.word	0x40000c00
 8007b84:	0800a39f 	.word	0x0800a39f

08007b88 <MX_TIM10_Init>:
{
 8007b88:	b500      	push	{lr}
  htim10.Instance = TIM10;
 8007b8a:	481a      	ldr	r0, [pc, #104]	; (8007bf4 <MX_TIM10_Init+0x6c>)
  htim10.Init.Prescaler = 336-1;
 8007b8c:	491a      	ldr	r1, [pc, #104]	; (8007bf8 <MX_TIM10_Init+0x70>)
 8007b8e:	f240 134f 	movw	r3, #335	; 0x14f
{
 8007b92:	b089      	sub	sp, #36	; 0x24
  htim10.Init.Prescaler = 336-1;
 8007b94:	e880 000a 	stmia.w	r0, {r1, r3}
  htim10.Init.Period = 10000-1;
 8007b98:	f242 720f 	movw	r2, #9999	; 0x270f
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	6083      	str	r3, [r0, #8]
  htim10.Init.Period = 10000-1;
 8007ba0:	60c2      	str	r2, [r0, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ba2:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8007ba4:	f7fb fd8e 	bl	80036c4 <HAL_TIM_Base_Init>
 8007ba8:	b120      	cbz	r0, 8007bb4 <MX_TIM10_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 8007baa:	f44f 719e 	mov.w	r1, #316	; 0x13c
 8007bae:	4813      	ldr	r0, [pc, #76]	; (8007bfc <MX_TIM10_Init+0x74>)
 8007bb0:	f7ff faf8 	bl	80071a4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8007bb4:	480f      	ldr	r0, [pc, #60]	; (8007bf4 <MX_TIM10_Init+0x6c>)
 8007bb6:	f7fb fd9f 	bl	80036f8 <HAL_TIM_PWM_Init>
 8007bba:	b120      	cbz	r0, 8007bc6 <MX_TIM10_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 8007bbc:	f240 1141 	movw	r1, #321	; 0x141
 8007bc0:	480e      	ldr	r0, [pc, #56]	; (8007bfc <MX_TIM10_Init+0x74>)
 8007bc2:	f7ff faef 	bl	80071a4 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007bc6:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007bc8:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007bca:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007bcc:	a901      	add	r1, sp, #4
  sConfigOC.Pulse = 100;
 8007bce:	2364      	movs	r3, #100	; 0x64
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007bd0:	4808      	ldr	r0, [pc, #32]	; (8007bf4 <MX_TIM10_Init+0x6c>)
  sConfigOC.Pulse = 100;
 8007bd2:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007bd4:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007bd6:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007bd8:	f7fb fdd8 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 8007bdc:	b120      	cbz	r0, 8007be8 <MX_TIM10_Init+0x60>
    _Error_Handler(__FILE__, __LINE__);
 8007bde:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8007be2:	4806      	ldr	r0, [pc, #24]	; (8007bfc <MX_TIM10_Init+0x74>)
 8007be4:	f7ff fade 	bl	80071a4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim10);
 8007be8:	4802      	ldr	r0, [pc, #8]	; (8007bf4 <MX_TIM10_Init+0x6c>)
 8007bea:	f7ff fddd 	bl	80077a8 <HAL_TIM_MspPostInit>
}
 8007bee:	b009      	add	sp, #36	; 0x24
 8007bf0:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bf4:	20000b90 	.word	0x20000b90
 8007bf8:	40014400 	.word	0x40014400
 8007bfc:	0800a39f 	.word	0x0800a39f

08007c00 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007c00:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8007c02:	480c      	ldr	r0, [pc, #48]	; (8007c34 <MX_USART3_UART_Init+0x34>)
  huart3.Init.BaudRate = 115200;
 8007c04:	4b0c      	ldr	r3, [pc, #48]	; (8007c38 <MX_USART3_UART_Init+0x38>)
 8007c06:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8007c0a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007c0e:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007c10:	2300      	movs	r3, #0
 8007c12:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007c14:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007c16:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007c18:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007c1a:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007c1c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8007c1e:	f7fb ffb1 	bl	8003b84 <HAL_UART_Init>
 8007c22:	b128      	cbz	r0, 8007c30 <MX_USART3_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007c24:	214c      	movs	r1, #76	; 0x4c
 8007c26:	4805      	ldr	r0, [pc, #20]	; (8007c3c <MX_USART3_UART_Init+0x3c>)
  }

}
 8007c28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8007c2c:	f7ff baba 	b.w	80071a4 <_Error_Handler>
 8007c30:	bd08      	pop	{r3, pc}
 8007c32:	bf00      	nop
 8007c34:	20000cbc 	.word	0x20000cbc
 8007c38:	40004800 	.word	0x40004800
 8007c3c:	0800a3ac 	.word	0x0800a3ac

08007c40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007c40:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 8007c42:	6802      	ldr	r2, [r0, #0]
 8007c44:	4b10      	ldr	r3, [pc, #64]	; (8007c88 <HAL_UART_MspInit+0x48>)
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d11a      	bne.n	8007c80 <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	9300      	str	r3, [sp, #0]
 8007c4e:	4b0f      	ldr	r3, [pc, #60]	; (8007c8c <HAL_UART_MspInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007c50:	480f      	ldr	r0, [pc, #60]	; (8007c90 <HAL_UART_MspInit+0x50>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8007c52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c54:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007c58:	641a      	str	r2, [r3, #64]	; 0x40
 8007c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007c64:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007c68:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c72:	2303      	movs	r3, #3
 8007c74:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007c76:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007c78:	2307      	movs	r3, #7
 8007c7a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007c7c:	f7f9 fd92 	bl	80017a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8007c80:	b007      	add	sp, #28
 8007c82:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c86:	bf00      	nop
 8007c88:	40004800 	.word	0x40004800
 8007c8c:	40023800 	.word	0x40023800
 8007c90:	40020c00 	.word	0x40020c00

08007c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007c94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007ccc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007c98:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007c9a:	e003      	b.n	8007ca4 <LoopCopyDataInit>

08007c9c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007c9c:	4b0c      	ldr	r3, [pc, #48]	; (8007cd0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007c9e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007ca0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007ca2:	3104      	adds	r1, #4

08007ca4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007ca4:	480b      	ldr	r0, [pc, #44]	; (8007cd4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007ca6:	4b0c      	ldr	r3, [pc, #48]	; (8007cd8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007ca8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007caa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007cac:	d3f6      	bcc.n	8007c9c <CopyDataInit>
  ldr  r2, =_sbss
 8007cae:	4a0b      	ldr	r2, [pc, #44]	; (8007cdc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007cb0:	e002      	b.n	8007cb8 <LoopFillZerobss>

08007cb2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007cb2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007cb4:	f842 3b04 	str.w	r3, [r2], #4

08007cb8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007cb8:	4b09      	ldr	r3, [pc, #36]	; (8007ce0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007cba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007cbc:	d3f9      	bcc.n	8007cb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007cbe:	f7ff fcb5 	bl	800762c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007cc2:	f000 f811 	bl	8007ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007cc6:	f7ff f8a5 	bl	8006e14 <main>
  bx  lr    
 8007cca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007ccc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007cd0:	0800a628 	.word	0x0800a628
  ldr  r0, =_sdata
 8007cd4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007cd8:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8007cdc:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8007ce0:	20000d00 	.word	0x20000d00

08007ce4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007ce4:	e7fe      	b.n	8007ce4 <ADC_IRQHandler>
	...

08007ce8 <__libc_init_array>:
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	4e0d      	ldr	r6, [pc, #52]	; (8007d20 <__libc_init_array+0x38>)
 8007cec:	4c0d      	ldr	r4, [pc, #52]	; (8007d24 <__libc_init_array+0x3c>)
 8007cee:	1ba4      	subs	r4, r4, r6
 8007cf0:	10a4      	asrs	r4, r4, #2
 8007cf2:	2500      	movs	r5, #0
 8007cf4:	42a5      	cmp	r5, r4
 8007cf6:	d109      	bne.n	8007d0c <__libc_init_array+0x24>
 8007cf8:	4e0b      	ldr	r6, [pc, #44]	; (8007d28 <__libc_init_array+0x40>)
 8007cfa:	4c0c      	ldr	r4, [pc, #48]	; (8007d2c <__libc_init_array+0x44>)
 8007cfc:	f002 f896 	bl	8009e2c <_init>
 8007d00:	1ba4      	subs	r4, r4, r6
 8007d02:	10a4      	asrs	r4, r4, #2
 8007d04:	2500      	movs	r5, #0
 8007d06:	42a5      	cmp	r5, r4
 8007d08:	d105      	bne.n	8007d16 <__libc_init_array+0x2e>
 8007d0a:	bd70      	pop	{r4, r5, r6, pc}
 8007d0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007d10:	4798      	blx	r3
 8007d12:	3501      	adds	r5, #1
 8007d14:	e7ee      	b.n	8007cf4 <__libc_init_array+0xc>
 8007d16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007d1a:	4798      	blx	r3
 8007d1c:	3501      	adds	r5, #1
 8007d1e:	e7f2      	b.n	8007d06 <__libc_init_array+0x1e>
 8007d20:	0800a620 	.word	0x0800a620
 8007d24:	0800a620 	.word	0x0800a620
 8007d28:	0800a620 	.word	0x0800a620
 8007d2c:	0800a624 	.word	0x0800a624

08007d30 <memset>:
 8007d30:	4402      	add	r2, r0
 8007d32:	4603      	mov	r3, r0
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d100      	bne.n	8007d3a <memset+0xa>
 8007d38:	4770      	bx	lr
 8007d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d3e:	e7f9      	b.n	8007d34 <memset+0x4>

08007d40 <__cvt>:
 8007d40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d44:	ec55 4b10 	vmov	r4, r5, d0
 8007d48:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007d4a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007d4e:	2d00      	cmp	r5, #0
 8007d50:	460e      	mov	r6, r1
 8007d52:	4691      	mov	r9, r2
 8007d54:	4619      	mov	r1, r3
 8007d56:	bfb8      	it	lt
 8007d58:	4622      	movlt	r2, r4
 8007d5a:	462b      	mov	r3, r5
 8007d5c:	f027 0720 	bic.w	r7, r7, #32
 8007d60:	bfbb      	ittet	lt
 8007d62:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007d66:	461d      	movlt	r5, r3
 8007d68:	2300      	movge	r3, #0
 8007d6a:	232d      	movlt	r3, #45	; 0x2d
 8007d6c:	bfb8      	it	lt
 8007d6e:	4614      	movlt	r4, r2
 8007d70:	2f46      	cmp	r7, #70	; 0x46
 8007d72:	700b      	strb	r3, [r1, #0]
 8007d74:	d004      	beq.n	8007d80 <__cvt+0x40>
 8007d76:	2f45      	cmp	r7, #69	; 0x45
 8007d78:	d100      	bne.n	8007d7c <__cvt+0x3c>
 8007d7a:	3601      	adds	r6, #1
 8007d7c:	2102      	movs	r1, #2
 8007d7e:	e000      	b.n	8007d82 <__cvt+0x42>
 8007d80:	2103      	movs	r1, #3
 8007d82:	ab03      	add	r3, sp, #12
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	ab02      	add	r3, sp, #8
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	4632      	mov	r2, r6
 8007d8c:	4653      	mov	r3, sl
 8007d8e:	ec45 4b10 	vmov	d0, r4, r5
 8007d92:	f000 fcf9 	bl	8008788 <_dtoa_r>
 8007d96:	2f47      	cmp	r7, #71	; 0x47
 8007d98:	4680      	mov	r8, r0
 8007d9a:	d102      	bne.n	8007da2 <__cvt+0x62>
 8007d9c:	f019 0f01 	tst.w	r9, #1
 8007da0:	d026      	beq.n	8007df0 <__cvt+0xb0>
 8007da2:	2f46      	cmp	r7, #70	; 0x46
 8007da4:	eb08 0906 	add.w	r9, r8, r6
 8007da8:	d111      	bne.n	8007dce <__cvt+0x8e>
 8007daa:	f898 3000 	ldrb.w	r3, [r8]
 8007dae:	2b30      	cmp	r3, #48	; 0x30
 8007db0:	d10a      	bne.n	8007dc8 <__cvt+0x88>
 8007db2:	2200      	movs	r2, #0
 8007db4:	2300      	movs	r3, #0
 8007db6:	4620      	mov	r0, r4
 8007db8:	4629      	mov	r1, r5
 8007dba:	f7f8 fe81 	bl	8000ac0 <__aeabi_dcmpeq>
 8007dbe:	b918      	cbnz	r0, 8007dc8 <__cvt+0x88>
 8007dc0:	f1c6 0601 	rsb	r6, r6, #1
 8007dc4:	f8ca 6000 	str.w	r6, [sl]
 8007dc8:	f8da 3000 	ldr.w	r3, [sl]
 8007dcc:	4499      	add	r9, r3
 8007dce:	2200      	movs	r2, #0
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	f7f8 fe73 	bl	8000ac0 <__aeabi_dcmpeq>
 8007dda:	b938      	cbnz	r0, 8007dec <__cvt+0xac>
 8007ddc:	2230      	movs	r2, #48	; 0x30
 8007dde:	9b03      	ldr	r3, [sp, #12]
 8007de0:	4599      	cmp	r9, r3
 8007de2:	d905      	bls.n	8007df0 <__cvt+0xb0>
 8007de4:	1c59      	adds	r1, r3, #1
 8007de6:	9103      	str	r1, [sp, #12]
 8007de8:	701a      	strb	r2, [r3, #0]
 8007dea:	e7f8      	b.n	8007dde <__cvt+0x9e>
 8007dec:	f8cd 900c 	str.w	r9, [sp, #12]
 8007df0:	9b03      	ldr	r3, [sp, #12]
 8007df2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007df4:	eba3 0308 	sub.w	r3, r3, r8
 8007df8:	4640      	mov	r0, r8
 8007dfa:	6013      	str	r3, [r2, #0]
 8007dfc:	b004      	add	sp, #16
 8007dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007e02 <__exponent>:
 8007e02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e04:	4603      	mov	r3, r0
 8007e06:	2900      	cmp	r1, #0
 8007e08:	bfb8      	it	lt
 8007e0a:	4249      	neglt	r1, r1
 8007e0c:	f803 2b02 	strb.w	r2, [r3], #2
 8007e10:	bfb4      	ite	lt
 8007e12:	222d      	movlt	r2, #45	; 0x2d
 8007e14:	222b      	movge	r2, #43	; 0x2b
 8007e16:	2909      	cmp	r1, #9
 8007e18:	7042      	strb	r2, [r0, #1]
 8007e1a:	dd20      	ble.n	8007e5e <__exponent+0x5c>
 8007e1c:	f10d 0207 	add.w	r2, sp, #7
 8007e20:	4617      	mov	r7, r2
 8007e22:	260a      	movs	r6, #10
 8007e24:	fb91 f5f6 	sdiv	r5, r1, r6
 8007e28:	fb06 1115 	mls	r1, r6, r5, r1
 8007e2c:	3130      	adds	r1, #48	; 0x30
 8007e2e:	2d09      	cmp	r5, #9
 8007e30:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007e34:	f102 34ff 	add.w	r4, r2, #4294967295
 8007e38:	4629      	mov	r1, r5
 8007e3a:	dc09      	bgt.n	8007e50 <__exponent+0x4e>
 8007e3c:	3130      	adds	r1, #48	; 0x30
 8007e3e:	3a02      	subs	r2, #2
 8007e40:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007e44:	42ba      	cmp	r2, r7
 8007e46:	461c      	mov	r4, r3
 8007e48:	d304      	bcc.n	8007e54 <__exponent+0x52>
 8007e4a:	1a20      	subs	r0, r4, r0
 8007e4c:	b003      	add	sp, #12
 8007e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e50:	4622      	mov	r2, r4
 8007e52:	e7e7      	b.n	8007e24 <__exponent+0x22>
 8007e54:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007e58:	f803 1b01 	strb.w	r1, [r3], #1
 8007e5c:	e7f2      	b.n	8007e44 <__exponent+0x42>
 8007e5e:	2230      	movs	r2, #48	; 0x30
 8007e60:	461c      	mov	r4, r3
 8007e62:	4411      	add	r1, r2
 8007e64:	f804 2b02 	strb.w	r2, [r4], #2
 8007e68:	7059      	strb	r1, [r3, #1]
 8007e6a:	e7ee      	b.n	8007e4a <__exponent+0x48>

08007e6c <_printf_float>:
 8007e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e70:	b08d      	sub	sp, #52	; 0x34
 8007e72:	460c      	mov	r4, r1
 8007e74:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007e78:	4616      	mov	r6, r2
 8007e7a:	461f      	mov	r7, r3
 8007e7c:	4605      	mov	r5, r0
 8007e7e:	f001 fa51 	bl	8009324 <_localeconv_r>
 8007e82:	6803      	ldr	r3, [r0, #0]
 8007e84:	9304      	str	r3, [sp, #16]
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7f8 f9a2 	bl	80001d0 <strlen>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e90:	f8d8 3000 	ldr.w	r3, [r8]
 8007e94:	9005      	str	r0, [sp, #20]
 8007e96:	3307      	adds	r3, #7
 8007e98:	f023 0307 	bic.w	r3, r3, #7
 8007e9c:	f103 0208 	add.w	r2, r3, #8
 8007ea0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ea4:	f8d4 b000 	ldr.w	fp, [r4]
 8007ea8:	f8c8 2000 	str.w	r2, [r8]
 8007eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007eb4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007eb8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ebc:	9307      	str	r3, [sp, #28]
 8007ebe:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ec6:	4ba5      	ldr	r3, [pc, #660]	; (800815c <_printf_float+0x2f0>)
 8007ec8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ecc:	f7f8 fe2a 	bl	8000b24 <__aeabi_dcmpun>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	f040 81fb 	bne.w	80082cc <_printf_float+0x460>
 8007ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eda:	4ba0      	ldr	r3, [pc, #640]	; (800815c <_printf_float+0x2f0>)
 8007edc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ee0:	f7f8 fe02 	bl	8000ae8 <__aeabi_dcmple>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	f040 81f1 	bne.w	80082cc <_printf_float+0x460>
 8007eea:	2200      	movs	r2, #0
 8007eec:	2300      	movs	r3, #0
 8007eee:	4640      	mov	r0, r8
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	f7f8 fdef 	bl	8000ad4 <__aeabi_dcmplt>
 8007ef6:	b110      	cbz	r0, 8007efe <_printf_float+0x92>
 8007ef8:	232d      	movs	r3, #45	; 0x2d
 8007efa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007efe:	4b98      	ldr	r3, [pc, #608]	; (8008160 <_printf_float+0x2f4>)
 8007f00:	4a98      	ldr	r2, [pc, #608]	; (8008164 <_printf_float+0x2f8>)
 8007f02:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007f06:	bf8c      	ite	hi
 8007f08:	4690      	movhi	r8, r2
 8007f0a:	4698      	movls	r8, r3
 8007f0c:	2303      	movs	r3, #3
 8007f0e:	f02b 0204 	bic.w	r2, fp, #4
 8007f12:	6123      	str	r3, [r4, #16]
 8007f14:	6022      	str	r2, [r4, #0]
 8007f16:	f04f 0900 	mov.w	r9, #0
 8007f1a:	9700      	str	r7, [sp, #0]
 8007f1c:	4633      	mov	r3, r6
 8007f1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007f20:	4621      	mov	r1, r4
 8007f22:	4628      	mov	r0, r5
 8007f24:	f000 f9e2 	bl	80082ec <_printf_common>
 8007f28:	3001      	adds	r0, #1
 8007f2a:	f040 8093 	bne.w	8008054 <_printf_float+0x1e8>
 8007f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f32:	b00d      	add	sp, #52	; 0x34
 8007f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f38:	6861      	ldr	r1, [r4, #4]
 8007f3a:	1c4b      	adds	r3, r1, #1
 8007f3c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007f40:	d13f      	bne.n	8007fc2 <_printf_float+0x156>
 8007f42:	2306      	movs	r3, #6
 8007f44:	6063      	str	r3, [r4, #4]
 8007f46:	2300      	movs	r3, #0
 8007f48:	9303      	str	r3, [sp, #12]
 8007f4a:	ab0a      	add	r3, sp, #40	; 0x28
 8007f4c:	9302      	str	r3, [sp, #8]
 8007f4e:	ab09      	add	r3, sp, #36	; 0x24
 8007f50:	9300      	str	r3, [sp, #0]
 8007f52:	ec49 8b10 	vmov	d0, r8, r9
 8007f56:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007f5a:	6022      	str	r2, [r4, #0]
 8007f5c:	f8cd a004 	str.w	sl, [sp, #4]
 8007f60:	6861      	ldr	r1, [r4, #4]
 8007f62:	4628      	mov	r0, r5
 8007f64:	f7ff feec 	bl	8007d40 <__cvt>
 8007f68:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007f6c:	2b47      	cmp	r3, #71	; 0x47
 8007f6e:	4680      	mov	r8, r0
 8007f70:	d109      	bne.n	8007f86 <_printf_float+0x11a>
 8007f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f74:	1cd8      	adds	r0, r3, #3
 8007f76:	db02      	blt.n	8007f7e <_printf_float+0x112>
 8007f78:	6862      	ldr	r2, [r4, #4]
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	dd57      	ble.n	800802e <_printf_float+0x1c2>
 8007f7e:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f82:	fa5f fa8a 	uxtb.w	sl, sl
 8007f86:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007f8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f8c:	d834      	bhi.n	8007ff8 <_printf_float+0x18c>
 8007f8e:	3901      	subs	r1, #1
 8007f90:	4652      	mov	r2, sl
 8007f92:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007f96:	9109      	str	r1, [sp, #36]	; 0x24
 8007f98:	f7ff ff33 	bl	8007e02 <__exponent>
 8007f9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f9e:	1883      	adds	r3, r0, r2
 8007fa0:	2a01      	cmp	r2, #1
 8007fa2:	4681      	mov	r9, r0
 8007fa4:	6123      	str	r3, [r4, #16]
 8007fa6:	dc02      	bgt.n	8007fae <_printf_float+0x142>
 8007fa8:	6822      	ldr	r2, [r4, #0]
 8007faa:	07d1      	lsls	r1, r2, #31
 8007fac:	d501      	bpl.n	8007fb2 <_printf_float+0x146>
 8007fae:	3301      	adds	r3, #1
 8007fb0:	6123      	str	r3, [r4, #16]
 8007fb2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d0af      	beq.n	8007f1a <_printf_float+0xae>
 8007fba:	232d      	movs	r3, #45	; 0x2d
 8007fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fc0:	e7ab      	b.n	8007f1a <_printf_float+0xae>
 8007fc2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007fc6:	d002      	beq.n	8007fce <_printf_float+0x162>
 8007fc8:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007fcc:	d1bb      	bne.n	8007f46 <_printf_float+0xda>
 8007fce:	b189      	cbz	r1, 8007ff4 <_printf_float+0x188>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9303      	str	r3, [sp, #12]
 8007fd4:	ab0a      	add	r3, sp, #40	; 0x28
 8007fd6:	9302      	str	r3, [sp, #8]
 8007fd8:	ab09      	add	r3, sp, #36	; 0x24
 8007fda:	9300      	str	r3, [sp, #0]
 8007fdc:	ec49 8b10 	vmov	d0, r8, r9
 8007fe0:	6022      	str	r2, [r4, #0]
 8007fe2:	f8cd a004 	str.w	sl, [sp, #4]
 8007fe6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007fea:	4628      	mov	r0, r5
 8007fec:	f7ff fea8 	bl	8007d40 <__cvt>
 8007ff0:	4680      	mov	r8, r0
 8007ff2:	e7be      	b.n	8007f72 <_printf_float+0x106>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e7a5      	b.n	8007f44 <_printf_float+0xd8>
 8007ff8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007ffc:	d119      	bne.n	8008032 <_printf_float+0x1c6>
 8007ffe:	2900      	cmp	r1, #0
 8008000:	6863      	ldr	r3, [r4, #4]
 8008002:	dd0c      	ble.n	800801e <_printf_float+0x1b2>
 8008004:	6121      	str	r1, [r4, #16]
 8008006:	b913      	cbnz	r3, 800800e <_printf_float+0x1a2>
 8008008:	6822      	ldr	r2, [r4, #0]
 800800a:	07d2      	lsls	r2, r2, #31
 800800c:	d502      	bpl.n	8008014 <_printf_float+0x1a8>
 800800e:	3301      	adds	r3, #1
 8008010:	440b      	add	r3, r1
 8008012:	6123      	str	r3, [r4, #16]
 8008014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008016:	65a3      	str	r3, [r4, #88]	; 0x58
 8008018:	f04f 0900 	mov.w	r9, #0
 800801c:	e7c9      	b.n	8007fb2 <_printf_float+0x146>
 800801e:	b913      	cbnz	r3, 8008026 <_printf_float+0x1ba>
 8008020:	6822      	ldr	r2, [r4, #0]
 8008022:	07d0      	lsls	r0, r2, #31
 8008024:	d501      	bpl.n	800802a <_printf_float+0x1be>
 8008026:	3302      	adds	r3, #2
 8008028:	e7f3      	b.n	8008012 <_printf_float+0x1a6>
 800802a:	2301      	movs	r3, #1
 800802c:	e7f1      	b.n	8008012 <_printf_float+0x1a6>
 800802e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008034:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008036:	4293      	cmp	r3, r2
 8008038:	db05      	blt.n	8008046 <_printf_float+0x1da>
 800803a:	6822      	ldr	r2, [r4, #0]
 800803c:	6123      	str	r3, [r4, #16]
 800803e:	07d1      	lsls	r1, r2, #31
 8008040:	d5e8      	bpl.n	8008014 <_printf_float+0x1a8>
 8008042:	3301      	adds	r3, #1
 8008044:	e7e5      	b.n	8008012 <_printf_float+0x1a6>
 8008046:	2b00      	cmp	r3, #0
 8008048:	bfd4      	ite	le
 800804a:	f1c3 0302 	rsble	r3, r3, #2
 800804e:	2301      	movgt	r3, #1
 8008050:	4413      	add	r3, r2
 8008052:	e7de      	b.n	8008012 <_printf_float+0x1a6>
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	055a      	lsls	r2, r3, #21
 8008058:	d407      	bmi.n	800806a <_printf_float+0x1fe>
 800805a:	6923      	ldr	r3, [r4, #16]
 800805c:	4642      	mov	r2, r8
 800805e:	4631      	mov	r1, r6
 8008060:	4628      	mov	r0, r5
 8008062:	47b8      	blx	r7
 8008064:	3001      	adds	r0, #1
 8008066:	d12b      	bne.n	80080c0 <_printf_float+0x254>
 8008068:	e761      	b.n	8007f2e <_printf_float+0xc2>
 800806a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800806e:	f240 80e2 	bls.w	8008236 <_printf_float+0x3ca>
 8008072:	2200      	movs	r2, #0
 8008074:	2300      	movs	r3, #0
 8008076:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800807a:	f7f8 fd21 	bl	8000ac0 <__aeabi_dcmpeq>
 800807e:	2800      	cmp	r0, #0
 8008080:	d03c      	beq.n	80080fc <_printf_float+0x290>
 8008082:	2301      	movs	r3, #1
 8008084:	4a38      	ldr	r2, [pc, #224]	; (8008168 <_printf_float+0x2fc>)
 8008086:	4631      	mov	r1, r6
 8008088:	4628      	mov	r0, r5
 800808a:	47b8      	blx	r7
 800808c:	3001      	adds	r0, #1
 800808e:	f43f af4e 	beq.w	8007f2e <_printf_float+0xc2>
 8008092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008094:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008096:	429a      	cmp	r2, r3
 8008098:	db02      	blt.n	80080a0 <_printf_float+0x234>
 800809a:	6823      	ldr	r3, [r4, #0]
 800809c:	07d8      	lsls	r0, r3, #31
 800809e:	d50f      	bpl.n	80080c0 <_printf_float+0x254>
 80080a0:	9b05      	ldr	r3, [sp, #20]
 80080a2:	9a04      	ldr	r2, [sp, #16]
 80080a4:	4631      	mov	r1, r6
 80080a6:	4628      	mov	r0, r5
 80080a8:	47b8      	blx	r7
 80080aa:	3001      	adds	r0, #1
 80080ac:	f43f af3f 	beq.w	8007f2e <_printf_float+0xc2>
 80080b0:	f04f 0800 	mov.w	r8, #0
 80080b4:	f104 091a 	add.w	r9, r4, #26
 80080b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080ba:	3b01      	subs	r3, #1
 80080bc:	4598      	cmp	r8, r3
 80080be:	db12      	blt.n	80080e6 <_printf_float+0x27a>
 80080c0:	6823      	ldr	r3, [r4, #0]
 80080c2:	079b      	lsls	r3, r3, #30
 80080c4:	d509      	bpl.n	80080da <_printf_float+0x26e>
 80080c6:	f04f 0800 	mov.w	r8, #0
 80080ca:	f104 0919 	add.w	r9, r4, #25
 80080ce:	68e3      	ldr	r3, [r4, #12]
 80080d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080d2:	1a9b      	subs	r3, r3, r2
 80080d4:	4598      	cmp	r8, r3
 80080d6:	f2c0 80ee 	blt.w	80082b6 <_printf_float+0x44a>
 80080da:	68e0      	ldr	r0, [r4, #12]
 80080dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080de:	4298      	cmp	r0, r3
 80080e0:	bfb8      	it	lt
 80080e2:	4618      	movlt	r0, r3
 80080e4:	e725      	b.n	8007f32 <_printf_float+0xc6>
 80080e6:	2301      	movs	r3, #1
 80080e8:	464a      	mov	r2, r9
 80080ea:	4631      	mov	r1, r6
 80080ec:	4628      	mov	r0, r5
 80080ee:	47b8      	blx	r7
 80080f0:	3001      	adds	r0, #1
 80080f2:	f43f af1c 	beq.w	8007f2e <_printf_float+0xc2>
 80080f6:	f108 0801 	add.w	r8, r8, #1
 80080fa:	e7dd      	b.n	80080b8 <_printf_float+0x24c>
 80080fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080fe:	2b00      	cmp	r3, #0
 8008100:	dc34      	bgt.n	800816c <_printf_float+0x300>
 8008102:	2301      	movs	r3, #1
 8008104:	4a18      	ldr	r2, [pc, #96]	; (8008168 <_printf_float+0x2fc>)
 8008106:	4631      	mov	r1, r6
 8008108:	4628      	mov	r0, r5
 800810a:	47b8      	blx	r7
 800810c:	3001      	adds	r0, #1
 800810e:	f43f af0e 	beq.w	8007f2e <_printf_float+0xc2>
 8008112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008114:	b923      	cbnz	r3, 8008120 <_printf_float+0x2b4>
 8008116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008118:	b913      	cbnz	r3, 8008120 <_printf_float+0x2b4>
 800811a:	6823      	ldr	r3, [r4, #0]
 800811c:	07d9      	lsls	r1, r3, #31
 800811e:	d5cf      	bpl.n	80080c0 <_printf_float+0x254>
 8008120:	9b05      	ldr	r3, [sp, #20]
 8008122:	9a04      	ldr	r2, [sp, #16]
 8008124:	4631      	mov	r1, r6
 8008126:	4628      	mov	r0, r5
 8008128:	47b8      	blx	r7
 800812a:	3001      	adds	r0, #1
 800812c:	f43f aeff 	beq.w	8007f2e <_printf_float+0xc2>
 8008130:	f04f 0900 	mov.w	r9, #0
 8008134:	f104 0a1a 	add.w	sl, r4, #26
 8008138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800813a:	425b      	negs	r3, r3
 800813c:	4599      	cmp	r9, r3
 800813e:	db01      	blt.n	8008144 <_printf_float+0x2d8>
 8008140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008142:	e78b      	b.n	800805c <_printf_float+0x1f0>
 8008144:	2301      	movs	r3, #1
 8008146:	4652      	mov	r2, sl
 8008148:	4631      	mov	r1, r6
 800814a:	4628      	mov	r0, r5
 800814c:	47b8      	blx	r7
 800814e:	3001      	adds	r0, #1
 8008150:	f43f aeed 	beq.w	8007f2e <_printf_float+0xc2>
 8008154:	f109 0901 	add.w	r9, r9, #1
 8008158:	e7ee      	b.n	8008138 <_printf_float+0x2cc>
 800815a:	bf00      	nop
 800815c:	7fefffff 	.word	0x7fefffff
 8008160:	0800a3bb 	.word	0x0800a3bb
 8008164:	0800a3bf 	.word	0x0800a3bf
 8008168:	0800a3cb 	.word	0x0800a3cb
 800816c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800816e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008170:	429a      	cmp	r2, r3
 8008172:	bfa8      	it	ge
 8008174:	461a      	movge	r2, r3
 8008176:	2a00      	cmp	r2, #0
 8008178:	4691      	mov	r9, r2
 800817a:	dc38      	bgt.n	80081ee <_printf_float+0x382>
 800817c:	f104 031a 	add.w	r3, r4, #26
 8008180:	f04f 0b00 	mov.w	fp, #0
 8008184:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008188:	9306      	str	r3, [sp, #24]
 800818a:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800818e:	ebaa 0309 	sub.w	r3, sl, r9
 8008192:	459b      	cmp	fp, r3
 8008194:	db33      	blt.n	80081fe <_printf_float+0x392>
 8008196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008198:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800819a:	429a      	cmp	r2, r3
 800819c:	db3a      	blt.n	8008214 <_printf_float+0x3a8>
 800819e:	6823      	ldr	r3, [r4, #0]
 80081a0:	07da      	lsls	r2, r3, #31
 80081a2:	d437      	bmi.n	8008214 <_printf_float+0x3a8>
 80081a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081a8:	eba3 020a 	sub.w	r2, r3, sl
 80081ac:	eba3 0901 	sub.w	r9, r3, r1
 80081b0:	4591      	cmp	r9, r2
 80081b2:	bfa8      	it	ge
 80081b4:	4691      	movge	r9, r2
 80081b6:	f1b9 0f00 	cmp.w	r9, #0
 80081ba:	dc33      	bgt.n	8008224 <_printf_float+0x3b8>
 80081bc:	f04f 0800 	mov.w	r8, #0
 80081c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081c4:	f104 0a1a 	add.w	sl, r4, #26
 80081c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081cc:	1a9b      	subs	r3, r3, r2
 80081ce:	eba3 0309 	sub.w	r3, r3, r9
 80081d2:	4598      	cmp	r8, r3
 80081d4:	f6bf af74 	bge.w	80080c0 <_printf_float+0x254>
 80081d8:	2301      	movs	r3, #1
 80081da:	4652      	mov	r2, sl
 80081dc:	4631      	mov	r1, r6
 80081de:	4628      	mov	r0, r5
 80081e0:	47b8      	blx	r7
 80081e2:	3001      	adds	r0, #1
 80081e4:	f43f aea3 	beq.w	8007f2e <_printf_float+0xc2>
 80081e8:	f108 0801 	add.w	r8, r8, #1
 80081ec:	e7ec      	b.n	80081c8 <_printf_float+0x35c>
 80081ee:	4613      	mov	r3, r2
 80081f0:	4631      	mov	r1, r6
 80081f2:	4642      	mov	r2, r8
 80081f4:	4628      	mov	r0, r5
 80081f6:	47b8      	blx	r7
 80081f8:	3001      	adds	r0, #1
 80081fa:	d1bf      	bne.n	800817c <_printf_float+0x310>
 80081fc:	e697      	b.n	8007f2e <_printf_float+0xc2>
 80081fe:	2301      	movs	r3, #1
 8008200:	9a06      	ldr	r2, [sp, #24]
 8008202:	4631      	mov	r1, r6
 8008204:	4628      	mov	r0, r5
 8008206:	47b8      	blx	r7
 8008208:	3001      	adds	r0, #1
 800820a:	f43f ae90 	beq.w	8007f2e <_printf_float+0xc2>
 800820e:	f10b 0b01 	add.w	fp, fp, #1
 8008212:	e7ba      	b.n	800818a <_printf_float+0x31e>
 8008214:	9b05      	ldr	r3, [sp, #20]
 8008216:	9a04      	ldr	r2, [sp, #16]
 8008218:	4631      	mov	r1, r6
 800821a:	4628      	mov	r0, r5
 800821c:	47b8      	blx	r7
 800821e:	3001      	adds	r0, #1
 8008220:	d1c0      	bne.n	80081a4 <_printf_float+0x338>
 8008222:	e684      	b.n	8007f2e <_printf_float+0xc2>
 8008224:	464b      	mov	r3, r9
 8008226:	eb08 020a 	add.w	r2, r8, sl
 800822a:	4631      	mov	r1, r6
 800822c:	4628      	mov	r0, r5
 800822e:	47b8      	blx	r7
 8008230:	3001      	adds	r0, #1
 8008232:	d1c3      	bne.n	80081bc <_printf_float+0x350>
 8008234:	e67b      	b.n	8007f2e <_printf_float+0xc2>
 8008236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008238:	2a01      	cmp	r2, #1
 800823a:	dc01      	bgt.n	8008240 <_printf_float+0x3d4>
 800823c:	07db      	lsls	r3, r3, #31
 800823e:	d537      	bpl.n	80082b0 <_printf_float+0x444>
 8008240:	2301      	movs	r3, #1
 8008242:	4642      	mov	r2, r8
 8008244:	4631      	mov	r1, r6
 8008246:	4628      	mov	r0, r5
 8008248:	47b8      	blx	r7
 800824a:	3001      	adds	r0, #1
 800824c:	f43f ae6f 	beq.w	8007f2e <_printf_float+0xc2>
 8008250:	9b05      	ldr	r3, [sp, #20]
 8008252:	9a04      	ldr	r2, [sp, #16]
 8008254:	4631      	mov	r1, r6
 8008256:	4628      	mov	r0, r5
 8008258:	47b8      	blx	r7
 800825a:	3001      	adds	r0, #1
 800825c:	f43f ae67 	beq.w	8007f2e <_printf_float+0xc2>
 8008260:	2200      	movs	r2, #0
 8008262:	2300      	movs	r3, #0
 8008264:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008268:	f7f8 fc2a 	bl	8000ac0 <__aeabi_dcmpeq>
 800826c:	b158      	cbz	r0, 8008286 <_printf_float+0x41a>
 800826e:	f04f 0800 	mov.w	r8, #0
 8008272:	f104 0a1a 	add.w	sl, r4, #26
 8008276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008278:	3b01      	subs	r3, #1
 800827a:	4598      	cmp	r8, r3
 800827c:	db0d      	blt.n	800829a <_printf_float+0x42e>
 800827e:	464b      	mov	r3, r9
 8008280:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008284:	e6eb      	b.n	800805e <_printf_float+0x1f2>
 8008286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008288:	f108 0201 	add.w	r2, r8, #1
 800828c:	3b01      	subs	r3, #1
 800828e:	4631      	mov	r1, r6
 8008290:	4628      	mov	r0, r5
 8008292:	47b8      	blx	r7
 8008294:	3001      	adds	r0, #1
 8008296:	d1f2      	bne.n	800827e <_printf_float+0x412>
 8008298:	e649      	b.n	8007f2e <_printf_float+0xc2>
 800829a:	2301      	movs	r3, #1
 800829c:	4652      	mov	r2, sl
 800829e:	4631      	mov	r1, r6
 80082a0:	4628      	mov	r0, r5
 80082a2:	47b8      	blx	r7
 80082a4:	3001      	adds	r0, #1
 80082a6:	f43f ae42 	beq.w	8007f2e <_printf_float+0xc2>
 80082aa:	f108 0801 	add.w	r8, r8, #1
 80082ae:	e7e2      	b.n	8008276 <_printf_float+0x40a>
 80082b0:	2301      	movs	r3, #1
 80082b2:	4642      	mov	r2, r8
 80082b4:	e7eb      	b.n	800828e <_printf_float+0x422>
 80082b6:	2301      	movs	r3, #1
 80082b8:	464a      	mov	r2, r9
 80082ba:	4631      	mov	r1, r6
 80082bc:	4628      	mov	r0, r5
 80082be:	47b8      	blx	r7
 80082c0:	3001      	adds	r0, #1
 80082c2:	f43f ae34 	beq.w	8007f2e <_printf_float+0xc2>
 80082c6:	f108 0801 	add.w	r8, r8, #1
 80082ca:	e700      	b.n	80080ce <_printf_float+0x262>
 80082cc:	4642      	mov	r2, r8
 80082ce:	464b      	mov	r3, r9
 80082d0:	4640      	mov	r0, r8
 80082d2:	4649      	mov	r1, r9
 80082d4:	f7f8 fc26 	bl	8000b24 <__aeabi_dcmpun>
 80082d8:	2800      	cmp	r0, #0
 80082da:	f43f ae2d 	beq.w	8007f38 <_printf_float+0xcc>
 80082de:	4b01      	ldr	r3, [pc, #4]	; (80082e4 <_printf_float+0x478>)
 80082e0:	4a01      	ldr	r2, [pc, #4]	; (80082e8 <_printf_float+0x47c>)
 80082e2:	e60e      	b.n	8007f02 <_printf_float+0x96>
 80082e4:	0800a3c3 	.word	0x0800a3c3
 80082e8:	0800a3c7 	.word	0x0800a3c7

080082ec <_printf_common>:
 80082ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f0:	4691      	mov	r9, r2
 80082f2:	461f      	mov	r7, r3
 80082f4:	688a      	ldr	r2, [r1, #8]
 80082f6:	690b      	ldr	r3, [r1, #16]
 80082f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80082fc:	4293      	cmp	r3, r2
 80082fe:	bfb8      	it	lt
 8008300:	4613      	movlt	r3, r2
 8008302:	f8c9 3000 	str.w	r3, [r9]
 8008306:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800830a:	4606      	mov	r6, r0
 800830c:	460c      	mov	r4, r1
 800830e:	b112      	cbz	r2, 8008316 <_printf_common+0x2a>
 8008310:	3301      	adds	r3, #1
 8008312:	f8c9 3000 	str.w	r3, [r9]
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	0699      	lsls	r1, r3, #26
 800831a:	bf42      	ittt	mi
 800831c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008320:	3302      	addmi	r3, #2
 8008322:	f8c9 3000 	strmi.w	r3, [r9]
 8008326:	6825      	ldr	r5, [r4, #0]
 8008328:	f015 0506 	ands.w	r5, r5, #6
 800832c:	d107      	bne.n	800833e <_printf_common+0x52>
 800832e:	f104 0a19 	add.w	sl, r4, #25
 8008332:	68e3      	ldr	r3, [r4, #12]
 8008334:	f8d9 2000 	ldr.w	r2, [r9]
 8008338:	1a9b      	subs	r3, r3, r2
 800833a:	429d      	cmp	r5, r3
 800833c:	db29      	blt.n	8008392 <_printf_common+0xa6>
 800833e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008342:	6822      	ldr	r2, [r4, #0]
 8008344:	3300      	adds	r3, #0
 8008346:	bf18      	it	ne
 8008348:	2301      	movne	r3, #1
 800834a:	0692      	lsls	r2, r2, #26
 800834c:	d42e      	bmi.n	80083ac <_printf_common+0xc0>
 800834e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008352:	4639      	mov	r1, r7
 8008354:	4630      	mov	r0, r6
 8008356:	47c0      	blx	r8
 8008358:	3001      	adds	r0, #1
 800835a:	d021      	beq.n	80083a0 <_printf_common+0xb4>
 800835c:	6823      	ldr	r3, [r4, #0]
 800835e:	68e5      	ldr	r5, [r4, #12]
 8008360:	f8d9 2000 	ldr.w	r2, [r9]
 8008364:	f003 0306 	and.w	r3, r3, #6
 8008368:	2b04      	cmp	r3, #4
 800836a:	bf08      	it	eq
 800836c:	1aad      	subeq	r5, r5, r2
 800836e:	68a3      	ldr	r3, [r4, #8]
 8008370:	6922      	ldr	r2, [r4, #16]
 8008372:	bf0c      	ite	eq
 8008374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008378:	2500      	movne	r5, #0
 800837a:	4293      	cmp	r3, r2
 800837c:	bfc4      	itt	gt
 800837e:	1a9b      	subgt	r3, r3, r2
 8008380:	18ed      	addgt	r5, r5, r3
 8008382:	f04f 0900 	mov.w	r9, #0
 8008386:	341a      	adds	r4, #26
 8008388:	454d      	cmp	r5, r9
 800838a:	d11b      	bne.n	80083c4 <_printf_common+0xd8>
 800838c:	2000      	movs	r0, #0
 800838e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008392:	2301      	movs	r3, #1
 8008394:	4652      	mov	r2, sl
 8008396:	4639      	mov	r1, r7
 8008398:	4630      	mov	r0, r6
 800839a:	47c0      	blx	r8
 800839c:	3001      	adds	r0, #1
 800839e:	d103      	bne.n	80083a8 <_printf_common+0xbc>
 80083a0:	f04f 30ff 	mov.w	r0, #4294967295
 80083a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a8:	3501      	adds	r5, #1
 80083aa:	e7c2      	b.n	8008332 <_printf_common+0x46>
 80083ac:	18e1      	adds	r1, r4, r3
 80083ae:	1c5a      	adds	r2, r3, #1
 80083b0:	2030      	movs	r0, #48	; 0x30
 80083b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083b6:	4422      	add	r2, r4
 80083b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083c0:	3302      	adds	r3, #2
 80083c2:	e7c4      	b.n	800834e <_printf_common+0x62>
 80083c4:	2301      	movs	r3, #1
 80083c6:	4622      	mov	r2, r4
 80083c8:	4639      	mov	r1, r7
 80083ca:	4630      	mov	r0, r6
 80083cc:	47c0      	blx	r8
 80083ce:	3001      	adds	r0, #1
 80083d0:	d0e6      	beq.n	80083a0 <_printf_common+0xb4>
 80083d2:	f109 0901 	add.w	r9, r9, #1
 80083d6:	e7d7      	b.n	8008388 <_printf_common+0x9c>

080083d8 <_printf_i>:
 80083d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80083dc:	4617      	mov	r7, r2
 80083de:	7e0a      	ldrb	r2, [r1, #24]
 80083e0:	b085      	sub	sp, #20
 80083e2:	2a6e      	cmp	r2, #110	; 0x6e
 80083e4:	4698      	mov	r8, r3
 80083e6:	4606      	mov	r6, r0
 80083e8:	460c      	mov	r4, r1
 80083ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083ec:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80083f0:	f000 80bc 	beq.w	800856c <_printf_i+0x194>
 80083f4:	d81a      	bhi.n	800842c <_printf_i+0x54>
 80083f6:	2a63      	cmp	r2, #99	; 0x63
 80083f8:	d02e      	beq.n	8008458 <_printf_i+0x80>
 80083fa:	d80a      	bhi.n	8008412 <_printf_i+0x3a>
 80083fc:	2a00      	cmp	r2, #0
 80083fe:	f000 80c8 	beq.w	8008592 <_printf_i+0x1ba>
 8008402:	2a58      	cmp	r2, #88	; 0x58
 8008404:	f000 808a 	beq.w	800851c <_printf_i+0x144>
 8008408:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800840c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008410:	e02a      	b.n	8008468 <_printf_i+0x90>
 8008412:	2a64      	cmp	r2, #100	; 0x64
 8008414:	d001      	beq.n	800841a <_printf_i+0x42>
 8008416:	2a69      	cmp	r2, #105	; 0x69
 8008418:	d1f6      	bne.n	8008408 <_printf_i+0x30>
 800841a:	6821      	ldr	r1, [r4, #0]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008422:	d023      	beq.n	800846c <_printf_i+0x94>
 8008424:	1d11      	adds	r1, r2, #4
 8008426:	6019      	str	r1, [r3, #0]
 8008428:	6813      	ldr	r3, [r2, #0]
 800842a:	e027      	b.n	800847c <_printf_i+0xa4>
 800842c:	2a73      	cmp	r2, #115	; 0x73
 800842e:	f000 80b4 	beq.w	800859a <_printf_i+0x1c2>
 8008432:	d808      	bhi.n	8008446 <_printf_i+0x6e>
 8008434:	2a6f      	cmp	r2, #111	; 0x6f
 8008436:	d02a      	beq.n	800848e <_printf_i+0xb6>
 8008438:	2a70      	cmp	r2, #112	; 0x70
 800843a:	d1e5      	bne.n	8008408 <_printf_i+0x30>
 800843c:	680a      	ldr	r2, [r1, #0]
 800843e:	f042 0220 	orr.w	r2, r2, #32
 8008442:	600a      	str	r2, [r1, #0]
 8008444:	e003      	b.n	800844e <_printf_i+0x76>
 8008446:	2a75      	cmp	r2, #117	; 0x75
 8008448:	d021      	beq.n	800848e <_printf_i+0xb6>
 800844a:	2a78      	cmp	r2, #120	; 0x78
 800844c:	d1dc      	bne.n	8008408 <_printf_i+0x30>
 800844e:	2278      	movs	r2, #120	; 0x78
 8008450:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008454:	496e      	ldr	r1, [pc, #440]	; (8008610 <_printf_i+0x238>)
 8008456:	e064      	b.n	8008522 <_printf_i+0x14a>
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800845e:	1d11      	adds	r1, r2, #4
 8008460:	6019      	str	r1, [r3, #0]
 8008462:	6813      	ldr	r3, [r2, #0]
 8008464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008468:	2301      	movs	r3, #1
 800846a:	e0a3      	b.n	80085b4 <_printf_i+0x1dc>
 800846c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008470:	f102 0104 	add.w	r1, r2, #4
 8008474:	6019      	str	r1, [r3, #0]
 8008476:	d0d7      	beq.n	8008428 <_printf_i+0x50>
 8008478:	f9b2 3000 	ldrsh.w	r3, [r2]
 800847c:	2b00      	cmp	r3, #0
 800847e:	da03      	bge.n	8008488 <_printf_i+0xb0>
 8008480:	222d      	movs	r2, #45	; 0x2d
 8008482:	425b      	negs	r3, r3
 8008484:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008488:	4962      	ldr	r1, [pc, #392]	; (8008614 <_printf_i+0x23c>)
 800848a:	220a      	movs	r2, #10
 800848c:	e017      	b.n	80084be <_printf_i+0xe6>
 800848e:	6820      	ldr	r0, [r4, #0]
 8008490:	6819      	ldr	r1, [r3, #0]
 8008492:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008496:	d003      	beq.n	80084a0 <_printf_i+0xc8>
 8008498:	1d08      	adds	r0, r1, #4
 800849a:	6018      	str	r0, [r3, #0]
 800849c:	680b      	ldr	r3, [r1, #0]
 800849e:	e006      	b.n	80084ae <_printf_i+0xd6>
 80084a0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80084a4:	f101 0004 	add.w	r0, r1, #4
 80084a8:	6018      	str	r0, [r3, #0]
 80084aa:	d0f7      	beq.n	800849c <_printf_i+0xc4>
 80084ac:	880b      	ldrh	r3, [r1, #0]
 80084ae:	4959      	ldr	r1, [pc, #356]	; (8008614 <_printf_i+0x23c>)
 80084b0:	2a6f      	cmp	r2, #111	; 0x6f
 80084b2:	bf14      	ite	ne
 80084b4:	220a      	movne	r2, #10
 80084b6:	2208      	moveq	r2, #8
 80084b8:	2000      	movs	r0, #0
 80084ba:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80084be:	6865      	ldr	r5, [r4, #4]
 80084c0:	60a5      	str	r5, [r4, #8]
 80084c2:	2d00      	cmp	r5, #0
 80084c4:	f2c0 809c 	blt.w	8008600 <_printf_i+0x228>
 80084c8:	6820      	ldr	r0, [r4, #0]
 80084ca:	f020 0004 	bic.w	r0, r0, #4
 80084ce:	6020      	str	r0, [r4, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d13f      	bne.n	8008554 <_printf_i+0x17c>
 80084d4:	2d00      	cmp	r5, #0
 80084d6:	f040 8095 	bne.w	8008604 <_printf_i+0x22c>
 80084da:	4675      	mov	r5, lr
 80084dc:	2a08      	cmp	r2, #8
 80084de:	d10b      	bne.n	80084f8 <_printf_i+0x120>
 80084e0:	6823      	ldr	r3, [r4, #0]
 80084e2:	07da      	lsls	r2, r3, #31
 80084e4:	d508      	bpl.n	80084f8 <_printf_i+0x120>
 80084e6:	6923      	ldr	r3, [r4, #16]
 80084e8:	6862      	ldr	r2, [r4, #4]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	bfde      	ittt	le
 80084ee:	2330      	movle	r3, #48	; 0x30
 80084f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80084f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80084f8:	ebae 0305 	sub.w	r3, lr, r5
 80084fc:	6123      	str	r3, [r4, #16]
 80084fe:	f8cd 8000 	str.w	r8, [sp]
 8008502:	463b      	mov	r3, r7
 8008504:	aa03      	add	r2, sp, #12
 8008506:	4621      	mov	r1, r4
 8008508:	4630      	mov	r0, r6
 800850a:	f7ff feef 	bl	80082ec <_printf_common>
 800850e:	3001      	adds	r0, #1
 8008510:	d155      	bne.n	80085be <_printf_i+0x1e6>
 8008512:	f04f 30ff 	mov.w	r0, #4294967295
 8008516:	b005      	add	sp, #20
 8008518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800851c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008520:	493c      	ldr	r1, [pc, #240]	; (8008614 <_printf_i+0x23c>)
 8008522:	6822      	ldr	r2, [r4, #0]
 8008524:	6818      	ldr	r0, [r3, #0]
 8008526:	f012 0f80 	tst.w	r2, #128	; 0x80
 800852a:	f100 0504 	add.w	r5, r0, #4
 800852e:	601d      	str	r5, [r3, #0]
 8008530:	d001      	beq.n	8008536 <_printf_i+0x15e>
 8008532:	6803      	ldr	r3, [r0, #0]
 8008534:	e002      	b.n	800853c <_printf_i+0x164>
 8008536:	0655      	lsls	r5, r2, #25
 8008538:	d5fb      	bpl.n	8008532 <_printf_i+0x15a>
 800853a:	8803      	ldrh	r3, [r0, #0]
 800853c:	07d0      	lsls	r0, r2, #31
 800853e:	bf44      	itt	mi
 8008540:	f042 0220 	orrmi.w	r2, r2, #32
 8008544:	6022      	strmi	r2, [r4, #0]
 8008546:	b91b      	cbnz	r3, 8008550 <_printf_i+0x178>
 8008548:	6822      	ldr	r2, [r4, #0]
 800854a:	f022 0220 	bic.w	r2, r2, #32
 800854e:	6022      	str	r2, [r4, #0]
 8008550:	2210      	movs	r2, #16
 8008552:	e7b1      	b.n	80084b8 <_printf_i+0xe0>
 8008554:	4675      	mov	r5, lr
 8008556:	fbb3 f0f2 	udiv	r0, r3, r2
 800855a:	fb02 3310 	mls	r3, r2, r0, r3
 800855e:	5ccb      	ldrb	r3, [r1, r3]
 8008560:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008564:	4603      	mov	r3, r0
 8008566:	2800      	cmp	r0, #0
 8008568:	d1f5      	bne.n	8008556 <_printf_i+0x17e>
 800856a:	e7b7      	b.n	80084dc <_printf_i+0x104>
 800856c:	6808      	ldr	r0, [r1, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	6949      	ldr	r1, [r1, #20]
 8008572:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008576:	d004      	beq.n	8008582 <_printf_i+0x1aa>
 8008578:	1d10      	adds	r0, r2, #4
 800857a:	6018      	str	r0, [r3, #0]
 800857c:	6813      	ldr	r3, [r2, #0]
 800857e:	6019      	str	r1, [r3, #0]
 8008580:	e007      	b.n	8008592 <_printf_i+0x1ba>
 8008582:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008586:	f102 0004 	add.w	r0, r2, #4
 800858a:	6018      	str	r0, [r3, #0]
 800858c:	6813      	ldr	r3, [r2, #0]
 800858e:	d0f6      	beq.n	800857e <_printf_i+0x1a6>
 8008590:	8019      	strh	r1, [r3, #0]
 8008592:	2300      	movs	r3, #0
 8008594:	6123      	str	r3, [r4, #16]
 8008596:	4675      	mov	r5, lr
 8008598:	e7b1      	b.n	80084fe <_printf_i+0x126>
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	1d11      	adds	r1, r2, #4
 800859e:	6019      	str	r1, [r3, #0]
 80085a0:	6815      	ldr	r5, [r2, #0]
 80085a2:	6862      	ldr	r2, [r4, #4]
 80085a4:	2100      	movs	r1, #0
 80085a6:	4628      	mov	r0, r5
 80085a8:	f7f7 fe1a 	bl	80001e0 <memchr>
 80085ac:	b108      	cbz	r0, 80085b2 <_printf_i+0x1da>
 80085ae:	1b40      	subs	r0, r0, r5
 80085b0:	6060      	str	r0, [r4, #4]
 80085b2:	6863      	ldr	r3, [r4, #4]
 80085b4:	6123      	str	r3, [r4, #16]
 80085b6:	2300      	movs	r3, #0
 80085b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085bc:	e79f      	b.n	80084fe <_printf_i+0x126>
 80085be:	6923      	ldr	r3, [r4, #16]
 80085c0:	462a      	mov	r2, r5
 80085c2:	4639      	mov	r1, r7
 80085c4:	4630      	mov	r0, r6
 80085c6:	47c0      	blx	r8
 80085c8:	3001      	adds	r0, #1
 80085ca:	d0a2      	beq.n	8008512 <_printf_i+0x13a>
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	079b      	lsls	r3, r3, #30
 80085d0:	d507      	bpl.n	80085e2 <_printf_i+0x20a>
 80085d2:	2500      	movs	r5, #0
 80085d4:	f104 0919 	add.w	r9, r4, #25
 80085d8:	68e3      	ldr	r3, [r4, #12]
 80085da:	9a03      	ldr	r2, [sp, #12]
 80085dc:	1a9b      	subs	r3, r3, r2
 80085de:	429d      	cmp	r5, r3
 80085e0:	db05      	blt.n	80085ee <_printf_i+0x216>
 80085e2:	68e0      	ldr	r0, [r4, #12]
 80085e4:	9b03      	ldr	r3, [sp, #12]
 80085e6:	4298      	cmp	r0, r3
 80085e8:	bfb8      	it	lt
 80085ea:	4618      	movlt	r0, r3
 80085ec:	e793      	b.n	8008516 <_printf_i+0x13e>
 80085ee:	2301      	movs	r3, #1
 80085f0:	464a      	mov	r2, r9
 80085f2:	4639      	mov	r1, r7
 80085f4:	4630      	mov	r0, r6
 80085f6:	47c0      	blx	r8
 80085f8:	3001      	adds	r0, #1
 80085fa:	d08a      	beq.n	8008512 <_printf_i+0x13a>
 80085fc:	3501      	adds	r5, #1
 80085fe:	e7eb      	b.n	80085d8 <_printf_i+0x200>
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1a7      	bne.n	8008554 <_printf_i+0x17c>
 8008604:	780b      	ldrb	r3, [r1, #0]
 8008606:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800860a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800860e:	e765      	b.n	80084dc <_printf_i+0x104>
 8008610:	0800a3de 	.word	0x0800a3de
 8008614:	0800a3cd 	.word	0x0800a3cd

08008618 <siprintf>:
 8008618:	b40e      	push	{r1, r2, r3}
 800861a:	b500      	push	{lr}
 800861c:	b09c      	sub	sp, #112	; 0x70
 800861e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008622:	ab1d      	add	r3, sp, #116	; 0x74
 8008624:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008628:	9002      	str	r0, [sp, #8]
 800862a:	9006      	str	r0, [sp, #24]
 800862c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008630:	480a      	ldr	r0, [pc, #40]	; (800865c <siprintf+0x44>)
 8008632:	9104      	str	r1, [sp, #16]
 8008634:	9107      	str	r1, [sp, #28]
 8008636:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800863a:	f853 2b04 	ldr.w	r2, [r3], #4
 800863e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008642:	6800      	ldr	r0, [r0, #0]
 8008644:	9301      	str	r3, [sp, #4]
 8008646:	a902      	add	r1, sp, #8
 8008648:	f001 fa74 	bl	8009b34 <_svfiprintf_r>
 800864c:	9b02      	ldr	r3, [sp, #8]
 800864e:	2200      	movs	r2, #0
 8008650:	701a      	strb	r2, [r3, #0]
 8008652:	b01c      	add	sp, #112	; 0x70
 8008654:	f85d eb04 	ldr.w	lr, [sp], #4
 8008658:	b003      	add	sp, #12
 800865a:	4770      	bx	lr
 800865c:	20000010 	.word	0x20000010

08008660 <strcpy>:
 8008660:	4603      	mov	r3, r0
 8008662:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008666:	f803 2b01 	strb.w	r2, [r3], #1
 800866a:	2a00      	cmp	r2, #0
 800866c:	d1f9      	bne.n	8008662 <strcpy+0x2>
 800866e:	4770      	bx	lr

08008670 <quorem>:
 8008670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008674:	6903      	ldr	r3, [r0, #16]
 8008676:	690c      	ldr	r4, [r1, #16]
 8008678:	429c      	cmp	r4, r3
 800867a:	4680      	mov	r8, r0
 800867c:	f300 8082 	bgt.w	8008784 <quorem+0x114>
 8008680:	3c01      	subs	r4, #1
 8008682:	f101 0714 	add.w	r7, r1, #20
 8008686:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800868a:	f100 0614 	add.w	r6, r0, #20
 800868e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008692:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008696:	eb06 030e 	add.w	r3, r6, lr
 800869a:	3501      	adds	r5, #1
 800869c:	eb07 090e 	add.w	r9, r7, lr
 80086a0:	9301      	str	r3, [sp, #4]
 80086a2:	fbb0 f5f5 	udiv	r5, r0, r5
 80086a6:	b395      	cbz	r5, 800870e <quorem+0x9e>
 80086a8:	f04f 0a00 	mov.w	sl, #0
 80086ac:	4638      	mov	r0, r7
 80086ae:	46b4      	mov	ip, r6
 80086b0:	46d3      	mov	fp, sl
 80086b2:	f850 2b04 	ldr.w	r2, [r0], #4
 80086b6:	b293      	uxth	r3, r2
 80086b8:	fb05 a303 	mla	r3, r5, r3, sl
 80086bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	ebab 0303 	sub.w	r3, fp, r3
 80086c6:	0c12      	lsrs	r2, r2, #16
 80086c8:	f8bc b000 	ldrh.w	fp, [ip]
 80086cc:	fb05 a202 	mla	r2, r5, r2, sl
 80086d0:	fa13 f38b 	uxtah	r3, r3, fp
 80086d4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80086d8:	fa1f fb82 	uxth.w	fp, r2
 80086dc:	f8dc 2000 	ldr.w	r2, [ip]
 80086e0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80086e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086ee:	4581      	cmp	r9, r0
 80086f0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80086f4:	f84c 3b04 	str.w	r3, [ip], #4
 80086f8:	d2db      	bcs.n	80086b2 <quorem+0x42>
 80086fa:	f856 300e 	ldr.w	r3, [r6, lr]
 80086fe:	b933      	cbnz	r3, 800870e <quorem+0x9e>
 8008700:	9b01      	ldr	r3, [sp, #4]
 8008702:	3b04      	subs	r3, #4
 8008704:	429e      	cmp	r6, r3
 8008706:	461a      	mov	r2, r3
 8008708:	d330      	bcc.n	800876c <quorem+0xfc>
 800870a:	f8c8 4010 	str.w	r4, [r8, #16]
 800870e:	4640      	mov	r0, r8
 8008710:	f001 f833 	bl	800977a <__mcmp>
 8008714:	2800      	cmp	r0, #0
 8008716:	db25      	blt.n	8008764 <quorem+0xf4>
 8008718:	3501      	adds	r5, #1
 800871a:	4630      	mov	r0, r6
 800871c:	f04f 0e00 	mov.w	lr, #0
 8008720:	f857 2b04 	ldr.w	r2, [r7], #4
 8008724:	f8d0 c000 	ldr.w	ip, [r0]
 8008728:	b293      	uxth	r3, r2
 800872a:	ebae 0303 	sub.w	r3, lr, r3
 800872e:	0c12      	lsrs	r2, r2, #16
 8008730:	fa13 f38c 	uxtah	r3, r3, ip
 8008734:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008738:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800873c:	b29b      	uxth	r3, r3
 800873e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008742:	45b9      	cmp	r9, r7
 8008744:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008748:	f840 3b04 	str.w	r3, [r0], #4
 800874c:	d2e8      	bcs.n	8008720 <quorem+0xb0>
 800874e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008752:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008756:	b92a      	cbnz	r2, 8008764 <quorem+0xf4>
 8008758:	3b04      	subs	r3, #4
 800875a:	429e      	cmp	r6, r3
 800875c:	461a      	mov	r2, r3
 800875e:	d30b      	bcc.n	8008778 <quorem+0x108>
 8008760:	f8c8 4010 	str.w	r4, [r8, #16]
 8008764:	4628      	mov	r0, r5
 8008766:	b003      	add	sp, #12
 8008768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876c:	6812      	ldr	r2, [r2, #0]
 800876e:	3b04      	subs	r3, #4
 8008770:	2a00      	cmp	r2, #0
 8008772:	d1ca      	bne.n	800870a <quorem+0x9a>
 8008774:	3c01      	subs	r4, #1
 8008776:	e7c5      	b.n	8008704 <quorem+0x94>
 8008778:	6812      	ldr	r2, [r2, #0]
 800877a:	3b04      	subs	r3, #4
 800877c:	2a00      	cmp	r2, #0
 800877e:	d1ef      	bne.n	8008760 <quorem+0xf0>
 8008780:	3c01      	subs	r4, #1
 8008782:	e7ea      	b.n	800875a <quorem+0xea>
 8008784:	2000      	movs	r0, #0
 8008786:	e7ee      	b.n	8008766 <quorem+0xf6>

08008788 <_dtoa_r>:
 8008788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878c:	ec57 6b10 	vmov	r6, r7, d0
 8008790:	b097      	sub	sp, #92	; 0x5c
 8008792:	e9cd 6700 	strd	r6, r7, [sp]
 8008796:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008798:	9107      	str	r1, [sp, #28]
 800879a:	4604      	mov	r4, r0
 800879c:	920a      	str	r2, [sp, #40]	; 0x28
 800879e:	930f      	str	r3, [sp, #60]	; 0x3c
 80087a0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80087a2:	b93e      	cbnz	r6, 80087b4 <_dtoa_r+0x2c>
 80087a4:	2010      	movs	r0, #16
 80087a6:	f000 fdcb 	bl	8009340 <malloc>
 80087aa:	6260      	str	r0, [r4, #36]	; 0x24
 80087ac:	6046      	str	r6, [r0, #4]
 80087ae:	6086      	str	r6, [r0, #8]
 80087b0:	6006      	str	r6, [r0, #0]
 80087b2:	60c6      	str	r6, [r0, #12]
 80087b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087b6:	6819      	ldr	r1, [r3, #0]
 80087b8:	b151      	cbz	r1, 80087d0 <_dtoa_r+0x48>
 80087ba:	685a      	ldr	r2, [r3, #4]
 80087bc:	604a      	str	r2, [r1, #4]
 80087be:	2301      	movs	r3, #1
 80087c0:	4093      	lsls	r3, r2
 80087c2:	608b      	str	r3, [r1, #8]
 80087c4:	4620      	mov	r0, r4
 80087c6:	f000 fe02 	bl	80093ce <_Bfree>
 80087ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087cc:	2200      	movs	r2, #0
 80087ce:	601a      	str	r2, [r3, #0]
 80087d0:	9b01      	ldr	r3, [sp, #4]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	bfbf      	itttt	lt
 80087d6:	2301      	movlt	r3, #1
 80087d8:	602b      	strlt	r3, [r5, #0]
 80087da:	9b01      	ldrlt	r3, [sp, #4]
 80087dc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80087e0:	bfb2      	itee	lt
 80087e2:	9301      	strlt	r3, [sp, #4]
 80087e4:	2300      	movge	r3, #0
 80087e6:	602b      	strge	r3, [r5, #0]
 80087e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80087ec:	4ba8      	ldr	r3, [pc, #672]	; (8008a90 <_dtoa_r+0x308>)
 80087ee:	ea33 0308 	bics.w	r3, r3, r8
 80087f2:	d11b      	bne.n	800882c <_dtoa_r+0xa4>
 80087f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80087f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	9b00      	ldr	r3, [sp, #0]
 80087fe:	b923      	cbnz	r3, 800880a <_dtoa_r+0x82>
 8008800:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008804:	2800      	cmp	r0, #0
 8008806:	f000 8578 	beq.w	80092fa <_dtoa_r+0xb72>
 800880a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800880c:	b953      	cbnz	r3, 8008824 <_dtoa_r+0x9c>
 800880e:	4ba1      	ldr	r3, [pc, #644]	; (8008a94 <_dtoa_r+0x30c>)
 8008810:	e021      	b.n	8008856 <_dtoa_r+0xce>
 8008812:	4ba1      	ldr	r3, [pc, #644]	; (8008a98 <_dtoa_r+0x310>)
 8008814:	9302      	str	r3, [sp, #8]
 8008816:	3308      	adds	r3, #8
 8008818:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800881a:	6013      	str	r3, [r2, #0]
 800881c:	9802      	ldr	r0, [sp, #8]
 800881e:	b017      	add	sp, #92	; 0x5c
 8008820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008824:	4b9b      	ldr	r3, [pc, #620]	; (8008a94 <_dtoa_r+0x30c>)
 8008826:	9302      	str	r3, [sp, #8]
 8008828:	3303      	adds	r3, #3
 800882a:	e7f5      	b.n	8008818 <_dtoa_r+0x90>
 800882c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008830:	2200      	movs	r2, #0
 8008832:	2300      	movs	r3, #0
 8008834:	4630      	mov	r0, r6
 8008836:	4639      	mov	r1, r7
 8008838:	f7f8 f942 	bl	8000ac0 <__aeabi_dcmpeq>
 800883c:	4681      	mov	r9, r0
 800883e:	b160      	cbz	r0, 800885a <_dtoa_r+0xd2>
 8008840:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008842:	2301      	movs	r3, #1
 8008844:	6013      	str	r3, [r2, #0]
 8008846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 8553 	beq.w	80092f4 <_dtoa_r+0xb6c>
 800884e:	4b93      	ldr	r3, [pc, #588]	; (8008a9c <_dtoa_r+0x314>)
 8008850:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008852:	6013      	str	r3, [r2, #0]
 8008854:	3b01      	subs	r3, #1
 8008856:	9302      	str	r3, [sp, #8]
 8008858:	e7e0      	b.n	800881c <_dtoa_r+0x94>
 800885a:	aa14      	add	r2, sp, #80	; 0x50
 800885c:	a915      	add	r1, sp, #84	; 0x54
 800885e:	ec47 6b10 	vmov	d0, r6, r7
 8008862:	4620      	mov	r0, r4
 8008864:	f001 f801 	bl	800986a <__d2b>
 8008868:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800886c:	4682      	mov	sl, r0
 800886e:	2d00      	cmp	r5, #0
 8008870:	d07e      	beq.n	8008970 <_dtoa_r+0x1e8>
 8008872:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008876:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800887a:	4630      	mov	r0, r6
 800887c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008880:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008884:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8008888:	2200      	movs	r2, #0
 800888a:	4b85      	ldr	r3, [pc, #532]	; (8008aa0 <_dtoa_r+0x318>)
 800888c:	f7f7 fcfc 	bl	8000288 <__aeabi_dsub>
 8008890:	a379      	add	r3, pc, #484	; (adr r3, 8008a78 <_dtoa_r+0x2f0>)
 8008892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008896:	f7f7 feab 	bl	80005f0 <__aeabi_dmul>
 800889a:	a379      	add	r3, pc, #484	; (adr r3, 8008a80 <_dtoa_r+0x2f8>)
 800889c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a0:	f7f7 fcf4 	bl	800028c <__adddf3>
 80088a4:	4606      	mov	r6, r0
 80088a6:	4628      	mov	r0, r5
 80088a8:	460f      	mov	r7, r1
 80088aa:	f7f7 fe3b 	bl	8000524 <__aeabi_i2d>
 80088ae:	a376      	add	r3, pc, #472	; (adr r3, 8008a88 <_dtoa_r+0x300>)
 80088b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b4:	f7f7 fe9c 	bl	80005f0 <__aeabi_dmul>
 80088b8:	4602      	mov	r2, r0
 80088ba:	460b      	mov	r3, r1
 80088bc:	4630      	mov	r0, r6
 80088be:	4639      	mov	r1, r7
 80088c0:	f7f7 fce4 	bl	800028c <__adddf3>
 80088c4:	4606      	mov	r6, r0
 80088c6:	460f      	mov	r7, r1
 80088c8:	f7f8 f942 	bl	8000b50 <__aeabi_d2iz>
 80088cc:	2200      	movs	r2, #0
 80088ce:	4683      	mov	fp, r0
 80088d0:	2300      	movs	r3, #0
 80088d2:	4630      	mov	r0, r6
 80088d4:	4639      	mov	r1, r7
 80088d6:	f7f8 f8fd 	bl	8000ad4 <__aeabi_dcmplt>
 80088da:	b158      	cbz	r0, 80088f4 <_dtoa_r+0x16c>
 80088dc:	4658      	mov	r0, fp
 80088de:	f7f7 fe21 	bl	8000524 <__aeabi_i2d>
 80088e2:	4602      	mov	r2, r0
 80088e4:	460b      	mov	r3, r1
 80088e6:	4630      	mov	r0, r6
 80088e8:	4639      	mov	r1, r7
 80088ea:	f7f8 f8e9 	bl	8000ac0 <__aeabi_dcmpeq>
 80088ee:	b908      	cbnz	r0, 80088f4 <_dtoa_r+0x16c>
 80088f0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80088f4:	f1bb 0f16 	cmp.w	fp, #22
 80088f8:	d859      	bhi.n	80089ae <_dtoa_r+0x226>
 80088fa:	496a      	ldr	r1, [pc, #424]	; (8008aa4 <_dtoa_r+0x31c>)
 80088fc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008900:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008904:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008908:	f7f8 f902 	bl	8000b10 <__aeabi_dcmpgt>
 800890c:	2800      	cmp	r0, #0
 800890e:	d050      	beq.n	80089b2 <_dtoa_r+0x22a>
 8008910:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008914:	2300      	movs	r3, #0
 8008916:	930e      	str	r3, [sp, #56]	; 0x38
 8008918:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800891a:	1b5d      	subs	r5, r3, r5
 800891c:	1e6b      	subs	r3, r5, #1
 800891e:	9306      	str	r3, [sp, #24]
 8008920:	bf45      	ittet	mi
 8008922:	f1c5 0301 	rsbmi	r3, r5, #1
 8008926:	9305      	strmi	r3, [sp, #20]
 8008928:	2300      	movpl	r3, #0
 800892a:	2300      	movmi	r3, #0
 800892c:	bf4c      	ite	mi
 800892e:	9306      	strmi	r3, [sp, #24]
 8008930:	9305      	strpl	r3, [sp, #20]
 8008932:	f1bb 0f00 	cmp.w	fp, #0
 8008936:	db3e      	blt.n	80089b6 <_dtoa_r+0x22e>
 8008938:	9b06      	ldr	r3, [sp, #24]
 800893a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800893e:	445b      	add	r3, fp
 8008940:	9306      	str	r3, [sp, #24]
 8008942:	2300      	movs	r3, #0
 8008944:	9308      	str	r3, [sp, #32]
 8008946:	9b07      	ldr	r3, [sp, #28]
 8008948:	2b09      	cmp	r3, #9
 800894a:	f200 80af 	bhi.w	8008aac <_dtoa_r+0x324>
 800894e:	2b05      	cmp	r3, #5
 8008950:	bfc4      	itt	gt
 8008952:	3b04      	subgt	r3, #4
 8008954:	9307      	strgt	r3, [sp, #28]
 8008956:	9b07      	ldr	r3, [sp, #28]
 8008958:	f1a3 0302 	sub.w	r3, r3, #2
 800895c:	bfcc      	ite	gt
 800895e:	2600      	movgt	r6, #0
 8008960:	2601      	movle	r6, #1
 8008962:	2b03      	cmp	r3, #3
 8008964:	f200 80ae 	bhi.w	8008ac4 <_dtoa_r+0x33c>
 8008968:	e8df f003 	tbb	[pc, r3]
 800896c:	772f8482 	.word	0x772f8482
 8008970:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008972:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008974:	441d      	add	r5, r3
 8008976:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800897a:	2b20      	cmp	r3, #32
 800897c:	dd11      	ble.n	80089a2 <_dtoa_r+0x21a>
 800897e:	9a00      	ldr	r2, [sp, #0]
 8008980:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008984:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008988:	fa22 f000 	lsr.w	r0, r2, r0
 800898c:	fa08 f303 	lsl.w	r3, r8, r3
 8008990:	4318      	orrs	r0, r3
 8008992:	f7f7 fdb7 	bl	8000504 <__aeabi_ui2d>
 8008996:	2301      	movs	r3, #1
 8008998:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800899c:	3d01      	subs	r5, #1
 800899e:	9312      	str	r3, [sp, #72]	; 0x48
 80089a0:	e772      	b.n	8008888 <_dtoa_r+0x100>
 80089a2:	f1c3 0020 	rsb	r0, r3, #32
 80089a6:	9b00      	ldr	r3, [sp, #0]
 80089a8:	fa03 f000 	lsl.w	r0, r3, r0
 80089ac:	e7f1      	b.n	8008992 <_dtoa_r+0x20a>
 80089ae:	2301      	movs	r3, #1
 80089b0:	e7b1      	b.n	8008916 <_dtoa_r+0x18e>
 80089b2:	900e      	str	r0, [sp, #56]	; 0x38
 80089b4:	e7b0      	b.n	8008918 <_dtoa_r+0x190>
 80089b6:	9b05      	ldr	r3, [sp, #20]
 80089b8:	eba3 030b 	sub.w	r3, r3, fp
 80089bc:	9305      	str	r3, [sp, #20]
 80089be:	f1cb 0300 	rsb	r3, fp, #0
 80089c2:	9308      	str	r3, [sp, #32]
 80089c4:	2300      	movs	r3, #0
 80089c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80089c8:	e7bd      	b.n	8008946 <_dtoa_r+0x1be>
 80089ca:	2301      	movs	r3, #1
 80089cc:	9309      	str	r3, [sp, #36]	; 0x24
 80089ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	dd7a      	ble.n	8008aca <_dtoa_r+0x342>
 80089d4:	9304      	str	r3, [sp, #16]
 80089d6:	9303      	str	r3, [sp, #12]
 80089d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80089da:	2200      	movs	r2, #0
 80089dc:	606a      	str	r2, [r5, #4]
 80089de:	2104      	movs	r1, #4
 80089e0:	f101 0214 	add.w	r2, r1, #20
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d975      	bls.n	8008ad4 <_dtoa_r+0x34c>
 80089e8:	6869      	ldr	r1, [r5, #4]
 80089ea:	4620      	mov	r0, r4
 80089ec:	f000 fcbb 	bl	8009366 <_Balloc>
 80089f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089f2:	6028      	str	r0, [r5, #0]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	9302      	str	r3, [sp, #8]
 80089f8:	9b03      	ldr	r3, [sp, #12]
 80089fa:	2b0e      	cmp	r3, #14
 80089fc:	f200 80e5 	bhi.w	8008bca <_dtoa_r+0x442>
 8008a00:	2e00      	cmp	r6, #0
 8008a02:	f000 80e2 	beq.w	8008bca <_dtoa_r+0x442>
 8008a06:	ed9d 7b00 	vldr	d7, [sp]
 8008a0a:	f1bb 0f00 	cmp.w	fp, #0
 8008a0e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008a12:	dd74      	ble.n	8008afe <_dtoa_r+0x376>
 8008a14:	4a23      	ldr	r2, [pc, #140]	; (8008aa4 <_dtoa_r+0x31c>)
 8008a16:	f00b 030f 	and.w	r3, fp, #15
 8008a1a:	ea4f 162b 	mov.w	r6, fp, asr #4
 8008a1e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008a22:	06f0      	lsls	r0, r6, #27
 8008a24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a28:	d559      	bpl.n	8008ade <_dtoa_r+0x356>
 8008a2a:	4b1f      	ldr	r3, [pc, #124]	; (8008aa8 <_dtoa_r+0x320>)
 8008a2c:	ec51 0b17 	vmov	r0, r1, d7
 8008a30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a34:	f7f7 ff06 	bl	8000844 <__aeabi_ddiv>
 8008a38:	e9cd 0100 	strd	r0, r1, [sp]
 8008a3c:	f006 060f 	and.w	r6, r6, #15
 8008a40:	2503      	movs	r5, #3
 8008a42:	4f19      	ldr	r7, [pc, #100]	; (8008aa8 <_dtoa_r+0x320>)
 8008a44:	2e00      	cmp	r6, #0
 8008a46:	d14c      	bne.n	8008ae2 <_dtoa_r+0x35a>
 8008a48:	4642      	mov	r2, r8
 8008a4a:	464b      	mov	r3, r9
 8008a4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a50:	f7f7 fef8 	bl	8000844 <__aeabi_ddiv>
 8008a54:	e9cd 0100 	strd	r0, r1, [sp]
 8008a58:	e06a      	b.n	8008b30 <_dtoa_r+0x3a8>
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8008a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a60:	445b      	add	r3, fp
 8008a62:	9304      	str	r3, [sp, #16]
 8008a64:	3301      	adds	r3, #1
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	9303      	str	r3, [sp, #12]
 8008a6a:	bfb8      	it	lt
 8008a6c:	2301      	movlt	r3, #1
 8008a6e:	e7b3      	b.n	80089d8 <_dtoa_r+0x250>
 8008a70:	2300      	movs	r3, #0
 8008a72:	e7ab      	b.n	80089cc <_dtoa_r+0x244>
 8008a74:	2300      	movs	r3, #0
 8008a76:	e7f1      	b.n	8008a5c <_dtoa_r+0x2d4>
 8008a78:	636f4361 	.word	0x636f4361
 8008a7c:	3fd287a7 	.word	0x3fd287a7
 8008a80:	8b60c8b3 	.word	0x8b60c8b3
 8008a84:	3fc68a28 	.word	0x3fc68a28
 8008a88:	509f79fb 	.word	0x509f79fb
 8008a8c:	3fd34413 	.word	0x3fd34413
 8008a90:	7ff00000 	.word	0x7ff00000
 8008a94:	0800a3f8 	.word	0x0800a3f8
 8008a98:	0800a3ef 	.word	0x0800a3ef
 8008a9c:	0800a3cc 	.word	0x0800a3cc
 8008aa0:	3ff80000 	.word	0x3ff80000
 8008aa4:	0800a428 	.word	0x0800a428
 8008aa8:	0800a400 	.word	0x0800a400
 8008aac:	2601      	movs	r6, #1
 8008aae:	2300      	movs	r3, #0
 8008ab0:	9307      	str	r3, [sp, #28]
 8008ab2:	9609      	str	r6, [sp, #36]	; 0x24
 8008ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab8:	9304      	str	r3, [sp, #16]
 8008aba:	9303      	str	r3, [sp, #12]
 8008abc:	2200      	movs	r2, #0
 8008abe:	2312      	movs	r3, #18
 8008ac0:	920a      	str	r2, [sp, #40]	; 0x28
 8008ac2:	e789      	b.n	80089d8 <_dtoa_r+0x250>
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ac8:	e7f4      	b.n	8008ab4 <_dtoa_r+0x32c>
 8008aca:	2301      	movs	r3, #1
 8008acc:	9304      	str	r3, [sp, #16]
 8008ace:	9303      	str	r3, [sp, #12]
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	e7f5      	b.n	8008ac0 <_dtoa_r+0x338>
 8008ad4:	686a      	ldr	r2, [r5, #4]
 8008ad6:	3201      	adds	r2, #1
 8008ad8:	606a      	str	r2, [r5, #4]
 8008ada:	0049      	lsls	r1, r1, #1
 8008adc:	e780      	b.n	80089e0 <_dtoa_r+0x258>
 8008ade:	2502      	movs	r5, #2
 8008ae0:	e7af      	b.n	8008a42 <_dtoa_r+0x2ba>
 8008ae2:	07f1      	lsls	r1, r6, #31
 8008ae4:	d508      	bpl.n	8008af8 <_dtoa_r+0x370>
 8008ae6:	4640      	mov	r0, r8
 8008ae8:	4649      	mov	r1, r9
 8008aea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aee:	f7f7 fd7f 	bl	80005f0 <__aeabi_dmul>
 8008af2:	3501      	adds	r5, #1
 8008af4:	4680      	mov	r8, r0
 8008af6:	4689      	mov	r9, r1
 8008af8:	1076      	asrs	r6, r6, #1
 8008afa:	3708      	adds	r7, #8
 8008afc:	e7a2      	b.n	8008a44 <_dtoa_r+0x2bc>
 8008afe:	f000 809d 	beq.w	8008c3c <_dtoa_r+0x4b4>
 8008b02:	f1cb 0600 	rsb	r6, fp, #0
 8008b06:	4b9f      	ldr	r3, [pc, #636]	; (8008d84 <_dtoa_r+0x5fc>)
 8008b08:	4f9f      	ldr	r7, [pc, #636]	; (8008d88 <_dtoa_r+0x600>)
 8008b0a:	f006 020f 	and.w	r2, r6, #15
 8008b0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b1a:	f7f7 fd69 	bl	80005f0 <__aeabi_dmul>
 8008b1e:	e9cd 0100 	strd	r0, r1, [sp]
 8008b22:	1136      	asrs	r6, r6, #4
 8008b24:	2300      	movs	r3, #0
 8008b26:	2502      	movs	r5, #2
 8008b28:	2e00      	cmp	r6, #0
 8008b2a:	d17c      	bne.n	8008c26 <_dtoa_r+0x49e>
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d191      	bne.n	8008a54 <_dtoa_r+0x2cc>
 8008b30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	f000 8084 	beq.w	8008c40 <_dtoa_r+0x4b8>
 8008b38:	e9dd 8900 	ldrd	r8, r9, [sp]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	4b93      	ldr	r3, [pc, #588]	; (8008d8c <_dtoa_r+0x604>)
 8008b40:	4640      	mov	r0, r8
 8008b42:	4649      	mov	r1, r9
 8008b44:	f7f7 ffc6 	bl	8000ad4 <__aeabi_dcmplt>
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	d079      	beq.n	8008c40 <_dtoa_r+0x4b8>
 8008b4c:	9b03      	ldr	r3, [sp, #12]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d076      	beq.n	8008c40 <_dtoa_r+0x4b8>
 8008b52:	9b04      	ldr	r3, [sp, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	dd34      	ble.n	8008bc2 <_dtoa_r+0x43a>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	4b8d      	ldr	r3, [pc, #564]	; (8008d90 <_dtoa_r+0x608>)
 8008b5c:	4640      	mov	r0, r8
 8008b5e:	4649      	mov	r1, r9
 8008b60:	f7f7 fd46 	bl	80005f0 <__aeabi_dmul>
 8008b64:	e9cd 0100 	strd	r0, r1, [sp]
 8008b68:	9e04      	ldr	r6, [sp, #16]
 8008b6a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008b6e:	3501      	adds	r5, #1
 8008b70:	4628      	mov	r0, r5
 8008b72:	f7f7 fcd7 	bl	8000524 <__aeabi_i2d>
 8008b76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b7a:	f7f7 fd39 	bl	80005f0 <__aeabi_dmul>
 8008b7e:	2200      	movs	r2, #0
 8008b80:	4b84      	ldr	r3, [pc, #528]	; (8008d94 <_dtoa_r+0x60c>)
 8008b82:	f7f7 fb83 	bl	800028c <__adddf3>
 8008b86:	4680      	mov	r8, r0
 8008b88:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8008b8c:	2e00      	cmp	r6, #0
 8008b8e:	d15a      	bne.n	8008c46 <_dtoa_r+0x4be>
 8008b90:	2200      	movs	r2, #0
 8008b92:	4b81      	ldr	r3, [pc, #516]	; (8008d98 <_dtoa_r+0x610>)
 8008b94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b98:	f7f7 fb76 	bl	8000288 <__aeabi_dsub>
 8008b9c:	4642      	mov	r2, r8
 8008b9e:	464b      	mov	r3, r9
 8008ba0:	e9cd 0100 	strd	r0, r1, [sp]
 8008ba4:	f7f7 ffb4 	bl	8000b10 <__aeabi_dcmpgt>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	f040 829b 	bne.w	80090e4 <_dtoa_r+0x95c>
 8008bae:	4642      	mov	r2, r8
 8008bb0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008bb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bb8:	f7f7 ff8c 	bl	8000ad4 <__aeabi_dcmplt>
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	f040 828f 	bne.w	80090e0 <_dtoa_r+0x958>
 8008bc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008bc6:	e9cd 2300 	strd	r2, r3, [sp]
 8008bca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f2c0 8150 	blt.w	8008e72 <_dtoa_r+0x6ea>
 8008bd2:	f1bb 0f0e 	cmp.w	fp, #14
 8008bd6:	f300 814c 	bgt.w	8008e72 <_dtoa_r+0x6ea>
 8008bda:	4b6a      	ldr	r3, [pc, #424]	; (8008d84 <_dtoa_r+0x5fc>)
 8008bdc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008be0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008be4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	f280 80da 	bge.w	8008da0 <_dtoa_r+0x618>
 8008bec:	9b03      	ldr	r3, [sp, #12]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	f300 80d6 	bgt.w	8008da0 <_dtoa_r+0x618>
 8008bf4:	f040 8273 	bne.w	80090de <_dtoa_r+0x956>
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	4b67      	ldr	r3, [pc, #412]	; (8008d98 <_dtoa_r+0x610>)
 8008bfc:	4640      	mov	r0, r8
 8008bfe:	4649      	mov	r1, r9
 8008c00:	f7f7 fcf6 	bl	80005f0 <__aeabi_dmul>
 8008c04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c08:	f7f7 ff78 	bl	8000afc <__aeabi_dcmpge>
 8008c0c:	9e03      	ldr	r6, [sp, #12]
 8008c0e:	4637      	mov	r7, r6
 8008c10:	2800      	cmp	r0, #0
 8008c12:	f040 824a 	bne.w	80090aa <_dtoa_r+0x922>
 8008c16:	9b02      	ldr	r3, [sp, #8]
 8008c18:	9a02      	ldr	r2, [sp, #8]
 8008c1a:	1c5d      	adds	r5, r3, #1
 8008c1c:	2331      	movs	r3, #49	; 0x31
 8008c1e:	7013      	strb	r3, [r2, #0]
 8008c20:	f10b 0b01 	add.w	fp, fp, #1
 8008c24:	e245      	b.n	80090b2 <_dtoa_r+0x92a>
 8008c26:	07f2      	lsls	r2, r6, #31
 8008c28:	d505      	bpl.n	8008c36 <_dtoa_r+0x4ae>
 8008c2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c2e:	f7f7 fcdf 	bl	80005f0 <__aeabi_dmul>
 8008c32:	3501      	adds	r5, #1
 8008c34:	2301      	movs	r3, #1
 8008c36:	1076      	asrs	r6, r6, #1
 8008c38:	3708      	adds	r7, #8
 8008c3a:	e775      	b.n	8008b28 <_dtoa_r+0x3a0>
 8008c3c:	2502      	movs	r5, #2
 8008c3e:	e777      	b.n	8008b30 <_dtoa_r+0x3a8>
 8008c40:	465f      	mov	r7, fp
 8008c42:	9e03      	ldr	r6, [sp, #12]
 8008c44:	e794      	b.n	8008b70 <_dtoa_r+0x3e8>
 8008c46:	9a02      	ldr	r2, [sp, #8]
 8008c48:	4b4e      	ldr	r3, [pc, #312]	; (8008d84 <_dtoa_r+0x5fc>)
 8008c4a:	4432      	add	r2, r6
 8008c4c:	9213      	str	r2, [sp, #76]	; 0x4c
 8008c4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c50:	1e71      	subs	r1, r6, #1
 8008c52:	2a00      	cmp	r2, #0
 8008c54:	d048      	beq.n	8008ce8 <_dtoa_r+0x560>
 8008c56:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8008c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5e:	2000      	movs	r0, #0
 8008c60:	494e      	ldr	r1, [pc, #312]	; (8008d9c <_dtoa_r+0x614>)
 8008c62:	f7f7 fdef 	bl	8000844 <__aeabi_ddiv>
 8008c66:	4642      	mov	r2, r8
 8008c68:	464b      	mov	r3, r9
 8008c6a:	f7f7 fb0d 	bl	8000288 <__aeabi_dsub>
 8008c6e:	9d02      	ldr	r5, [sp, #8]
 8008c70:	4680      	mov	r8, r0
 8008c72:	4689      	mov	r9, r1
 8008c74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c78:	f7f7 ff6a 	bl	8000b50 <__aeabi_d2iz>
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	f7f7 fc51 	bl	8000524 <__aeabi_i2d>
 8008c82:	4602      	mov	r2, r0
 8008c84:	460b      	mov	r3, r1
 8008c86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c8a:	f7f7 fafd 	bl	8000288 <__aeabi_dsub>
 8008c8e:	3630      	adds	r6, #48	; 0x30
 8008c90:	f805 6b01 	strb.w	r6, [r5], #1
 8008c94:	4642      	mov	r2, r8
 8008c96:	464b      	mov	r3, r9
 8008c98:	e9cd 0100 	strd	r0, r1, [sp]
 8008c9c:	f7f7 ff1a 	bl	8000ad4 <__aeabi_dcmplt>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d165      	bne.n	8008d70 <_dtoa_r+0x5e8>
 8008ca4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ca8:	2000      	movs	r0, #0
 8008caa:	4938      	ldr	r1, [pc, #224]	; (8008d8c <_dtoa_r+0x604>)
 8008cac:	f7f7 faec 	bl	8000288 <__aeabi_dsub>
 8008cb0:	4642      	mov	r2, r8
 8008cb2:	464b      	mov	r3, r9
 8008cb4:	f7f7 ff0e 	bl	8000ad4 <__aeabi_dcmplt>
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	f040 80ba 	bne.w	8008e32 <_dtoa_r+0x6aa>
 8008cbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008cc0:	429d      	cmp	r5, r3
 8008cc2:	f43f af7e 	beq.w	8008bc2 <_dtoa_r+0x43a>
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	4b31      	ldr	r3, [pc, #196]	; (8008d90 <_dtoa_r+0x608>)
 8008cca:	4640      	mov	r0, r8
 8008ccc:	4649      	mov	r1, r9
 8008cce:	f7f7 fc8f 	bl	80005f0 <__aeabi_dmul>
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	4680      	mov	r8, r0
 8008cd6:	4689      	mov	r9, r1
 8008cd8:	4b2d      	ldr	r3, [pc, #180]	; (8008d90 <_dtoa_r+0x608>)
 8008cda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cde:	f7f7 fc87 	bl	80005f0 <__aeabi_dmul>
 8008ce2:	e9cd 0100 	strd	r0, r1, [sp]
 8008ce6:	e7c5      	b.n	8008c74 <_dtoa_r+0x4ec>
 8008ce8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8008cec:	4642      	mov	r2, r8
 8008cee:	464b      	mov	r3, r9
 8008cf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cf4:	f7f7 fc7c 	bl	80005f0 <__aeabi_dmul>
 8008cf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008cfc:	9d02      	ldr	r5, [sp, #8]
 8008cfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d02:	f7f7 ff25 	bl	8000b50 <__aeabi_d2iz>
 8008d06:	4606      	mov	r6, r0
 8008d08:	f7f7 fc0c 	bl	8000524 <__aeabi_i2d>
 8008d0c:	3630      	adds	r6, #48	; 0x30
 8008d0e:	4602      	mov	r2, r0
 8008d10:	460b      	mov	r3, r1
 8008d12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d16:	f7f7 fab7 	bl	8000288 <__aeabi_dsub>
 8008d1a:	f805 6b01 	strb.w	r6, [r5], #1
 8008d1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d20:	42ab      	cmp	r3, r5
 8008d22:	4680      	mov	r8, r0
 8008d24:	4689      	mov	r9, r1
 8008d26:	f04f 0200 	mov.w	r2, #0
 8008d2a:	d125      	bne.n	8008d78 <_dtoa_r+0x5f0>
 8008d2c:	4b1b      	ldr	r3, [pc, #108]	; (8008d9c <_dtoa_r+0x614>)
 8008d2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d32:	f7f7 faab 	bl	800028c <__adddf3>
 8008d36:	4602      	mov	r2, r0
 8008d38:	460b      	mov	r3, r1
 8008d3a:	4640      	mov	r0, r8
 8008d3c:	4649      	mov	r1, r9
 8008d3e:	f7f7 fee7 	bl	8000b10 <__aeabi_dcmpgt>
 8008d42:	2800      	cmp	r0, #0
 8008d44:	d175      	bne.n	8008e32 <_dtoa_r+0x6aa>
 8008d46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d4a:	2000      	movs	r0, #0
 8008d4c:	4913      	ldr	r1, [pc, #76]	; (8008d9c <_dtoa_r+0x614>)
 8008d4e:	f7f7 fa9b 	bl	8000288 <__aeabi_dsub>
 8008d52:	4602      	mov	r2, r0
 8008d54:	460b      	mov	r3, r1
 8008d56:	4640      	mov	r0, r8
 8008d58:	4649      	mov	r1, r9
 8008d5a:	f7f7 febb 	bl	8000ad4 <__aeabi_dcmplt>
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	f43f af2f 	beq.w	8008bc2 <_dtoa_r+0x43a>
 8008d64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008d68:	2b30      	cmp	r3, #48	; 0x30
 8008d6a:	f105 32ff 	add.w	r2, r5, #4294967295
 8008d6e:	d001      	beq.n	8008d74 <_dtoa_r+0x5ec>
 8008d70:	46bb      	mov	fp, r7
 8008d72:	e04d      	b.n	8008e10 <_dtoa_r+0x688>
 8008d74:	4615      	mov	r5, r2
 8008d76:	e7f5      	b.n	8008d64 <_dtoa_r+0x5dc>
 8008d78:	4b05      	ldr	r3, [pc, #20]	; (8008d90 <_dtoa_r+0x608>)
 8008d7a:	f7f7 fc39 	bl	80005f0 <__aeabi_dmul>
 8008d7e:	e9cd 0100 	strd	r0, r1, [sp]
 8008d82:	e7bc      	b.n	8008cfe <_dtoa_r+0x576>
 8008d84:	0800a428 	.word	0x0800a428
 8008d88:	0800a400 	.word	0x0800a400
 8008d8c:	3ff00000 	.word	0x3ff00000
 8008d90:	40240000 	.word	0x40240000
 8008d94:	401c0000 	.word	0x401c0000
 8008d98:	40140000 	.word	0x40140000
 8008d9c:	3fe00000 	.word	0x3fe00000
 8008da0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008da4:	9d02      	ldr	r5, [sp, #8]
 8008da6:	4642      	mov	r2, r8
 8008da8:	464b      	mov	r3, r9
 8008daa:	4630      	mov	r0, r6
 8008dac:	4639      	mov	r1, r7
 8008dae:	f7f7 fd49 	bl	8000844 <__aeabi_ddiv>
 8008db2:	f7f7 fecd 	bl	8000b50 <__aeabi_d2iz>
 8008db6:	9000      	str	r0, [sp, #0]
 8008db8:	f7f7 fbb4 	bl	8000524 <__aeabi_i2d>
 8008dbc:	4642      	mov	r2, r8
 8008dbe:	464b      	mov	r3, r9
 8008dc0:	f7f7 fc16 	bl	80005f0 <__aeabi_dmul>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	4630      	mov	r0, r6
 8008dca:	4639      	mov	r1, r7
 8008dcc:	f7f7 fa5c 	bl	8000288 <__aeabi_dsub>
 8008dd0:	9e00      	ldr	r6, [sp, #0]
 8008dd2:	9f03      	ldr	r7, [sp, #12]
 8008dd4:	3630      	adds	r6, #48	; 0x30
 8008dd6:	f805 6b01 	strb.w	r6, [r5], #1
 8008dda:	9e02      	ldr	r6, [sp, #8]
 8008ddc:	1bae      	subs	r6, r5, r6
 8008dde:	42b7      	cmp	r7, r6
 8008de0:	4602      	mov	r2, r0
 8008de2:	460b      	mov	r3, r1
 8008de4:	d138      	bne.n	8008e58 <_dtoa_r+0x6d0>
 8008de6:	f7f7 fa51 	bl	800028c <__adddf3>
 8008dea:	4606      	mov	r6, r0
 8008dec:	460f      	mov	r7, r1
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	4640      	mov	r0, r8
 8008df4:	4649      	mov	r1, r9
 8008df6:	f7f7 fe6d 	bl	8000ad4 <__aeabi_dcmplt>
 8008dfa:	b9c8      	cbnz	r0, 8008e30 <_dtoa_r+0x6a8>
 8008dfc:	4632      	mov	r2, r6
 8008dfe:	463b      	mov	r3, r7
 8008e00:	4640      	mov	r0, r8
 8008e02:	4649      	mov	r1, r9
 8008e04:	f7f7 fe5c 	bl	8000ac0 <__aeabi_dcmpeq>
 8008e08:	b110      	cbz	r0, 8008e10 <_dtoa_r+0x688>
 8008e0a:	9b00      	ldr	r3, [sp, #0]
 8008e0c:	07db      	lsls	r3, r3, #31
 8008e0e:	d40f      	bmi.n	8008e30 <_dtoa_r+0x6a8>
 8008e10:	4651      	mov	r1, sl
 8008e12:	4620      	mov	r0, r4
 8008e14:	f000 fadb 	bl	80093ce <_Bfree>
 8008e18:	2300      	movs	r3, #0
 8008e1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e1c:	702b      	strb	r3, [r5, #0]
 8008e1e:	f10b 0301 	add.w	r3, fp, #1
 8008e22:	6013      	str	r3, [r2, #0]
 8008e24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f43f acf8 	beq.w	800881c <_dtoa_r+0x94>
 8008e2c:	601d      	str	r5, [r3, #0]
 8008e2e:	e4f5      	b.n	800881c <_dtoa_r+0x94>
 8008e30:	465f      	mov	r7, fp
 8008e32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e36:	2a39      	cmp	r2, #57	; 0x39
 8008e38:	f105 33ff 	add.w	r3, r5, #4294967295
 8008e3c:	d106      	bne.n	8008e4c <_dtoa_r+0x6c4>
 8008e3e:	9a02      	ldr	r2, [sp, #8]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d107      	bne.n	8008e54 <_dtoa_r+0x6cc>
 8008e44:	2330      	movs	r3, #48	; 0x30
 8008e46:	7013      	strb	r3, [r2, #0]
 8008e48:	3701      	adds	r7, #1
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	781a      	ldrb	r2, [r3, #0]
 8008e4e:	3201      	adds	r2, #1
 8008e50:	701a      	strb	r2, [r3, #0]
 8008e52:	e78d      	b.n	8008d70 <_dtoa_r+0x5e8>
 8008e54:	461d      	mov	r5, r3
 8008e56:	e7ec      	b.n	8008e32 <_dtoa_r+0x6aa>
 8008e58:	2200      	movs	r2, #0
 8008e5a:	4ba4      	ldr	r3, [pc, #656]	; (80090ec <_dtoa_r+0x964>)
 8008e5c:	f7f7 fbc8 	bl	80005f0 <__aeabi_dmul>
 8008e60:	2200      	movs	r2, #0
 8008e62:	2300      	movs	r3, #0
 8008e64:	4606      	mov	r6, r0
 8008e66:	460f      	mov	r7, r1
 8008e68:	f7f7 fe2a 	bl	8000ac0 <__aeabi_dcmpeq>
 8008e6c:	2800      	cmp	r0, #0
 8008e6e:	d09a      	beq.n	8008da6 <_dtoa_r+0x61e>
 8008e70:	e7ce      	b.n	8008e10 <_dtoa_r+0x688>
 8008e72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e74:	2a00      	cmp	r2, #0
 8008e76:	f000 80cd 	beq.w	8009014 <_dtoa_r+0x88c>
 8008e7a:	9a07      	ldr	r2, [sp, #28]
 8008e7c:	2a01      	cmp	r2, #1
 8008e7e:	f300 80af 	bgt.w	8008fe0 <_dtoa_r+0x858>
 8008e82:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	f000 80a7 	beq.w	8008fd8 <_dtoa_r+0x850>
 8008e8a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008e8e:	9e08      	ldr	r6, [sp, #32]
 8008e90:	9d05      	ldr	r5, [sp, #20]
 8008e92:	9a05      	ldr	r2, [sp, #20]
 8008e94:	441a      	add	r2, r3
 8008e96:	9205      	str	r2, [sp, #20]
 8008e98:	9a06      	ldr	r2, [sp, #24]
 8008e9a:	2101      	movs	r1, #1
 8008e9c:	441a      	add	r2, r3
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	9206      	str	r2, [sp, #24]
 8008ea2:	f000 fb34 	bl	800950e <__i2b>
 8008ea6:	4607      	mov	r7, r0
 8008ea8:	2d00      	cmp	r5, #0
 8008eaa:	dd0c      	ble.n	8008ec6 <_dtoa_r+0x73e>
 8008eac:	9b06      	ldr	r3, [sp, #24]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	dd09      	ble.n	8008ec6 <_dtoa_r+0x73e>
 8008eb2:	42ab      	cmp	r3, r5
 8008eb4:	9a05      	ldr	r2, [sp, #20]
 8008eb6:	bfa8      	it	ge
 8008eb8:	462b      	movge	r3, r5
 8008eba:	1ad2      	subs	r2, r2, r3
 8008ebc:	9205      	str	r2, [sp, #20]
 8008ebe:	9a06      	ldr	r2, [sp, #24]
 8008ec0:	1aed      	subs	r5, r5, r3
 8008ec2:	1ad3      	subs	r3, r2, r3
 8008ec4:	9306      	str	r3, [sp, #24]
 8008ec6:	9b08      	ldr	r3, [sp, #32]
 8008ec8:	b1f3      	cbz	r3, 8008f08 <_dtoa_r+0x780>
 8008eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	f000 80a5 	beq.w	800901c <_dtoa_r+0x894>
 8008ed2:	2e00      	cmp	r6, #0
 8008ed4:	dd10      	ble.n	8008ef8 <_dtoa_r+0x770>
 8008ed6:	4639      	mov	r1, r7
 8008ed8:	4632      	mov	r2, r6
 8008eda:	4620      	mov	r0, r4
 8008edc:	f000 fbae 	bl	800963c <__pow5mult>
 8008ee0:	4652      	mov	r2, sl
 8008ee2:	4601      	mov	r1, r0
 8008ee4:	4607      	mov	r7, r0
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	f000 fb1a 	bl	8009520 <__multiply>
 8008eec:	4651      	mov	r1, sl
 8008eee:	4680      	mov	r8, r0
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 fa6c 	bl	80093ce <_Bfree>
 8008ef6:	46c2      	mov	sl, r8
 8008ef8:	9b08      	ldr	r3, [sp, #32]
 8008efa:	1b9a      	subs	r2, r3, r6
 8008efc:	d004      	beq.n	8008f08 <_dtoa_r+0x780>
 8008efe:	4651      	mov	r1, sl
 8008f00:	4620      	mov	r0, r4
 8008f02:	f000 fb9b 	bl	800963c <__pow5mult>
 8008f06:	4682      	mov	sl, r0
 8008f08:	2101      	movs	r1, #1
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 faff 	bl	800950e <__i2b>
 8008f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	4606      	mov	r6, r0
 8008f16:	f340 8083 	ble.w	8009020 <_dtoa_r+0x898>
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	4601      	mov	r1, r0
 8008f1e:	4620      	mov	r0, r4
 8008f20:	f000 fb8c 	bl	800963c <__pow5mult>
 8008f24:	9b07      	ldr	r3, [sp, #28]
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	4606      	mov	r6, r0
 8008f2a:	dd7c      	ble.n	8009026 <_dtoa_r+0x89e>
 8008f2c:	f04f 0800 	mov.w	r8, #0
 8008f30:	6933      	ldr	r3, [r6, #16]
 8008f32:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008f36:	6918      	ldr	r0, [r3, #16]
 8008f38:	f000 fa9b 	bl	8009472 <__hi0bits>
 8008f3c:	f1c0 0020 	rsb	r0, r0, #32
 8008f40:	9b06      	ldr	r3, [sp, #24]
 8008f42:	4418      	add	r0, r3
 8008f44:	f010 001f 	ands.w	r0, r0, #31
 8008f48:	f000 8096 	beq.w	8009078 <_dtoa_r+0x8f0>
 8008f4c:	f1c0 0320 	rsb	r3, r0, #32
 8008f50:	2b04      	cmp	r3, #4
 8008f52:	f340 8087 	ble.w	8009064 <_dtoa_r+0x8dc>
 8008f56:	9b05      	ldr	r3, [sp, #20]
 8008f58:	f1c0 001c 	rsb	r0, r0, #28
 8008f5c:	4403      	add	r3, r0
 8008f5e:	9305      	str	r3, [sp, #20]
 8008f60:	9b06      	ldr	r3, [sp, #24]
 8008f62:	4405      	add	r5, r0
 8008f64:	4403      	add	r3, r0
 8008f66:	9306      	str	r3, [sp, #24]
 8008f68:	9b05      	ldr	r3, [sp, #20]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	dd05      	ble.n	8008f7a <_dtoa_r+0x7f2>
 8008f6e:	4651      	mov	r1, sl
 8008f70:	461a      	mov	r2, r3
 8008f72:	4620      	mov	r0, r4
 8008f74:	f000 fbb0 	bl	80096d8 <__lshift>
 8008f78:	4682      	mov	sl, r0
 8008f7a:	9b06      	ldr	r3, [sp, #24]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	dd05      	ble.n	8008f8c <_dtoa_r+0x804>
 8008f80:	4631      	mov	r1, r6
 8008f82:	461a      	mov	r2, r3
 8008f84:	4620      	mov	r0, r4
 8008f86:	f000 fba7 	bl	80096d8 <__lshift>
 8008f8a:	4606      	mov	r6, r0
 8008f8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d074      	beq.n	800907c <_dtoa_r+0x8f4>
 8008f92:	4631      	mov	r1, r6
 8008f94:	4650      	mov	r0, sl
 8008f96:	f000 fbf0 	bl	800977a <__mcmp>
 8008f9a:	2800      	cmp	r0, #0
 8008f9c:	da6e      	bge.n	800907c <_dtoa_r+0x8f4>
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	4651      	mov	r1, sl
 8008fa2:	220a      	movs	r2, #10
 8008fa4:	4620      	mov	r0, r4
 8008fa6:	f000 fa29 	bl	80093fc <__multadd>
 8008faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fac:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008fb0:	4682      	mov	sl, r0
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f000 81a8 	beq.w	8009308 <_dtoa_r+0xb80>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	4639      	mov	r1, r7
 8008fbc:	220a      	movs	r2, #10
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	f000 fa1c 	bl	80093fc <__multadd>
 8008fc4:	9b04      	ldr	r3, [sp, #16]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	4607      	mov	r7, r0
 8008fca:	f300 80c8 	bgt.w	800915e <_dtoa_r+0x9d6>
 8008fce:	9b07      	ldr	r3, [sp, #28]
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	f340 80c4 	ble.w	800915e <_dtoa_r+0x9d6>
 8008fd6:	e059      	b.n	800908c <_dtoa_r+0x904>
 8008fd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008fda:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008fde:	e756      	b.n	8008e8e <_dtoa_r+0x706>
 8008fe0:	9b03      	ldr	r3, [sp, #12]
 8008fe2:	1e5e      	subs	r6, r3, #1
 8008fe4:	9b08      	ldr	r3, [sp, #32]
 8008fe6:	42b3      	cmp	r3, r6
 8008fe8:	bfbf      	itttt	lt
 8008fea:	9b08      	ldrlt	r3, [sp, #32]
 8008fec:	9608      	strlt	r6, [sp, #32]
 8008fee:	1af2      	sublt	r2, r6, r3
 8008ff0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8008ff2:	bfb6      	itet	lt
 8008ff4:	189b      	addlt	r3, r3, r2
 8008ff6:	1b9e      	subge	r6, r3, r6
 8008ff8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8008ffa:	9b03      	ldr	r3, [sp, #12]
 8008ffc:	bfb8      	it	lt
 8008ffe:	2600      	movlt	r6, #0
 8009000:	2b00      	cmp	r3, #0
 8009002:	bfb9      	ittee	lt
 8009004:	9b05      	ldrlt	r3, [sp, #20]
 8009006:	9a03      	ldrlt	r2, [sp, #12]
 8009008:	9d05      	ldrge	r5, [sp, #20]
 800900a:	9b03      	ldrge	r3, [sp, #12]
 800900c:	bfbc      	itt	lt
 800900e:	1a9d      	sublt	r5, r3, r2
 8009010:	2300      	movlt	r3, #0
 8009012:	e73e      	b.n	8008e92 <_dtoa_r+0x70a>
 8009014:	9e08      	ldr	r6, [sp, #32]
 8009016:	9d05      	ldr	r5, [sp, #20]
 8009018:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800901a:	e745      	b.n	8008ea8 <_dtoa_r+0x720>
 800901c:	9a08      	ldr	r2, [sp, #32]
 800901e:	e76e      	b.n	8008efe <_dtoa_r+0x776>
 8009020:	9b07      	ldr	r3, [sp, #28]
 8009022:	2b01      	cmp	r3, #1
 8009024:	dc19      	bgt.n	800905a <_dtoa_r+0x8d2>
 8009026:	9b00      	ldr	r3, [sp, #0]
 8009028:	b9bb      	cbnz	r3, 800905a <_dtoa_r+0x8d2>
 800902a:	9b01      	ldr	r3, [sp, #4]
 800902c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009030:	b99b      	cbnz	r3, 800905a <_dtoa_r+0x8d2>
 8009032:	9b01      	ldr	r3, [sp, #4]
 8009034:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009038:	0d1b      	lsrs	r3, r3, #20
 800903a:	051b      	lsls	r3, r3, #20
 800903c:	b183      	cbz	r3, 8009060 <_dtoa_r+0x8d8>
 800903e:	9b05      	ldr	r3, [sp, #20]
 8009040:	3301      	adds	r3, #1
 8009042:	9305      	str	r3, [sp, #20]
 8009044:	9b06      	ldr	r3, [sp, #24]
 8009046:	3301      	adds	r3, #1
 8009048:	9306      	str	r3, [sp, #24]
 800904a:	f04f 0801 	mov.w	r8, #1
 800904e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009050:	2b00      	cmp	r3, #0
 8009052:	f47f af6d 	bne.w	8008f30 <_dtoa_r+0x7a8>
 8009056:	2001      	movs	r0, #1
 8009058:	e772      	b.n	8008f40 <_dtoa_r+0x7b8>
 800905a:	f04f 0800 	mov.w	r8, #0
 800905e:	e7f6      	b.n	800904e <_dtoa_r+0x8c6>
 8009060:	4698      	mov	r8, r3
 8009062:	e7f4      	b.n	800904e <_dtoa_r+0x8c6>
 8009064:	d080      	beq.n	8008f68 <_dtoa_r+0x7e0>
 8009066:	9a05      	ldr	r2, [sp, #20]
 8009068:	331c      	adds	r3, #28
 800906a:	441a      	add	r2, r3
 800906c:	9205      	str	r2, [sp, #20]
 800906e:	9a06      	ldr	r2, [sp, #24]
 8009070:	441a      	add	r2, r3
 8009072:	441d      	add	r5, r3
 8009074:	4613      	mov	r3, r2
 8009076:	e776      	b.n	8008f66 <_dtoa_r+0x7de>
 8009078:	4603      	mov	r3, r0
 800907a:	e7f4      	b.n	8009066 <_dtoa_r+0x8de>
 800907c:	9b03      	ldr	r3, [sp, #12]
 800907e:	2b00      	cmp	r3, #0
 8009080:	dc36      	bgt.n	80090f0 <_dtoa_r+0x968>
 8009082:	9b07      	ldr	r3, [sp, #28]
 8009084:	2b02      	cmp	r3, #2
 8009086:	dd33      	ble.n	80090f0 <_dtoa_r+0x968>
 8009088:	9b03      	ldr	r3, [sp, #12]
 800908a:	9304      	str	r3, [sp, #16]
 800908c:	9b04      	ldr	r3, [sp, #16]
 800908e:	b963      	cbnz	r3, 80090aa <_dtoa_r+0x922>
 8009090:	4631      	mov	r1, r6
 8009092:	2205      	movs	r2, #5
 8009094:	4620      	mov	r0, r4
 8009096:	f000 f9b1 	bl	80093fc <__multadd>
 800909a:	4601      	mov	r1, r0
 800909c:	4606      	mov	r6, r0
 800909e:	4650      	mov	r0, sl
 80090a0:	f000 fb6b 	bl	800977a <__mcmp>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	f73f adb6 	bgt.w	8008c16 <_dtoa_r+0x48e>
 80090aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090ac:	9d02      	ldr	r5, [sp, #8]
 80090ae:	ea6f 0b03 	mvn.w	fp, r3
 80090b2:	2300      	movs	r3, #0
 80090b4:	9303      	str	r3, [sp, #12]
 80090b6:	4631      	mov	r1, r6
 80090b8:	4620      	mov	r0, r4
 80090ba:	f000 f988 	bl	80093ce <_Bfree>
 80090be:	2f00      	cmp	r7, #0
 80090c0:	f43f aea6 	beq.w	8008e10 <_dtoa_r+0x688>
 80090c4:	9b03      	ldr	r3, [sp, #12]
 80090c6:	b12b      	cbz	r3, 80090d4 <_dtoa_r+0x94c>
 80090c8:	42bb      	cmp	r3, r7
 80090ca:	d003      	beq.n	80090d4 <_dtoa_r+0x94c>
 80090cc:	4619      	mov	r1, r3
 80090ce:	4620      	mov	r0, r4
 80090d0:	f000 f97d 	bl	80093ce <_Bfree>
 80090d4:	4639      	mov	r1, r7
 80090d6:	4620      	mov	r0, r4
 80090d8:	f000 f979 	bl	80093ce <_Bfree>
 80090dc:	e698      	b.n	8008e10 <_dtoa_r+0x688>
 80090de:	2600      	movs	r6, #0
 80090e0:	4637      	mov	r7, r6
 80090e2:	e7e2      	b.n	80090aa <_dtoa_r+0x922>
 80090e4:	46bb      	mov	fp, r7
 80090e6:	4637      	mov	r7, r6
 80090e8:	e595      	b.n	8008c16 <_dtoa_r+0x48e>
 80090ea:	bf00      	nop
 80090ec:	40240000 	.word	0x40240000
 80090f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f2:	bb93      	cbnz	r3, 800915a <_dtoa_r+0x9d2>
 80090f4:	9b03      	ldr	r3, [sp, #12]
 80090f6:	9304      	str	r3, [sp, #16]
 80090f8:	9d02      	ldr	r5, [sp, #8]
 80090fa:	4631      	mov	r1, r6
 80090fc:	4650      	mov	r0, sl
 80090fe:	f7ff fab7 	bl	8008670 <quorem>
 8009102:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009106:	f805 9b01 	strb.w	r9, [r5], #1
 800910a:	9b02      	ldr	r3, [sp, #8]
 800910c:	9a04      	ldr	r2, [sp, #16]
 800910e:	1aeb      	subs	r3, r5, r3
 8009110:	429a      	cmp	r2, r3
 8009112:	f300 80dc 	bgt.w	80092ce <_dtoa_r+0xb46>
 8009116:	9b02      	ldr	r3, [sp, #8]
 8009118:	2a01      	cmp	r2, #1
 800911a:	bfac      	ite	ge
 800911c:	189b      	addge	r3, r3, r2
 800911e:	3301      	addlt	r3, #1
 8009120:	4698      	mov	r8, r3
 8009122:	2300      	movs	r3, #0
 8009124:	9303      	str	r3, [sp, #12]
 8009126:	4651      	mov	r1, sl
 8009128:	2201      	movs	r2, #1
 800912a:	4620      	mov	r0, r4
 800912c:	f000 fad4 	bl	80096d8 <__lshift>
 8009130:	4631      	mov	r1, r6
 8009132:	4682      	mov	sl, r0
 8009134:	f000 fb21 	bl	800977a <__mcmp>
 8009138:	2800      	cmp	r0, #0
 800913a:	f300 808d 	bgt.w	8009258 <_dtoa_r+0xad0>
 800913e:	d103      	bne.n	8009148 <_dtoa_r+0x9c0>
 8009140:	f019 0f01 	tst.w	r9, #1
 8009144:	f040 8088 	bne.w	8009258 <_dtoa_r+0xad0>
 8009148:	4645      	mov	r5, r8
 800914a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800914e:	2b30      	cmp	r3, #48	; 0x30
 8009150:	f105 32ff 	add.w	r2, r5, #4294967295
 8009154:	d1af      	bne.n	80090b6 <_dtoa_r+0x92e>
 8009156:	4615      	mov	r5, r2
 8009158:	e7f7      	b.n	800914a <_dtoa_r+0x9c2>
 800915a:	9b03      	ldr	r3, [sp, #12]
 800915c:	9304      	str	r3, [sp, #16]
 800915e:	2d00      	cmp	r5, #0
 8009160:	dd05      	ble.n	800916e <_dtoa_r+0x9e6>
 8009162:	4639      	mov	r1, r7
 8009164:	462a      	mov	r2, r5
 8009166:	4620      	mov	r0, r4
 8009168:	f000 fab6 	bl	80096d8 <__lshift>
 800916c:	4607      	mov	r7, r0
 800916e:	f1b8 0f00 	cmp.w	r8, #0
 8009172:	d04c      	beq.n	800920e <_dtoa_r+0xa86>
 8009174:	6879      	ldr	r1, [r7, #4]
 8009176:	4620      	mov	r0, r4
 8009178:	f000 f8f5 	bl	8009366 <_Balloc>
 800917c:	693a      	ldr	r2, [r7, #16]
 800917e:	3202      	adds	r2, #2
 8009180:	4605      	mov	r5, r0
 8009182:	0092      	lsls	r2, r2, #2
 8009184:	f107 010c 	add.w	r1, r7, #12
 8009188:	300c      	adds	r0, #12
 800918a:	f000 f8e1 	bl	8009350 <memcpy>
 800918e:	2201      	movs	r2, #1
 8009190:	4629      	mov	r1, r5
 8009192:	4620      	mov	r0, r4
 8009194:	f000 faa0 	bl	80096d8 <__lshift>
 8009198:	9b00      	ldr	r3, [sp, #0]
 800919a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800919e:	9703      	str	r7, [sp, #12]
 80091a0:	f003 0301 	and.w	r3, r3, #1
 80091a4:	4607      	mov	r7, r0
 80091a6:	9305      	str	r3, [sp, #20]
 80091a8:	4631      	mov	r1, r6
 80091aa:	4650      	mov	r0, sl
 80091ac:	f7ff fa60 	bl	8008670 <quorem>
 80091b0:	9903      	ldr	r1, [sp, #12]
 80091b2:	4605      	mov	r5, r0
 80091b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80091b8:	4650      	mov	r0, sl
 80091ba:	f000 fade 	bl	800977a <__mcmp>
 80091be:	463a      	mov	r2, r7
 80091c0:	9000      	str	r0, [sp, #0]
 80091c2:	4631      	mov	r1, r6
 80091c4:	4620      	mov	r0, r4
 80091c6:	f000 faf2 	bl	80097ae <__mdiff>
 80091ca:	68c3      	ldr	r3, [r0, #12]
 80091cc:	4602      	mov	r2, r0
 80091ce:	bb03      	cbnz	r3, 8009212 <_dtoa_r+0xa8a>
 80091d0:	4601      	mov	r1, r0
 80091d2:	9006      	str	r0, [sp, #24]
 80091d4:	4650      	mov	r0, sl
 80091d6:	f000 fad0 	bl	800977a <__mcmp>
 80091da:	9a06      	ldr	r2, [sp, #24]
 80091dc:	4603      	mov	r3, r0
 80091de:	4611      	mov	r1, r2
 80091e0:	4620      	mov	r0, r4
 80091e2:	9306      	str	r3, [sp, #24]
 80091e4:	f000 f8f3 	bl	80093ce <_Bfree>
 80091e8:	9b06      	ldr	r3, [sp, #24]
 80091ea:	b9a3      	cbnz	r3, 8009216 <_dtoa_r+0xa8e>
 80091ec:	9a07      	ldr	r2, [sp, #28]
 80091ee:	b992      	cbnz	r2, 8009216 <_dtoa_r+0xa8e>
 80091f0:	9a05      	ldr	r2, [sp, #20]
 80091f2:	b982      	cbnz	r2, 8009216 <_dtoa_r+0xa8e>
 80091f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80091f8:	d029      	beq.n	800924e <_dtoa_r+0xac6>
 80091fa:	9b00      	ldr	r3, [sp, #0]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	dd01      	ble.n	8009204 <_dtoa_r+0xa7c>
 8009200:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009204:	f108 0501 	add.w	r5, r8, #1
 8009208:	f888 9000 	strb.w	r9, [r8]
 800920c:	e753      	b.n	80090b6 <_dtoa_r+0x92e>
 800920e:	4638      	mov	r0, r7
 8009210:	e7c2      	b.n	8009198 <_dtoa_r+0xa10>
 8009212:	2301      	movs	r3, #1
 8009214:	e7e3      	b.n	80091de <_dtoa_r+0xa56>
 8009216:	9a00      	ldr	r2, [sp, #0]
 8009218:	2a00      	cmp	r2, #0
 800921a:	db04      	blt.n	8009226 <_dtoa_r+0xa9e>
 800921c:	d125      	bne.n	800926a <_dtoa_r+0xae2>
 800921e:	9a07      	ldr	r2, [sp, #28]
 8009220:	bb1a      	cbnz	r2, 800926a <_dtoa_r+0xae2>
 8009222:	9a05      	ldr	r2, [sp, #20]
 8009224:	bb0a      	cbnz	r2, 800926a <_dtoa_r+0xae2>
 8009226:	2b00      	cmp	r3, #0
 8009228:	ddec      	ble.n	8009204 <_dtoa_r+0xa7c>
 800922a:	4651      	mov	r1, sl
 800922c:	2201      	movs	r2, #1
 800922e:	4620      	mov	r0, r4
 8009230:	f000 fa52 	bl	80096d8 <__lshift>
 8009234:	4631      	mov	r1, r6
 8009236:	4682      	mov	sl, r0
 8009238:	f000 fa9f 	bl	800977a <__mcmp>
 800923c:	2800      	cmp	r0, #0
 800923e:	dc03      	bgt.n	8009248 <_dtoa_r+0xac0>
 8009240:	d1e0      	bne.n	8009204 <_dtoa_r+0xa7c>
 8009242:	f019 0f01 	tst.w	r9, #1
 8009246:	d0dd      	beq.n	8009204 <_dtoa_r+0xa7c>
 8009248:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800924c:	d1d8      	bne.n	8009200 <_dtoa_r+0xa78>
 800924e:	2339      	movs	r3, #57	; 0x39
 8009250:	f888 3000 	strb.w	r3, [r8]
 8009254:	f108 0801 	add.w	r8, r8, #1
 8009258:	4645      	mov	r5, r8
 800925a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800925e:	2b39      	cmp	r3, #57	; 0x39
 8009260:	f105 32ff 	add.w	r2, r5, #4294967295
 8009264:	d03b      	beq.n	80092de <_dtoa_r+0xb56>
 8009266:	3301      	adds	r3, #1
 8009268:	e040      	b.n	80092ec <_dtoa_r+0xb64>
 800926a:	2b00      	cmp	r3, #0
 800926c:	f108 0501 	add.w	r5, r8, #1
 8009270:	dd05      	ble.n	800927e <_dtoa_r+0xaf6>
 8009272:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009276:	d0ea      	beq.n	800924e <_dtoa_r+0xac6>
 8009278:	f109 0901 	add.w	r9, r9, #1
 800927c:	e7c4      	b.n	8009208 <_dtoa_r+0xa80>
 800927e:	9b02      	ldr	r3, [sp, #8]
 8009280:	9a04      	ldr	r2, [sp, #16]
 8009282:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009286:	1aeb      	subs	r3, r5, r3
 8009288:	4293      	cmp	r3, r2
 800928a:	46a8      	mov	r8, r5
 800928c:	f43f af4b 	beq.w	8009126 <_dtoa_r+0x99e>
 8009290:	4651      	mov	r1, sl
 8009292:	2300      	movs	r3, #0
 8009294:	220a      	movs	r2, #10
 8009296:	4620      	mov	r0, r4
 8009298:	f000 f8b0 	bl	80093fc <__multadd>
 800929c:	9b03      	ldr	r3, [sp, #12]
 800929e:	9903      	ldr	r1, [sp, #12]
 80092a0:	42bb      	cmp	r3, r7
 80092a2:	4682      	mov	sl, r0
 80092a4:	f04f 0300 	mov.w	r3, #0
 80092a8:	f04f 020a 	mov.w	r2, #10
 80092ac:	4620      	mov	r0, r4
 80092ae:	d104      	bne.n	80092ba <_dtoa_r+0xb32>
 80092b0:	f000 f8a4 	bl	80093fc <__multadd>
 80092b4:	9003      	str	r0, [sp, #12]
 80092b6:	4607      	mov	r7, r0
 80092b8:	e776      	b.n	80091a8 <_dtoa_r+0xa20>
 80092ba:	f000 f89f 	bl	80093fc <__multadd>
 80092be:	2300      	movs	r3, #0
 80092c0:	9003      	str	r0, [sp, #12]
 80092c2:	220a      	movs	r2, #10
 80092c4:	4639      	mov	r1, r7
 80092c6:	4620      	mov	r0, r4
 80092c8:	f000 f898 	bl	80093fc <__multadd>
 80092cc:	e7f3      	b.n	80092b6 <_dtoa_r+0xb2e>
 80092ce:	4651      	mov	r1, sl
 80092d0:	2300      	movs	r3, #0
 80092d2:	220a      	movs	r2, #10
 80092d4:	4620      	mov	r0, r4
 80092d6:	f000 f891 	bl	80093fc <__multadd>
 80092da:	4682      	mov	sl, r0
 80092dc:	e70d      	b.n	80090fa <_dtoa_r+0x972>
 80092de:	9b02      	ldr	r3, [sp, #8]
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d105      	bne.n	80092f0 <_dtoa_r+0xb68>
 80092e4:	9a02      	ldr	r2, [sp, #8]
 80092e6:	f10b 0b01 	add.w	fp, fp, #1
 80092ea:	2331      	movs	r3, #49	; 0x31
 80092ec:	7013      	strb	r3, [r2, #0]
 80092ee:	e6e2      	b.n	80090b6 <_dtoa_r+0x92e>
 80092f0:	4615      	mov	r5, r2
 80092f2:	e7b2      	b.n	800925a <_dtoa_r+0xad2>
 80092f4:	4b09      	ldr	r3, [pc, #36]	; (800931c <_dtoa_r+0xb94>)
 80092f6:	f7ff baae 	b.w	8008856 <_dtoa_r+0xce>
 80092fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	f47f aa88 	bne.w	8008812 <_dtoa_r+0x8a>
 8009302:	4b07      	ldr	r3, [pc, #28]	; (8009320 <_dtoa_r+0xb98>)
 8009304:	f7ff baa7 	b.w	8008856 <_dtoa_r+0xce>
 8009308:	9b04      	ldr	r3, [sp, #16]
 800930a:	2b00      	cmp	r3, #0
 800930c:	f73f aef4 	bgt.w	80090f8 <_dtoa_r+0x970>
 8009310:	9b07      	ldr	r3, [sp, #28]
 8009312:	2b02      	cmp	r3, #2
 8009314:	f77f aef0 	ble.w	80090f8 <_dtoa_r+0x970>
 8009318:	e6b8      	b.n	800908c <_dtoa_r+0x904>
 800931a:	bf00      	nop
 800931c:	0800a3cb 	.word	0x0800a3cb
 8009320:	0800a3ef 	.word	0x0800a3ef

08009324 <_localeconv_r>:
 8009324:	4b04      	ldr	r3, [pc, #16]	; (8009338 <_localeconv_r+0x14>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	6a18      	ldr	r0, [r3, #32]
 800932a:	4b04      	ldr	r3, [pc, #16]	; (800933c <_localeconv_r+0x18>)
 800932c:	2800      	cmp	r0, #0
 800932e:	bf08      	it	eq
 8009330:	4618      	moveq	r0, r3
 8009332:	30f0      	adds	r0, #240	; 0xf0
 8009334:	4770      	bx	lr
 8009336:	bf00      	nop
 8009338:	20000010 	.word	0x20000010
 800933c:	20000074 	.word	0x20000074

08009340 <malloc>:
 8009340:	4b02      	ldr	r3, [pc, #8]	; (800934c <malloc+0xc>)
 8009342:	4601      	mov	r1, r0
 8009344:	6818      	ldr	r0, [r3, #0]
 8009346:	f000 bb3b 	b.w	80099c0 <_malloc_r>
 800934a:	bf00      	nop
 800934c:	20000010 	.word	0x20000010

08009350 <memcpy>:
 8009350:	b510      	push	{r4, lr}
 8009352:	1e43      	subs	r3, r0, #1
 8009354:	440a      	add	r2, r1
 8009356:	4291      	cmp	r1, r2
 8009358:	d100      	bne.n	800935c <memcpy+0xc>
 800935a:	bd10      	pop	{r4, pc}
 800935c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009360:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009364:	e7f7      	b.n	8009356 <memcpy+0x6>

08009366 <_Balloc>:
 8009366:	b570      	push	{r4, r5, r6, lr}
 8009368:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800936a:	4604      	mov	r4, r0
 800936c:	460e      	mov	r6, r1
 800936e:	b93d      	cbnz	r5, 8009380 <_Balloc+0x1a>
 8009370:	2010      	movs	r0, #16
 8009372:	f7ff ffe5 	bl	8009340 <malloc>
 8009376:	6260      	str	r0, [r4, #36]	; 0x24
 8009378:	6045      	str	r5, [r0, #4]
 800937a:	6085      	str	r5, [r0, #8]
 800937c:	6005      	str	r5, [r0, #0]
 800937e:	60c5      	str	r5, [r0, #12]
 8009380:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009382:	68eb      	ldr	r3, [r5, #12]
 8009384:	b183      	cbz	r3, 80093a8 <_Balloc+0x42>
 8009386:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800938e:	b9b8      	cbnz	r0, 80093c0 <_Balloc+0x5a>
 8009390:	2101      	movs	r1, #1
 8009392:	fa01 f506 	lsl.w	r5, r1, r6
 8009396:	1d6a      	adds	r2, r5, #5
 8009398:	0092      	lsls	r2, r2, #2
 800939a:	4620      	mov	r0, r4
 800939c:	f000 fab4 	bl	8009908 <_calloc_r>
 80093a0:	b160      	cbz	r0, 80093bc <_Balloc+0x56>
 80093a2:	6046      	str	r6, [r0, #4]
 80093a4:	6085      	str	r5, [r0, #8]
 80093a6:	e00e      	b.n	80093c6 <_Balloc+0x60>
 80093a8:	2221      	movs	r2, #33	; 0x21
 80093aa:	2104      	movs	r1, #4
 80093ac:	4620      	mov	r0, r4
 80093ae:	f000 faab 	bl	8009908 <_calloc_r>
 80093b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093b4:	60e8      	str	r0, [r5, #12]
 80093b6:	68db      	ldr	r3, [r3, #12]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d1e4      	bne.n	8009386 <_Balloc+0x20>
 80093bc:	2000      	movs	r0, #0
 80093be:	bd70      	pop	{r4, r5, r6, pc}
 80093c0:	6802      	ldr	r2, [r0, #0]
 80093c2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80093c6:	2300      	movs	r3, #0
 80093c8:	6103      	str	r3, [r0, #16]
 80093ca:	60c3      	str	r3, [r0, #12]
 80093cc:	bd70      	pop	{r4, r5, r6, pc}

080093ce <_Bfree>:
 80093ce:	b570      	push	{r4, r5, r6, lr}
 80093d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80093d2:	4606      	mov	r6, r0
 80093d4:	460d      	mov	r5, r1
 80093d6:	b93c      	cbnz	r4, 80093e8 <_Bfree+0x1a>
 80093d8:	2010      	movs	r0, #16
 80093da:	f7ff ffb1 	bl	8009340 <malloc>
 80093de:	6270      	str	r0, [r6, #36]	; 0x24
 80093e0:	6044      	str	r4, [r0, #4]
 80093e2:	6084      	str	r4, [r0, #8]
 80093e4:	6004      	str	r4, [r0, #0]
 80093e6:	60c4      	str	r4, [r0, #12]
 80093e8:	b13d      	cbz	r5, 80093fa <_Bfree+0x2c>
 80093ea:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80093ec:	686a      	ldr	r2, [r5, #4]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093f4:	6029      	str	r1, [r5, #0]
 80093f6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80093fa:	bd70      	pop	{r4, r5, r6, pc}

080093fc <__multadd>:
 80093fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009400:	690d      	ldr	r5, [r1, #16]
 8009402:	461f      	mov	r7, r3
 8009404:	4606      	mov	r6, r0
 8009406:	460c      	mov	r4, r1
 8009408:	f101 0e14 	add.w	lr, r1, #20
 800940c:	2300      	movs	r3, #0
 800940e:	f8de 0000 	ldr.w	r0, [lr]
 8009412:	b281      	uxth	r1, r0
 8009414:	fb02 7101 	mla	r1, r2, r1, r7
 8009418:	0c0f      	lsrs	r7, r1, #16
 800941a:	0c00      	lsrs	r0, r0, #16
 800941c:	fb02 7000 	mla	r0, r2, r0, r7
 8009420:	b289      	uxth	r1, r1
 8009422:	3301      	adds	r3, #1
 8009424:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009428:	429d      	cmp	r5, r3
 800942a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800942e:	f84e 1b04 	str.w	r1, [lr], #4
 8009432:	dcec      	bgt.n	800940e <__multadd+0x12>
 8009434:	b1d7      	cbz	r7, 800946c <__multadd+0x70>
 8009436:	68a3      	ldr	r3, [r4, #8]
 8009438:	429d      	cmp	r5, r3
 800943a:	db12      	blt.n	8009462 <__multadd+0x66>
 800943c:	6861      	ldr	r1, [r4, #4]
 800943e:	4630      	mov	r0, r6
 8009440:	3101      	adds	r1, #1
 8009442:	f7ff ff90 	bl	8009366 <_Balloc>
 8009446:	6922      	ldr	r2, [r4, #16]
 8009448:	3202      	adds	r2, #2
 800944a:	f104 010c 	add.w	r1, r4, #12
 800944e:	4680      	mov	r8, r0
 8009450:	0092      	lsls	r2, r2, #2
 8009452:	300c      	adds	r0, #12
 8009454:	f7ff ff7c 	bl	8009350 <memcpy>
 8009458:	4621      	mov	r1, r4
 800945a:	4630      	mov	r0, r6
 800945c:	f7ff ffb7 	bl	80093ce <_Bfree>
 8009460:	4644      	mov	r4, r8
 8009462:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009466:	3501      	adds	r5, #1
 8009468:	615f      	str	r7, [r3, #20]
 800946a:	6125      	str	r5, [r4, #16]
 800946c:	4620      	mov	r0, r4
 800946e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009472 <__hi0bits>:
 8009472:	0c02      	lsrs	r2, r0, #16
 8009474:	0412      	lsls	r2, r2, #16
 8009476:	4603      	mov	r3, r0
 8009478:	b9b2      	cbnz	r2, 80094a8 <__hi0bits+0x36>
 800947a:	0403      	lsls	r3, r0, #16
 800947c:	2010      	movs	r0, #16
 800947e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009482:	bf04      	itt	eq
 8009484:	021b      	lsleq	r3, r3, #8
 8009486:	3008      	addeq	r0, #8
 8009488:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800948c:	bf04      	itt	eq
 800948e:	011b      	lsleq	r3, r3, #4
 8009490:	3004      	addeq	r0, #4
 8009492:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009496:	bf04      	itt	eq
 8009498:	009b      	lsleq	r3, r3, #2
 800949a:	3002      	addeq	r0, #2
 800949c:	2b00      	cmp	r3, #0
 800949e:	db06      	blt.n	80094ae <__hi0bits+0x3c>
 80094a0:	005b      	lsls	r3, r3, #1
 80094a2:	d503      	bpl.n	80094ac <__hi0bits+0x3a>
 80094a4:	3001      	adds	r0, #1
 80094a6:	4770      	bx	lr
 80094a8:	2000      	movs	r0, #0
 80094aa:	e7e8      	b.n	800947e <__hi0bits+0xc>
 80094ac:	2020      	movs	r0, #32
 80094ae:	4770      	bx	lr

080094b0 <__lo0bits>:
 80094b0:	6803      	ldr	r3, [r0, #0]
 80094b2:	f013 0207 	ands.w	r2, r3, #7
 80094b6:	4601      	mov	r1, r0
 80094b8:	d00b      	beq.n	80094d2 <__lo0bits+0x22>
 80094ba:	07da      	lsls	r2, r3, #31
 80094bc:	d423      	bmi.n	8009506 <__lo0bits+0x56>
 80094be:	0798      	lsls	r0, r3, #30
 80094c0:	bf49      	itett	mi
 80094c2:	085b      	lsrmi	r3, r3, #1
 80094c4:	089b      	lsrpl	r3, r3, #2
 80094c6:	2001      	movmi	r0, #1
 80094c8:	600b      	strmi	r3, [r1, #0]
 80094ca:	bf5c      	itt	pl
 80094cc:	600b      	strpl	r3, [r1, #0]
 80094ce:	2002      	movpl	r0, #2
 80094d0:	4770      	bx	lr
 80094d2:	b298      	uxth	r0, r3
 80094d4:	b9a8      	cbnz	r0, 8009502 <__lo0bits+0x52>
 80094d6:	0c1b      	lsrs	r3, r3, #16
 80094d8:	2010      	movs	r0, #16
 80094da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80094de:	bf04      	itt	eq
 80094e0:	0a1b      	lsreq	r3, r3, #8
 80094e2:	3008      	addeq	r0, #8
 80094e4:	071a      	lsls	r2, r3, #28
 80094e6:	bf04      	itt	eq
 80094e8:	091b      	lsreq	r3, r3, #4
 80094ea:	3004      	addeq	r0, #4
 80094ec:	079a      	lsls	r2, r3, #30
 80094ee:	bf04      	itt	eq
 80094f0:	089b      	lsreq	r3, r3, #2
 80094f2:	3002      	addeq	r0, #2
 80094f4:	07da      	lsls	r2, r3, #31
 80094f6:	d402      	bmi.n	80094fe <__lo0bits+0x4e>
 80094f8:	085b      	lsrs	r3, r3, #1
 80094fa:	d006      	beq.n	800950a <__lo0bits+0x5a>
 80094fc:	3001      	adds	r0, #1
 80094fe:	600b      	str	r3, [r1, #0]
 8009500:	4770      	bx	lr
 8009502:	4610      	mov	r0, r2
 8009504:	e7e9      	b.n	80094da <__lo0bits+0x2a>
 8009506:	2000      	movs	r0, #0
 8009508:	4770      	bx	lr
 800950a:	2020      	movs	r0, #32
 800950c:	4770      	bx	lr

0800950e <__i2b>:
 800950e:	b510      	push	{r4, lr}
 8009510:	460c      	mov	r4, r1
 8009512:	2101      	movs	r1, #1
 8009514:	f7ff ff27 	bl	8009366 <_Balloc>
 8009518:	2201      	movs	r2, #1
 800951a:	6144      	str	r4, [r0, #20]
 800951c:	6102      	str	r2, [r0, #16]
 800951e:	bd10      	pop	{r4, pc}

08009520 <__multiply>:
 8009520:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009524:	4614      	mov	r4, r2
 8009526:	690a      	ldr	r2, [r1, #16]
 8009528:	6923      	ldr	r3, [r4, #16]
 800952a:	429a      	cmp	r2, r3
 800952c:	bfb8      	it	lt
 800952e:	460b      	movlt	r3, r1
 8009530:	4689      	mov	r9, r1
 8009532:	bfbc      	itt	lt
 8009534:	46a1      	movlt	r9, r4
 8009536:	461c      	movlt	r4, r3
 8009538:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800953c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009540:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009544:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009548:	eb07 060a 	add.w	r6, r7, sl
 800954c:	429e      	cmp	r6, r3
 800954e:	bfc8      	it	gt
 8009550:	3101      	addgt	r1, #1
 8009552:	f7ff ff08 	bl	8009366 <_Balloc>
 8009556:	f100 0514 	add.w	r5, r0, #20
 800955a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800955e:	462b      	mov	r3, r5
 8009560:	2200      	movs	r2, #0
 8009562:	4543      	cmp	r3, r8
 8009564:	d316      	bcc.n	8009594 <__multiply+0x74>
 8009566:	f104 0214 	add.w	r2, r4, #20
 800956a:	f109 0114 	add.w	r1, r9, #20
 800956e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8009572:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009576:	9301      	str	r3, [sp, #4]
 8009578:	9c01      	ldr	r4, [sp, #4]
 800957a:	4294      	cmp	r4, r2
 800957c:	4613      	mov	r3, r2
 800957e:	d80c      	bhi.n	800959a <__multiply+0x7a>
 8009580:	2e00      	cmp	r6, #0
 8009582:	dd03      	ble.n	800958c <__multiply+0x6c>
 8009584:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009588:	2b00      	cmp	r3, #0
 800958a:	d054      	beq.n	8009636 <__multiply+0x116>
 800958c:	6106      	str	r6, [r0, #16]
 800958e:	b003      	add	sp, #12
 8009590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009594:	f843 2b04 	str.w	r2, [r3], #4
 8009598:	e7e3      	b.n	8009562 <__multiply+0x42>
 800959a:	f8b3 a000 	ldrh.w	sl, [r3]
 800959e:	3204      	adds	r2, #4
 80095a0:	f1ba 0f00 	cmp.w	sl, #0
 80095a4:	d020      	beq.n	80095e8 <__multiply+0xc8>
 80095a6:	46ae      	mov	lr, r5
 80095a8:	4689      	mov	r9, r1
 80095aa:	f04f 0c00 	mov.w	ip, #0
 80095ae:	f859 4b04 	ldr.w	r4, [r9], #4
 80095b2:	f8be b000 	ldrh.w	fp, [lr]
 80095b6:	b2a3      	uxth	r3, r4
 80095b8:	fb0a b303 	mla	r3, sl, r3, fp
 80095bc:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80095c0:	f8de 4000 	ldr.w	r4, [lr]
 80095c4:	4463      	add	r3, ip
 80095c6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80095ca:	fb0a c40b 	mla	r4, sl, fp, ip
 80095ce:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80095d8:	454f      	cmp	r7, r9
 80095da:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80095de:	f84e 3b04 	str.w	r3, [lr], #4
 80095e2:	d8e4      	bhi.n	80095ae <__multiply+0x8e>
 80095e4:	f8ce c000 	str.w	ip, [lr]
 80095e8:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80095ec:	f1b9 0f00 	cmp.w	r9, #0
 80095f0:	d01f      	beq.n	8009632 <__multiply+0x112>
 80095f2:	682b      	ldr	r3, [r5, #0]
 80095f4:	46ae      	mov	lr, r5
 80095f6:	468c      	mov	ip, r1
 80095f8:	f04f 0a00 	mov.w	sl, #0
 80095fc:	f8bc 4000 	ldrh.w	r4, [ip]
 8009600:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009604:	fb09 b404 	mla	r4, r9, r4, fp
 8009608:	44a2      	add	sl, r4
 800960a:	b29b      	uxth	r3, r3
 800960c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8009610:	f84e 3b04 	str.w	r3, [lr], #4
 8009614:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009618:	f8be 4000 	ldrh.w	r4, [lr]
 800961c:	0c1b      	lsrs	r3, r3, #16
 800961e:	fb09 4303 	mla	r3, r9, r3, r4
 8009622:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009626:	4567      	cmp	r7, ip
 8009628:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800962c:	d8e6      	bhi.n	80095fc <__multiply+0xdc>
 800962e:	f8ce 3000 	str.w	r3, [lr]
 8009632:	3504      	adds	r5, #4
 8009634:	e7a0      	b.n	8009578 <__multiply+0x58>
 8009636:	3e01      	subs	r6, #1
 8009638:	e7a2      	b.n	8009580 <__multiply+0x60>
	...

0800963c <__pow5mult>:
 800963c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009640:	4615      	mov	r5, r2
 8009642:	f012 0203 	ands.w	r2, r2, #3
 8009646:	4606      	mov	r6, r0
 8009648:	460f      	mov	r7, r1
 800964a:	d007      	beq.n	800965c <__pow5mult+0x20>
 800964c:	3a01      	subs	r2, #1
 800964e:	4c21      	ldr	r4, [pc, #132]	; (80096d4 <__pow5mult+0x98>)
 8009650:	2300      	movs	r3, #0
 8009652:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009656:	f7ff fed1 	bl	80093fc <__multadd>
 800965a:	4607      	mov	r7, r0
 800965c:	10ad      	asrs	r5, r5, #2
 800965e:	d035      	beq.n	80096cc <__pow5mult+0x90>
 8009660:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009662:	b93c      	cbnz	r4, 8009674 <__pow5mult+0x38>
 8009664:	2010      	movs	r0, #16
 8009666:	f7ff fe6b 	bl	8009340 <malloc>
 800966a:	6270      	str	r0, [r6, #36]	; 0x24
 800966c:	6044      	str	r4, [r0, #4]
 800966e:	6084      	str	r4, [r0, #8]
 8009670:	6004      	str	r4, [r0, #0]
 8009672:	60c4      	str	r4, [r0, #12]
 8009674:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009678:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800967c:	b94c      	cbnz	r4, 8009692 <__pow5mult+0x56>
 800967e:	f240 2171 	movw	r1, #625	; 0x271
 8009682:	4630      	mov	r0, r6
 8009684:	f7ff ff43 	bl	800950e <__i2b>
 8009688:	2300      	movs	r3, #0
 800968a:	f8c8 0008 	str.w	r0, [r8, #8]
 800968e:	4604      	mov	r4, r0
 8009690:	6003      	str	r3, [r0, #0]
 8009692:	f04f 0800 	mov.w	r8, #0
 8009696:	07eb      	lsls	r3, r5, #31
 8009698:	d50a      	bpl.n	80096b0 <__pow5mult+0x74>
 800969a:	4639      	mov	r1, r7
 800969c:	4622      	mov	r2, r4
 800969e:	4630      	mov	r0, r6
 80096a0:	f7ff ff3e 	bl	8009520 <__multiply>
 80096a4:	4639      	mov	r1, r7
 80096a6:	4681      	mov	r9, r0
 80096a8:	4630      	mov	r0, r6
 80096aa:	f7ff fe90 	bl	80093ce <_Bfree>
 80096ae:	464f      	mov	r7, r9
 80096b0:	106d      	asrs	r5, r5, #1
 80096b2:	d00b      	beq.n	80096cc <__pow5mult+0x90>
 80096b4:	6820      	ldr	r0, [r4, #0]
 80096b6:	b938      	cbnz	r0, 80096c8 <__pow5mult+0x8c>
 80096b8:	4622      	mov	r2, r4
 80096ba:	4621      	mov	r1, r4
 80096bc:	4630      	mov	r0, r6
 80096be:	f7ff ff2f 	bl	8009520 <__multiply>
 80096c2:	6020      	str	r0, [r4, #0]
 80096c4:	f8c0 8000 	str.w	r8, [r0]
 80096c8:	4604      	mov	r4, r0
 80096ca:	e7e4      	b.n	8009696 <__pow5mult+0x5a>
 80096cc:	4638      	mov	r0, r7
 80096ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096d2:	bf00      	nop
 80096d4:	0800a4f0 	.word	0x0800a4f0

080096d8 <__lshift>:
 80096d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096dc:	460c      	mov	r4, r1
 80096de:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80096e2:	6923      	ldr	r3, [r4, #16]
 80096e4:	6849      	ldr	r1, [r1, #4]
 80096e6:	eb0a 0903 	add.w	r9, sl, r3
 80096ea:	68a3      	ldr	r3, [r4, #8]
 80096ec:	4607      	mov	r7, r0
 80096ee:	4616      	mov	r6, r2
 80096f0:	f109 0501 	add.w	r5, r9, #1
 80096f4:	42ab      	cmp	r3, r5
 80096f6:	db31      	blt.n	800975c <__lshift+0x84>
 80096f8:	4638      	mov	r0, r7
 80096fa:	f7ff fe34 	bl	8009366 <_Balloc>
 80096fe:	2200      	movs	r2, #0
 8009700:	4680      	mov	r8, r0
 8009702:	f100 0314 	add.w	r3, r0, #20
 8009706:	4611      	mov	r1, r2
 8009708:	4552      	cmp	r2, sl
 800970a:	db2a      	blt.n	8009762 <__lshift+0x8a>
 800970c:	6920      	ldr	r0, [r4, #16]
 800970e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009712:	f104 0114 	add.w	r1, r4, #20
 8009716:	f016 021f 	ands.w	r2, r6, #31
 800971a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800971e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8009722:	d022      	beq.n	800976a <__lshift+0x92>
 8009724:	f1c2 0c20 	rsb	ip, r2, #32
 8009728:	2000      	movs	r0, #0
 800972a:	680e      	ldr	r6, [r1, #0]
 800972c:	4096      	lsls	r6, r2
 800972e:	4330      	orrs	r0, r6
 8009730:	f843 0b04 	str.w	r0, [r3], #4
 8009734:	f851 0b04 	ldr.w	r0, [r1], #4
 8009738:	458e      	cmp	lr, r1
 800973a:	fa20 f00c 	lsr.w	r0, r0, ip
 800973e:	d8f4      	bhi.n	800972a <__lshift+0x52>
 8009740:	6018      	str	r0, [r3, #0]
 8009742:	b108      	cbz	r0, 8009748 <__lshift+0x70>
 8009744:	f109 0502 	add.w	r5, r9, #2
 8009748:	3d01      	subs	r5, #1
 800974a:	4638      	mov	r0, r7
 800974c:	f8c8 5010 	str.w	r5, [r8, #16]
 8009750:	4621      	mov	r1, r4
 8009752:	f7ff fe3c 	bl	80093ce <_Bfree>
 8009756:	4640      	mov	r0, r8
 8009758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800975c:	3101      	adds	r1, #1
 800975e:	005b      	lsls	r3, r3, #1
 8009760:	e7c8      	b.n	80096f4 <__lshift+0x1c>
 8009762:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009766:	3201      	adds	r2, #1
 8009768:	e7ce      	b.n	8009708 <__lshift+0x30>
 800976a:	3b04      	subs	r3, #4
 800976c:	f851 2b04 	ldr.w	r2, [r1], #4
 8009770:	f843 2f04 	str.w	r2, [r3, #4]!
 8009774:	458e      	cmp	lr, r1
 8009776:	d8f9      	bhi.n	800976c <__lshift+0x94>
 8009778:	e7e6      	b.n	8009748 <__lshift+0x70>

0800977a <__mcmp>:
 800977a:	6903      	ldr	r3, [r0, #16]
 800977c:	690a      	ldr	r2, [r1, #16]
 800977e:	1a9b      	subs	r3, r3, r2
 8009780:	b530      	push	{r4, r5, lr}
 8009782:	d10c      	bne.n	800979e <__mcmp+0x24>
 8009784:	0092      	lsls	r2, r2, #2
 8009786:	3014      	adds	r0, #20
 8009788:	3114      	adds	r1, #20
 800978a:	1884      	adds	r4, r0, r2
 800978c:	4411      	add	r1, r2
 800978e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009792:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009796:	4295      	cmp	r5, r2
 8009798:	d003      	beq.n	80097a2 <__mcmp+0x28>
 800979a:	d305      	bcc.n	80097a8 <__mcmp+0x2e>
 800979c:	2301      	movs	r3, #1
 800979e:	4618      	mov	r0, r3
 80097a0:	bd30      	pop	{r4, r5, pc}
 80097a2:	42a0      	cmp	r0, r4
 80097a4:	d3f3      	bcc.n	800978e <__mcmp+0x14>
 80097a6:	e7fa      	b.n	800979e <__mcmp+0x24>
 80097a8:	f04f 33ff 	mov.w	r3, #4294967295
 80097ac:	e7f7      	b.n	800979e <__mcmp+0x24>

080097ae <__mdiff>:
 80097ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097b2:	460d      	mov	r5, r1
 80097b4:	4607      	mov	r7, r0
 80097b6:	4611      	mov	r1, r2
 80097b8:	4628      	mov	r0, r5
 80097ba:	4614      	mov	r4, r2
 80097bc:	f7ff ffdd 	bl	800977a <__mcmp>
 80097c0:	1e06      	subs	r6, r0, #0
 80097c2:	d108      	bne.n	80097d6 <__mdiff+0x28>
 80097c4:	4631      	mov	r1, r6
 80097c6:	4638      	mov	r0, r7
 80097c8:	f7ff fdcd 	bl	8009366 <_Balloc>
 80097cc:	2301      	movs	r3, #1
 80097ce:	6103      	str	r3, [r0, #16]
 80097d0:	6146      	str	r6, [r0, #20]
 80097d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097d6:	bfa4      	itt	ge
 80097d8:	4623      	movge	r3, r4
 80097da:	462c      	movge	r4, r5
 80097dc:	4638      	mov	r0, r7
 80097de:	6861      	ldr	r1, [r4, #4]
 80097e0:	bfa6      	itte	ge
 80097e2:	461d      	movge	r5, r3
 80097e4:	2600      	movge	r6, #0
 80097e6:	2601      	movlt	r6, #1
 80097e8:	f7ff fdbd 	bl	8009366 <_Balloc>
 80097ec:	692b      	ldr	r3, [r5, #16]
 80097ee:	60c6      	str	r6, [r0, #12]
 80097f0:	6926      	ldr	r6, [r4, #16]
 80097f2:	f105 0914 	add.w	r9, r5, #20
 80097f6:	f104 0214 	add.w	r2, r4, #20
 80097fa:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80097fe:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009802:	f100 0514 	add.w	r5, r0, #20
 8009806:	f04f 0c00 	mov.w	ip, #0
 800980a:	f852 ab04 	ldr.w	sl, [r2], #4
 800980e:	f859 4b04 	ldr.w	r4, [r9], #4
 8009812:	fa1c f18a 	uxtah	r1, ip, sl
 8009816:	b2a3      	uxth	r3, r4
 8009818:	1ac9      	subs	r1, r1, r3
 800981a:	0c23      	lsrs	r3, r4, #16
 800981c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009820:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009824:	b289      	uxth	r1, r1
 8009826:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800982a:	45c8      	cmp	r8, r9
 800982c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009830:	4696      	mov	lr, r2
 8009832:	f845 3b04 	str.w	r3, [r5], #4
 8009836:	d8e8      	bhi.n	800980a <__mdiff+0x5c>
 8009838:	45be      	cmp	lr, r7
 800983a:	d305      	bcc.n	8009848 <__mdiff+0x9a>
 800983c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009840:	b18b      	cbz	r3, 8009866 <__mdiff+0xb8>
 8009842:	6106      	str	r6, [r0, #16]
 8009844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009848:	f85e 1b04 	ldr.w	r1, [lr], #4
 800984c:	fa1c f381 	uxtah	r3, ip, r1
 8009850:	141a      	asrs	r2, r3, #16
 8009852:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009856:	b29b      	uxth	r3, r3
 8009858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800985c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009860:	f845 3b04 	str.w	r3, [r5], #4
 8009864:	e7e8      	b.n	8009838 <__mdiff+0x8a>
 8009866:	3e01      	subs	r6, #1
 8009868:	e7e8      	b.n	800983c <__mdiff+0x8e>

0800986a <__d2b>:
 800986a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800986e:	460e      	mov	r6, r1
 8009870:	2101      	movs	r1, #1
 8009872:	ec59 8b10 	vmov	r8, r9, d0
 8009876:	4615      	mov	r5, r2
 8009878:	f7ff fd75 	bl	8009366 <_Balloc>
 800987c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009880:	4607      	mov	r7, r0
 8009882:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009886:	bb34      	cbnz	r4, 80098d6 <__d2b+0x6c>
 8009888:	9301      	str	r3, [sp, #4]
 800988a:	f1b8 0f00 	cmp.w	r8, #0
 800988e:	d027      	beq.n	80098e0 <__d2b+0x76>
 8009890:	a802      	add	r0, sp, #8
 8009892:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009896:	f7ff fe0b 	bl	80094b0 <__lo0bits>
 800989a:	9900      	ldr	r1, [sp, #0]
 800989c:	b1f0      	cbz	r0, 80098dc <__d2b+0x72>
 800989e:	9a01      	ldr	r2, [sp, #4]
 80098a0:	f1c0 0320 	rsb	r3, r0, #32
 80098a4:	fa02 f303 	lsl.w	r3, r2, r3
 80098a8:	430b      	orrs	r3, r1
 80098aa:	40c2      	lsrs	r2, r0
 80098ac:	617b      	str	r3, [r7, #20]
 80098ae:	9201      	str	r2, [sp, #4]
 80098b0:	9b01      	ldr	r3, [sp, #4]
 80098b2:	61bb      	str	r3, [r7, #24]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bf14      	ite	ne
 80098b8:	2102      	movne	r1, #2
 80098ba:	2101      	moveq	r1, #1
 80098bc:	6139      	str	r1, [r7, #16]
 80098be:	b1c4      	cbz	r4, 80098f2 <__d2b+0x88>
 80098c0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80098c4:	4404      	add	r4, r0
 80098c6:	6034      	str	r4, [r6, #0]
 80098c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80098cc:	6028      	str	r0, [r5, #0]
 80098ce:	4638      	mov	r0, r7
 80098d0:	b003      	add	sp, #12
 80098d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80098da:	e7d5      	b.n	8009888 <__d2b+0x1e>
 80098dc:	6179      	str	r1, [r7, #20]
 80098de:	e7e7      	b.n	80098b0 <__d2b+0x46>
 80098e0:	a801      	add	r0, sp, #4
 80098e2:	f7ff fde5 	bl	80094b0 <__lo0bits>
 80098e6:	9b01      	ldr	r3, [sp, #4]
 80098e8:	617b      	str	r3, [r7, #20]
 80098ea:	2101      	movs	r1, #1
 80098ec:	6139      	str	r1, [r7, #16]
 80098ee:	3020      	adds	r0, #32
 80098f0:	e7e5      	b.n	80098be <__d2b+0x54>
 80098f2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80098f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80098fa:	6030      	str	r0, [r6, #0]
 80098fc:	6918      	ldr	r0, [r3, #16]
 80098fe:	f7ff fdb8 	bl	8009472 <__hi0bits>
 8009902:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009906:	e7e1      	b.n	80098cc <__d2b+0x62>

08009908 <_calloc_r>:
 8009908:	b538      	push	{r3, r4, r5, lr}
 800990a:	fb02 f401 	mul.w	r4, r2, r1
 800990e:	4621      	mov	r1, r4
 8009910:	f000 f856 	bl	80099c0 <_malloc_r>
 8009914:	4605      	mov	r5, r0
 8009916:	b118      	cbz	r0, 8009920 <_calloc_r+0x18>
 8009918:	4622      	mov	r2, r4
 800991a:	2100      	movs	r1, #0
 800991c:	f7fe fa08 	bl	8007d30 <memset>
 8009920:	4628      	mov	r0, r5
 8009922:	bd38      	pop	{r3, r4, r5, pc}

08009924 <_free_r>:
 8009924:	b538      	push	{r3, r4, r5, lr}
 8009926:	4605      	mov	r5, r0
 8009928:	2900      	cmp	r1, #0
 800992a:	d045      	beq.n	80099b8 <_free_r+0x94>
 800992c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009930:	1f0c      	subs	r4, r1, #4
 8009932:	2b00      	cmp	r3, #0
 8009934:	bfb8      	it	lt
 8009936:	18e4      	addlt	r4, r4, r3
 8009938:	f000 fa2c 	bl	8009d94 <__malloc_lock>
 800993c:	4a1f      	ldr	r2, [pc, #124]	; (80099bc <_free_r+0x98>)
 800993e:	6813      	ldr	r3, [r2, #0]
 8009940:	4610      	mov	r0, r2
 8009942:	b933      	cbnz	r3, 8009952 <_free_r+0x2e>
 8009944:	6063      	str	r3, [r4, #4]
 8009946:	6014      	str	r4, [r2, #0]
 8009948:	4628      	mov	r0, r5
 800994a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800994e:	f000 ba22 	b.w	8009d96 <__malloc_unlock>
 8009952:	42a3      	cmp	r3, r4
 8009954:	d90c      	bls.n	8009970 <_free_r+0x4c>
 8009956:	6821      	ldr	r1, [r4, #0]
 8009958:	1862      	adds	r2, r4, r1
 800995a:	4293      	cmp	r3, r2
 800995c:	bf04      	itt	eq
 800995e:	681a      	ldreq	r2, [r3, #0]
 8009960:	685b      	ldreq	r3, [r3, #4]
 8009962:	6063      	str	r3, [r4, #4]
 8009964:	bf04      	itt	eq
 8009966:	1852      	addeq	r2, r2, r1
 8009968:	6022      	streq	r2, [r4, #0]
 800996a:	6004      	str	r4, [r0, #0]
 800996c:	e7ec      	b.n	8009948 <_free_r+0x24>
 800996e:	4613      	mov	r3, r2
 8009970:	685a      	ldr	r2, [r3, #4]
 8009972:	b10a      	cbz	r2, 8009978 <_free_r+0x54>
 8009974:	42a2      	cmp	r2, r4
 8009976:	d9fa      	bls.n	800996e <_free_r+0x4a>
 8009978:	6819      	ldr	r1, [r3, #0]
 800997a:	1858      	adds	r0, r3, r1
 800997c:	42a0      	cmp	r0, r4
 800997e:	d10b      	bne.n	8009998 <_free_r+0x74>
 8009980:	6820      	ldr	r0, [r4, #0]
 8009982:	4401      	add	r1, r0
 8009984:	1858      	adds	r0, r3, r1
 8009986:	4282      	cmp	r2, r0
 8009988:	6019      	str	r1, [r3, #0]
 800998a:	d1dd      	bne.n	8009948 <_free_r+0x24>
 800998c:	6810      	ldr	r0, [r2, #0]
 800998e:	6852      	ldr	r2, [r2, #4]
 8009990:	605a      	str	r2, [r3, #4]
 8009992:	4401      	add	r1, r0
 8009994:	6019      	str	r1, [r3, #0]
 8009996:	e7d7      	b.n	8009948 <_free_r+0x24>
 8009998:	d902      	bls.n	80099a0 <_free_r+0x7c>
 800999a:	230c      	movs	r3, #12
 800999c:	602b      	str	r3, [r5, #0]
 800999e:	e7d3      	b.n	8009948 <_free_r+0x24>
 80099a0:	6820      	ldr	r0, [r4, #0]
 80099a2:	1821      	adds	r1, r4, r0
 80099a4:	428a      	cmp	r2, r1
 80099a6:	bf04      	itt	eq
 80099a8:	6811      	ldreq	r1, [r2, #0]
 80099aa:	6852      	ldreq	r2, [r2, #4]
 80099ac:	6062      	str	r2, [r4, #4]
 80099ae:	bf04      	itt	eq
 80099b0:	1809      	addeq	r1, r1, r0
 80099b2:	6021      	streq	r1, [r4, #0]
 80099b4:	605c      	str	r4, [r3, #4]
 80099b6:	e7c7      	b.n	8009948 <_free_r+0x24>
 80099b8:	bd38      	pop	{r3, r4, r5, pc}
 80099ba:	bf00      	nop
 80099bc:	2000043c 	.word	0x2000043c

080099c0 <_malloc_r>:
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	1ccd      	adds	r5, r1, #3
 80099c4:	f025 0503 	bic.w	r5, r5, #3
 80099c8:	3508      	adds	r5, #8
 80099ca:	2d0c      	cmp	r5, #12
 80099cc:	bf38      	it	cc
 80099ce:	250c      	movcc	r5, #12
 80099d0:	2d00      	cmp	r5, #0
 80099d2:	4606      	mov	r6, r0
 80099d4:	db01      	blt.n	80099da <_malloc_r+0x1a>
 80099d6:	42a9      	cmp	r1, r5
 80099d8:	d903      	bls.n	80099e2 <_malloc_r+0x22>
 80099da:	230c      	movs	r3, #12
 80099dc:	6033      	str	r3, [r6, #0]
 80099de:	2000      	movs	r0, #0
 80099e0:	bd70      	pop	{r4, r5, r6, pc}
 80099e2:	f000 f9d7 	bl	8009d94 <__malloc_lock>
 80099e6:	4a23      	ldr	r2, [pc, #140]	; (8009a74 <_malloc_r+0xb4>)
 80099e8:	6814      	ldr	r4, [r2, #0]
 80099ea:	4621      	mov	r1, r4
 80099ec:	b991      	cbnz	r1, 8009a14 <_malloc_r+0x54>
 80099ee:	4c22      	ldr	r4, [pc, #136]	; (8009a78 <_malloc_r+0xb8>)
 80099f0:	6823      	ldr	r3, [r4, #0]
 80099f2:	b91b      	cbnz	r3, 80099fc <_malloc_r+0x3c>
 80099f4:	4630      	mov	r0, r6
 80099f6:	f000 f991 	bl	8009d1c <_sbrk_r>
 80099fa:	6020      	str	r0, [r4, #0]
 80099fc:	4629      	mov	r1, r5
 80099fe:	4630      	mov	r0, r6
 8009a00:	f000 f98c 	bl	8009d1c <_sbrk_r>
 8009a04:	1c43      	adds	r3, r0, #1
 8009a06:	d126      	bne.n	8009a56 <_malloc_r+0x96>
 8009a08:	230c      	movs	r3, #12
 8009a0a:	6033      	str	r3, [r6, #0]
 8009a0c:	4630      	mov	r0, r6
 8009a0e:	f000 f9c2 	bl	8009d96 <__malloc_unlock>
 8009a12:	e7e4      	b.n	80099de <_malloc_r+0x1e>
 8009a14:	680b      	ldr	r3, [r1, #0]
 8009a16:	1b5b      	subs	r3, r3, r5
 8009a18:	d41a      	bmi.n	8009a50 <_malloc_r+0x90>
 8009a1a:	2b0b      	cmp	r3, #11
 8009a1c:	d90f      	bls.n	8009a3e <_malloc_r+0x7e>
 8009a1e:	600b      	str	r3, [r1, #0]
 8009a20:	50cd      	str	r5, [r1, r3]
 8009a22:	18cc      	adds	r4, r1, r3
 8009a24:	4630      	mov	r0, r6
 8009a26:	f000 f9b6 	bl	8009d96 <__malloc_unlock>
 8009a2a:	f104 000b 	add.w	r0, r4, #11
 8009a2e:	1d23      	adds	r3, r4, #4
 8009a30:	f020 0007 	bic.w	r0, r0, #7
 8009a34:	1ac3      	subs	r3, r0, r3
 8009a36:	d01b      	beq.n	8009a70 <_malloc_r+0xb0>
 8009a38:	425a      	negs	r2, r3
 8009a3a:	50e2      	str	r2, [r4, r3]
 8009a3c:	bd70      	pop	{r4, r5, r6, pc}
 8009a3e:	428c      	cmp	r4, r1
 8009a40:	bf0d      	iteet	eq
 8009a42:	6863      	ldreq	r3, [r4, #4]
 8009a44:	684b      	ldrne	r3, [r1, #4]
 8009a46:	6063      	strne	r3, [r4, #4]
 8009a48:	6013      	streq	r3, [r2, #0]
 8009a4a:	bf18      	it	ne
 8009a4c:	460c      	movne	r4, r1
 8009a4e:	e7e9      	b.n	8009a24 <_malloc_r+0x64>
 8009a50:	460c      	mov	r4, r1
 8009a52:	6849      	ldr	r1, [r1, #4]
 8009a54:	e7ca      	b.n	80099ec <_malloc_r+0x2c>
 8009a56:	1cc4      	adds	r4, r0, #3
 8009a58:	f024 0403 	bic.w	r4, r4, #3
 8009a5c:	42a0      	cmp	r0, r4
 8009a5e:	d005      	beq.n	8009a6c <_malloc_r+0xac>
 8009a60:	1a21      	subs	r1, r4, r0
 8009a62:	4630      	mov	r0, r6
 8009a64:	f000 f95a 	bl	8009d1c <_sbrk_r>
 8009a68:	3001      	adds	r0, #1
 8009a6a:	d0cd      	beq.n	8009a08 <_malloc_r+0x48>
 8009a6c:	6025      	str	r5, [r4, #0]
 8009a6e:	e7d9      	b.n	8009a24 <_malloc_r+0x64>
 8009a70:	bd70      	pop	{r4, r5, r6, pc}
 8009a72:	bf00      	nop
 8009a74:	2000043c 	.word	0x2000043c
 8009a78:	20000440 	.word	0x20000440

08009a7c <__ssputs_r>:
 8009a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a80:	688e      	ldr	r6, [r1, #8]
 8009a82:	429e      	cmp	r6, r3
 8009a84:	4682      	mov	sl, r0
 8009a86:	460c      	mov	r4, r1
 8009a88:	4691      	mov	r9, r2
 8009a8a:	4698      	mov	r8, r3
 8009a8c:	d835      	bhi.n	8009afa <__ssputs_r+0x7e>
 8009a8e:	898a      	ldrh	r2, [r1, #12]
 8009a90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a94:	d031      	beq.n	8009afa <__ssputs_r+0x7e>
 8009a96:	6825      	ldr	r5, [r4, #0]
 8009a98:	6909      	ldr	r1, [r1, #16]
 8009a9a:	1a6f      	subs	r7, r5, r1
 8009a9c:	6965      	ldr	r5, [r4, #20]
 8009a9e:	2302      	movs	r3, #2
 8009aa0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009aa4:	fb95 f5f3 	sdiv	r5, r5, r3
 8009aa8:	f108 0301 	add.w	r3, r8, #1
 8009aac:	443b      	add	r3, r7
 8009aae:	429d      	cmp	r5, r3
 8009ab0:	bf38      	it	cc
 8009ab2:	461d      	movcc	r5, r3
 8009ab4:	0553      	lsls	r3, r2, #21
 8009ab6:	d531      	bpl.n	8009b1c <__ssputs_r+0xa0>
 8009ab8:	4629      	mov	r1, r5
 8009aba:	f7ff ff81 	bl	80099c0 <_malloc_r>
 8009abe:	4606      	mov	r6, r0
 8009ac0:	b950      	cbnz	r0, 8009ad8 <__ssputs_r+0x5c>
 8009ac2:	230c      	movs	r3, #12
 8009ac4:	f8ca 3000 	str.w	r3, [sl]
 8009ac8:	89a3      	ldrh	r3, [r4, #12]
 8009aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ace:	81a3      	strh	r3, [r4, #12]
 8009ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ad8:	463a      	mov	r2, r7
 8009ada:	6921      	ldr	r1, [r4, #16]
 8009adc:	f7ff fc38 	bl	8009350 <memcpy>
 8009ae0:	89a3      	ldrh	r3, [r4, #12]
 8009ae2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009aea:	81a3      	strh	r3, [r4, #12]
 8009aec:	6126      	str	r6, [r4, #16]
 8009aee:	6165      	str	r5, [r4, #20]
 8009af0:	443e      	add	r6, r7
 8009af2:	1bed      	subs	r5, r5, r7
 8009af4:	6026      	str	r6, [r4, #0]
 8009af6:	60a5      	str	r5, [r4, #8]
 8009af8:	4646      	mov	r6, r8
 8009afa:	4546      	cmp	r6, r8
 8009afc:	bf28      	it	cs
 8009afe:	4646      	movcs	r6, r8
 8009b00:	4632      	mov	r2, r6
 8009b02:	4649      	mov	r1, r9
 8009b04:	6820      	ldr	r0, [r4, #0]
 8009b06:	f000 f92b 	bl	8009d60 <memmove>
 8009b0a:	68a3      	ldr	r3, [r4, #8]
 8009b0c:	1b9b      	subs	r3, r3, r6
 8009b0e:	60a3      	str	r3, [r4, #8]
 8009b10:	6823      	ldr	r3, [r4, #0]
 8009b12:	441e      	add	r6, r3
 8009b14:	6026      	str	r6, [r4, #0]
 8009b16:	2000      	movs	r0, #0
 8009b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b1c:	462a      	mov	r2, r5
 8009b1e:	f000 f93b 	bl	8009d98 <_realloc_r>
 8009b22:	4606      	mov	r6, r0
 8009b24:	2800      	cmp	r0, #0
 8009b26:	d1e1      	bne.n	8009aec <__ssputs_r+0x70>
 8009b28:	6921      	ldr	r1, [r4, #16]
 8009b2a:	4650      	mov	r0, sl
 8009b2c:	f7ff fefa 	bl	8009924 <_free_r>
 8009b30:	e7c7      	b.n	8009ac2 <__ssputs_r+0x46>
	...

08009b34 <_svfiprintf_r>:
 8009b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b38:	b09d      	sub	sp, #116	; 0x74
 8009b3a:	4680      	mov	r8, r0
 8009b3c:	9303      	str	r3, [sp, #12]
 8009b3e:	898b      	ldrh	r3, [r1, #12]
 8009b40:	061c      	lsls	r4, r3, #24
 8009b42:	460d      	mov	r5, r1
 8009b44:	4616      	mov	r6, r2
 8009b46:	d50f      	bpl.n	8009b68 <_svfiprintf_r+0x34>
 8009b48:	690b      	ldr	r3, [r1, #16]
 8009b4a:	b96b      	cbnz	r3, 8009b68 <_svfiprintf_r+0x34>
 8009b4c:	2140      	movs	r1, #64	; 0x40
 8009b4e:	f7ff ff37 	bl	80099c0 <_malloc_r>
 8009b52:	6028      	str	r0, [r5, #0]
 8009b54:	6128      	str	r0, [r5, #16]
 8009b56:	b928      	cbnz	r0, 8009b64 <_svfiprintf_r+0x30>
 8009b58:	230c      	movs	r3, #12
 8009b5a:	f8c8 3000 	str.w	r3, [r8]
 8009b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b62:	e0c5      	b.n	8009cf0 <_svfiprintf_r+0x1bc>
 8009b64:	2340      	movs	r3, #64	; 0x40
 8009b66:	616b      	str	r3, [r5, #20]
 8009b68:	2300      	movs	r3, #0
 8009b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8009b6c:	2320      	movs	r3, #32
 8009b6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b72:	2330      	movs	r3, #48	; 0x30
 8009b74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b78:	f04f 0b01 	mov.w	fp, #1
 8009b7c:	4637      	mov	r7, r6
 8009b7e:	463c      	mov	r4, r7
 8009b80:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d13c      	bne.n	8009c02 <_svfiprintf_r+0xce>
 8009b88:	ebb7 0a06 	subs.w	sl, r7, r6
 8009b8c:	d00b      	beq.n	8009ba6 <_svfiprintf_r+0x72>
 8009b8e:	4653      	mov	r3, sl
 8009b90:	4632      	mov	r2, r6
 8009b92:	4629      	mov	r1, r5
 8009b94:	4640      	mov	r0, r8
 8009b96:	f7ff ff71 	bl	8009a7c <__ssputs_r>
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	f000 80a3 	beq.w	8009ce6 <_svfiprintf_r+0x1b2>
 8009ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ba2:	4453      	add	r3, sl
 8009ba4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ba6:	783b      	ldrb	r3, [r7, #0]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	f000 809c 	beq.w	8009ce6 <_svfiprintf_r+0x1b2>
 8009bae:	2300      	movs	r3, #0
 8009bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb4:	9304      	str	r3, [sp, #16]
 8009bb6:	9307      	str	r3, [sp, #28]
 8009bb8:	9205      	str	r2, [sp, #20]
 8009bba:	9306      	str	r3, [sp, #24]
 8009bbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bc0:	931a      	str	r3, [sp, #104]	; 0x68
 8009bc2:	2205      	movs	r2, #5
 8009bc4:	7821      	ldrb	r1, [r4, #0]
 8009bc6:	4850      	ldr	r0, [pc, #320]	; (8009d08 <_svfiprintf_r+0x1d4>)
 8009bc8:	f7f6 fb0a 	bl	80001e0 <memchr>
 8009bcc:	1c67      	adds	r7, r4, #1
 8009bce:	9b04      	ldr	r3, [sp, #16]
 8009bd0:	b9d8      	cbnz	r0, 8009c0a <_svfiprintf_r+0xd6>
 8009bd2:	06d9      	lsls	r1, r3, #27
 8009bd4:	bf44      	itt	mi
 8009bd6:	2220      	movmi	r2, #32
 8009bd8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009bdc:	071a      	lsls	r2, r3, #28
 8009bde:	bf44      	itt	mi
 8009be0:	222b      	movmi	r2, #43	; 0x2b
 8009be2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009be6:	7822      	ldrb	r2, [r4, #0]
 8009be8:	2a2a      	cmp	r2, #42	; 0x2a
 8009bea:	d016      	beq.n	8009c1a <_svfiprintf_r+0xe6>
 8009bec:	9a07      	ldr	r2, [sp, #28]
 8009bee:	2100      	movs	r1, #0
 8009bf0:	200a      	movs	r0, #10
 8009bf2:	4627      	mov	r7, r4
 8009bf4:	3401      	adds	r4, #1
 8009bf6:	783b      	ldrb	r3, [r7, #0]
 8009bf8:	3b30      	subs	r3, #48	; 0x30
 8009bfa:	2b09      	cmp	r3, #9
 8009bfc:	d951      	bls.n	8009ca2 <_svfiprintf_r+0x16e>
 8009bfe:	b1c9      	cbz	r1, 8009c34 <_svfiprintf_r+0x100>
 8009c00:	e011      	b.n	8009c26 <_svfiprintf_r+0xf2>
 8009c02:	2b25      	cmp	r3, #37	; 0x25
 8009c04:	d0c0      	beq.n	8009b88 <_svfiprintf_r+0x54>
 8009c06:	4627      	mov	r7, r4
 8009c08:	e7b9      	b.n	8009b7e <_svfiprintf_r+0x4a>
 8009c0a:	4a3f      	ldr	r2, [pc, #252]	; (8009d08 <_svfiprintf_r+0x1d4>)
 8009c0c:	1a80      	subs	r0, r0, r2
 8009c0e:	fa0b f000 	lsl.w	r0, fp, r0
 8009c12:	4318      	orrs	r0, r3
 8009c14:	9004      	str	r0, [sp, #16]
 8009c16:	463c      	mov	r4, r7
 8009c18:	e7d3      	b.n	8009bc2 <_svfiprintf_r+0x8e>
 8009c1a:	9a03      	ldr	r2, [sp, #12]
 8009c1c:	1d11      	adds	r1, r2, #4
 8009c1e:	6812      	ldr	r2, [r2, #0]
 8009c20:	9103      	str	r1, [sp, #12]
 8009c22:	2a00      	cmp	r2, #0
 8009c24:	db01      	blt.n	8009c2a <_svfiprintf_r+0xf6>
 8009c26:	9207      	str	r2, [sp, #28]
 8009c28:	e004      	b.n	8009c34 <_svfiprintf_r+0x100>
 8009c2a:	4252      	negs	r2, r2
 8009c2c:	f043 0302 	orr.w	r3, r3, #2
 8009c30:	9207      	str	r2, [sp, #28]
 8009c32:	9304      	str	r3, [sp, #16]
 8009c34:	783b      	ldrb	r3, [r7, #0]
 8009c36:	2b2e      	cmp	r3, #46	; 0x2e
 8009c38:	d10e      	bne.n	8009c58 <_svfiprintf_r+0x124>
 8009c3a:	787b      	ldrb	r3, [r7, #1]
 8009c3c:	2b2a      	cmp	r3, #42	; 0x2a
 8009c3e:	f107 0101 	add.w	r1, r7, #1
 8009c42:	d132      	bne.n	8009caa <_svfiprintf_r+0x176>
 8009c44:	9b03      	ldr	r3, [sp, #12]
 8009c46:	1d1a      	adds	r2, r3, #4
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	9203      	str	r2, [sp, #12]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bfb8      	it	lt
 8009c50:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c54:	3702      	adds	r7, #2
 8009c56:	9305      	str	r3, [sp, #20]
 8009c58:	4c2c      	ldr	r4, [pc, #176]	; (8009d0c <_svfiprintf_r+0x1d8>)
 8009c5a:	7839      	ldrb	r1, [r7, #0]
 8009c5c:	2203      	movs	r2, #3
 8009c5e:	4620      	mov	r0, r4
 8009c60:	f7f6 fabe 	bl	80001e0 <memchr>
 8009c64:	b138      	cbz	r0, 8009c76 <_svfiprintf_r+0x142>
 8009c66:	2340      	movs	r3, #64	; 0x40
 8009c68:	1b00      	subs	r0, r0, r4
 8009c6a:	fa03 f000 	lsl.w	r0, r3, r0
 8009c6e:	9b04      	ldr	r3, [sp, #16]
 8009c70:	4303      	orrs	r3, r0
 8009c72:	9304      	str	r3, [sp, #16]
 8009c74:	3701      	adds	r7, #1
 8009c76:	7839      	ldrb	r1, [r7, #0]
 8009c78:	4825      	ldr	r0, [pc, #148]	; (8009d10 <_svfiprintf_r+0x1dc>)
 8009c7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c7e:	2206      	movs	r2, #6
 8009c80:	1c7e      	adds	r6, r7, #1
 8009c82:	f7f6 faad 	bl	80001e0 <memchr>
 8009c86:	2800      	cmp	r0, #0
 8009c88:	d035      	beq.n	8009cf6 <_svfiprintf_r+0x1c2>
 8009c8a:	4b22      	ldr	r3, [pc, #136]	; (8009d14 <_svfiprintf_r+0x1e0>)
 8009c8c:	b9fb      	cbnz	r3, 8009cce <_svfiprintf_r+0x19a>
 8009c8e:	9b03      	ldr	r3, [sp, #12]
 8009c90:	3307      	adds	r3, #7
 8009c92:	f023 0307 	bic.w	r3, r3, #7
 8009c96:	3308      	adds	r3, #8
 8009c98:	9303      	str	r3, [sp, #12]
 8009c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c9c:	444b      	add	r3, r9
 8009c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8009ca0:	e76c      	b.n	8009b7c <_svfiprintf_r+0x48>
 8009ca2:	fb00 3202 	mla	r2, r0, r2, r3
 8009ca6:	2101      	movs	r1, #1
 8009ca8:	e7a3      	b.n	8009bf2 <_svfiprintf_r+0xbe>
 8009caa:	2300      	movs	r3, #0
 8009cac:	9305      	str	r3, [sp, #20]
 8009cae:	4618      	mov	r0, r3
 8009cb0:	240a      	movs	r4, #10
 8009cb2:	460f      	mov	r7, r1
 8009cb4:	3101      	adds	r1, #1
 8009cb6:	783a      	ldrb	r2, [r7, #0]
 8009cb8:	3a30      	subs	r2, #48	; 0x30
 8009cba:	2a09      	cmp	r2, #9
 8009cbc:	d903      	bls.n	8009cc6 <_svfiprintf_r+0x192>
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d0ca      	beq.n	8009c58 <_svfiprintf_r+0x124>
 8009cc2:	9005      	str	r0, [sp, #20]
 8009cc4:	e7c8      	b.n	8009c58 <_svfiprintf_r+0x124>
 8009cc6:	fb04 2000 	mla	r0, r4, r0, r2
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e7f1      	b.n	8009cb2 <_svfiprintf_r+0x17e>
 8009cce:	ab03      	add	r3, sp, #12
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	462a      	mov	r2, r5
 8009cd4:	4b10      	ldr	r3, [pc, #64]	; (8009d18 <_svfiprintf_r+0x1e4>)
 8009cd6:	a904      	add	r1, sp, #16
 8009cd8:	4640      	mov	r0, r8
 8009cda:	f7fe f8c7 	bl	8007e6c <_printf_float>
 8009cde:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009ce2:	4681      	mov	r9, r0
 8009ce4:	d1d9      	bne.n	8009c9a <_svfiprintf_r+0x166>
 8009ce6:	89ab      	ldrh	r3, [r5, #12]
 8009ce8:	065b      	lsls	r3, r3, #25
 8009cea:	f53f af38 	bmi.w	8009b5e <_svfiprintf_r+0x2a>
 8009cee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009cf0:	b01d      	add	sp, #116	; 0x74
 8009cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf6:	ab03      	add	r3, sp, #12
 8009cf8:	9300      	str	r3, [sp, #0]
 8009cfa:	462a      	mov	r2, r5
 8009cfc:	4b06      	ldr	r3, [pc, #24]	; (8009d18 <_svfiprintf_r+0x1e4>)
 8009cfe:	a904      	add	r1, sp, #16
 8009d00:	4640      	mov	r0, r8
 8009d02:	f7fe fb69 	bl	80083d8 <_printf_i>
 8009d06:	e7ea      	b.n	8009cde <_svfiprintf_r+0x1aa>
 8009d08:	0800a4fc 	.word	0x0800a4fc
 8009d0c:	0800a502 	.word	0x0800a502
 8009d10:	0800a506 	.word	0x0800a506
 8009d14:	08007e6d 	.word	0x08007e6d
 8009d18:	08009a7d 	.word	0x08009a7d

08009d1c <_sbrk_r>:
 8009d1c:	b538      	push	{r3, r4, r5, lr}
 8009d1e:	4c06      	ldr	r4, [pc, #24]	; (8009d38 <_sbrk_r+0x1c>)
 8009d20:	2300      	movs	r3, #0
 8009d22:	4605      	mov	r5, r0
 8009d24:	4608      	mov	r0, r1
 8009d26:	6023      	str	r3, [r4, #0]
 8009d28:	f000 f872 	bl	8009e10 <_sbrk>
 8009d2c:	1c43      	adds	r3, r0, #1
 8009d2e:	d102      	bne.n	8009d36 <_sbrk_r+0x1a>
 8009d30:	6823      	ldr	r3, [r4, #0]
 8009d32:	b103      	cbz	r3, 8009d36 <_sbrk_r+0x1a>
 8009d34:	602b      	str	r3, [r5, #0]
 8009d36:	bd38      	pop	{r3, r4, r5, pc}
 8009d38:	20000cfc 	.word	0x20000cfc

08009d3c <__ascii_mbtowc>:
 8009d3c:	b082      	sub	sp, #8
 8009d3e:	b901      	cbnz	r1, 8009d42 <__ascii_mbtowc+0x6>
 8009d40:	a901      	add	r1, sp, #4
 8009d42:	b142      	cbz	r2, 8009d56 <__ascii_mbtowc+0x1a>
 8009d44:	b14b      	cbz	r3, 8009d5a <__ascii_mbtowc+0x1e>
 8009d46:	7813      	ldrb	r3, [r2, #0]
 8009d48:	600b      	str	r3, [r1, #0]
 8009d4a:	7812      	ldrb	r2, [r2, #0]
 8009d4c:	1c10      	adds	r0, r2, #0
 8009d4e:	bf18      	it	ne
 8009d50:	2001      	movne	r0, #1
 8009d52:	b002      	add	sp, #8
 8009d54:	4770      	bx	lr
 8009d56:	4610      	mov	r0, r2
 8009d58:	e7fb      	b.n	8009d52 <__ascii_mbtowc+0x16>
 8009d5a:	f06f 0001 	mvn.w	r0, #1
 8009d5e:	e7f8      	b.n	8009d52 <__ascii_mbtowc+0x16>

08009d60 <memmove>:
 8009d60:	4288      	cmp	r0, r1
 8009d62:	b510      	push	{r4, lr}
 8009d64:	eb01 0302 	add.w	r3, r1, r2
 8009d68:	d803      	bhi.n	8009d72 <memmove+0x12>
 8009d6a:	1e42      	subs	r2, r0, #1
 8009d6c:	4299      	cmp	r1, r3
 8009d6e:	d10c      	bne.n	8009d8a <memmove+0x2a>
 8009d70:	bd10      	pop	{r4, pc}
 8009d72:	4298      	cmp	r0, r3
 8009d74:	d2f9      	bcs.n	8009d6a <memmove+0xa>
 8009d76:	1881      	adds	r1, r0, r2
 8009d78:	1ad2      	subs	r2, r2, r3
 8009d7a:	42d3      	cmn	r3, r2
 8009d7c:	d100      	bne.n	8009d80 <memmove+0x20>
 8009d7e:	bd10      	pop	{r4, pc}
 8009d80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009d88:	e7f7      	b.n	8009d7a <memmove+0x1a>
 8009d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d8e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009d92:	e7eb      	b.n	8009d6c <memmove+0xc>

08009d94 <__malloc_lock>:
 8009d94:	4770      	bx	lr

08009d96 <__malloc_unlock>:
 8009d96:	4770      	bx	lr

08009d98 <_realloc_r>:
 8009d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d9a:	4607      	mov	r7, r0
 8009d9c:	4614      	mov	r4, r2
 8009d9e:	460e      	mov	r6, r1
 8009da0:	b921      	cbnz	r1, 8009dac <_realloc_r+0x14>
 8009da2:	4611      	mov	r1, r2
 8009da4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009da8:	f7ff be0a 	b.w	80099c0 <_malloc_r>
 8009dac:	b922      	cbnz	r2, 8009db8 <_realloc_r+0x20>
 8009dae:	f7ff fdb9 	bl	8009924 <_free_r>
 8009db2:	4625      	mov	r5, r4
 8009db4:	4628      	mov	r0, r5
 8009db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009db8:	f000 f821 	bl	8009dfe <_malloc_usable_size_r>
 8009dbc:	4284      	cmp	r4, r0
 8009dbe:	d90f      	bls.n	8009de0 <_realloc_r+0x48>
 8009dc0:	4621      	mov	r1, r4
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	f7ff fdfc 	bl	80099c0 <_malloc_r>
 8009dc8:	4605      	mov	r5, r0
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	d0f2      	beq.n	8009db4 <_realloc_r+0x1c>
 8009dce:	4631      	mov	r1, r6
 8009dd0:	4622      	mov	r2, r4
 8009dd2:	f7ff fabd 	bl	8009350 <memcpy>
 8009dd6:	4631      	mov	r1, r6
 8009dd8:	4638      	mov	r0, r7
 8009dda:	f7ff fda3 	bl	8009924 <_free_r>
 8009dde:	e7e9      	b.n	8009db4 <_realloc_r+0x1c>
 8009de0:	4635      	mov	r5, r6
 8009de2:	e7e7      	b.n	8009db4 <_realloc_r+0x1c>

08009de4 <__ascii_wctomb>:
 8009de4:	b149      	cbz	r1, 8009dfa <__ascii_wctomb+0x16>
 8009de6:	2aff      	cmp	r2, #255	; 0xff
 8009de8:	bf85      	ittet	hi
 8009dea:	238a      	movhi	r3, #138	; 0x8a
 8009dec:	6003      	strhi	r3, [r0, #0]
 8009dee:	700a      	strbls	r2, [r1, #0]
 8009df0:	f04f 30ff 	movhi.w	r0, #4294967295
 8009df4:	bf98      	it	ls
 8009df6:	2001      	movls	r0, #1
 8009df8:	4770      	bx	lr
 8009dfa:	4608      	mov	r0, r1
 8009dfc:	4770      	bx	lr

08009dfe <_malloc_usable_size_r>:
 8009dfe:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8009e02:	2800      	cmp	r0, #0
 8009e04:	f1a0 0004 	sub.w	r0, r0, #4
 8009e08:	bfbc      	itt	lt
 8009e0a:	580b      	ldrlt	r3, [r1, r0]
 8009e0c:	18c0      	addlt	r0, r0, r3
 8009e0e:	4770      	bx	lr

08009e10 <_sbrk>:
 8009e10:	4b04      	ldr	r3, [pc, #16]	; (8009e24 <_sbrk+0x14>)
 8009e12:	6819      	ldr	r1, [r3, #0]
 8009e14:	4602      	mov	r2, r0
 8009e16:	b909      	cbnz	r1, 8009e1c <_sbrk+0xc>
 8009e18:	4903      	ldr	r1, [pc, #12]	; (8009e28 <_sbrk+0x18>)
 8009e1a:	6019      	str	r1, [r3, #0]
 8009e1c:	6818      	ldr	r0, [r3, #0]
 8009e1e:	4402      	add	r2, r0
 8009e20:	601a      	str	r2, [r3, #0]
 8009e22:	4770      	bx	lr
 8009e24:	20000444 	.word	0x20000444
 8009e28:	20000d00 	.word	0x20000d00

08009e2c <_init>:
 8009e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e2e:	bf00      	nop
 8009e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e32:	bc08      	pop	{r3}
 8009e34:	469e      	mov	lr, r3
 8009e36:	4770      	bx	lr

08009e38 <_fini>:
 8009e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e3a:	bf00      	nop
 8009e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e3e:	bc08      	pop	{r3}
 8009e40:	469e      	mov	lr, r3
 8009e42:	4770      	bx	lr
