{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756530437424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756530437428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 30 01:07:17 2025 " "Processing started: Sat Aug 30 01:07:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756530437428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530437428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_test_v1 -c de2_test_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_test_v1 -c de2_test_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530437428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756530437701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756530437701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funky_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file funky_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 funky_v1 " "Found entity 1: funky_v1" {  } { { "funky_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/funky_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_test_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_test_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_test_v1 " "Found entity 1: de2_test_v1" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triple_eth_v1 " "Found entity 1: triple_eth_v1" {  } { { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/triple_eth_v1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/triple_eth_v1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 triple_eth_v1_0002 " "Found entity 1: triple_eth_v1_0002" {  } { { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "triple_eth_v1/altera_tse_clk_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "triple_eth_v1/altera_tse_crc328checker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "triple_eth_v1/altera_tse_crc328generator.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "triple_eth_v1/altera_tse_crc32ctl8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "triple_eth_v1/altera_tse_crc32galois8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "triple_eth_v1/altera_tse_gmii_io.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "triple_eth_v1/altera_tse_lb_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "triple_eth_v1/altera_tse_lb_wrt_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "triple_eth_v1/altera_tse_hashing.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "triple_eth_v1/altera_tse_host_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "triple_eth_v1/altera_tse_host_control_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530443965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530443965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "triple_eth_v1/altera_tse_register_map_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "triple_eth_v1/altera_tse_shared_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "triple_eth_v1/altera_tse_shared_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "triple_eth_v1/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "triple_eth_v1/altera_tse_altshifttaps.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530444974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530444974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "triple_eth_v1/altera_tse_fifoless_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "triple_eth_v1/altera_tse_fifoless_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "triple_eth_v1/altera_tse_magic_detection.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "triple_eth_v1/altera_tse_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "triple_eth_v1/altera_tse_mdio_clk_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "triple_eth_v1/altera_tse_mdio_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530445945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530445945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "triple_eth_v1/altera_tse_mii_rx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "triple_eth_v1/altera_tse_mii_tx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "triple_eth_v1/altera_tse_pipeline_base.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "triple_eth_v1/altera_tse_pipeline_stage.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "triple_eth_v1/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "triple_eth_v1/altera_tse_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "triple_eth_v1/altera_tse_rgmii_in1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "triple_eth_v1/altera_tse_rgmii_in4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "triple_eth_v1/altera_tse_nf_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "triple_eth_v1/altera_tse_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "triple_eth_v1/altera_tse_rgmii_out1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "triple_eth_v1/altera_tse_rgmii_out4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "triple_eth_v1/altera_tse_rx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530446985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530446985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "triple_eth_v1/altera_tse_rx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "triple_eth_v1/altera_tse_rx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "triple_eth_v1/altera_tse_timing_adapter32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "triple_eth_v1/altera_tse_timing_adapter8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "triple_eth_v1/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "triple_eth_v1/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "triple_eth_v1/altera_tse_top_fifoless_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530447945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530447945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "triple_eth_v1/altera_tse_top_wo_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "triple_eth_v1/altera_tse_top_gen_host.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "triple_eth_v1/altera_tse_tx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "triple_eth_v1/altera_tse_tx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "triple_eth_v1/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "triple_eth_v1/altera_tse_tx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "triple_eth_v1/altera_tse_false_path_marker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "triple_eth_v1/altera_tse_clock_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530448961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530448961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "triple_eth_v1/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "triple_eth_v1/altera_tse_gray_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "triple_eth_v1/altera_tse_bin_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "triple_eth_v1/altera_tse_ph_calculator.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "triple_eth_v1/altera_tse_sdpm_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449778 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449845 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449969 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530449969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530449969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450030 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450152 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450214 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450342 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450405 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450530 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450590 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450720 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450786 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450909 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450971 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530450971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530450971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530451024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530451024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "triple_eth_v1/altera_tse_ecc_status_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530451075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530451075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "triple_eth_v1/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756530451076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530451076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_test_v1 " "Elaborating entity \"de2_test_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756530451229 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] de2_test_v1.v(14) " "Output port \"LEDG\[8..1\]\" at de2_test_v1.v(14) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de2_test_v1.v(15) " "Output port \"LEDR\" at de2_test_v1.v(15) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2_test_v1.v(24) " "Output port \"HEX0\" at de2_test_v1.v(24) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2_test_v1.v(25) " "Output port \"HEX1\" at de2_test_v1.v(25) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2_test_v1.v(26) " "Output port \"HEX2\" at de2_test_v1.v(26) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2_test_v1.v(27) " "Output port \"HEX3\" at de2_test_v1.v(27) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de2_test_v1.v(28) " "Output port \"HEX4\" at de2_test_v1.v(28) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de2_test_v1.v(29) " "Output port \"HEX5\" at de2_test_v1.v(29) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 de2_test_v1.v(30) " "Output port \"HEX6\" at de2_test_v1.v(30) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 de2_test_v1.v(31) " "Output port \"HEX7\" at de2_test_v1.v(31) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA de2_test_v1.v(47) " "Output port \"ENET0_TX_DATA\" at de2_test_v1.v(47) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK de2_test_v1.v(34) " "Output port \"ENET0_GTX_CLK\" at de2_test_v1.v(34) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC de2_test_v1.v(37) " "Output port \"ENET0_MDC\" at de2_test_v1.v(37) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N de2_test_v1.v(39) " "Output port \"ENET0_RST_N\" at de2_test_v1.v(39) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN de2_test_v1.v(48) " "Output port \"ENET0_TX_EN\" at de2_test_v1.v(48) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER de2_test_v1.v(49) " "Output port \"ENET0_TX_ER\" at de2_test_v1.v(49) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756530451230 "|de2_test_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funky_v1 funky_v1:funky_instantiation " "Elaborating entity \"funky_v1\" for hierarchy \"funky_v1:funky_instantiation\"" {  } { { "de2_test_v1.v" "funky_instantiation" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756530451234 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "eth0_instantiation triple_eth_V1 " "Node instance \"eth0_instantiation\" instantiates undefined entity \"triple_eth_V1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "de2_test_v1.v" "eth0_instantiation" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 125 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1756530451240 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756530451361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 30 01:07:31 2025 " "Processing ended: Sat Aug 30 01:07:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756530451361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756530451361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756530451361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756530451361 ""}
