

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Sat Apr 10 19:07:29 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       latency
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.075|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    2|  2002|    2|  2002|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    0|  2000|         2|          1|          1| 0 ~ 2000 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      68|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        -|      -|      70|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      70|     140|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_97_p2                        |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln172_fu_92_p2               |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  68|          69|          39|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i1_0_i_i_reg_77          |   9|          2|   31|         62|
    |num_test_blk_n           |   9|          2|    1|          2|
    |test_set_V_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   36|         75|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_0_i_i_reg_77          |  31|   0|   31|          0|
    |icmp_ln172_reg_113       |   1|   0|    1|          0|
    |num_test_read_reg_108    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_2_proc    | return value |
|num_test_dout               |  in |   32|   ap_fifo  |      num_test     |    pointer   |
|num_test_empty_n            |  in |    1|   ap_fifo  |      num_test     |    pointer   |
|num_test_read               | out |    1|   ap_fifo  |      num_test     |    pointer   |
|global_test_set_V_address0  | out |   11|  ap_memory | global_test_set_V |     array    |
|global_test_set_V_ce0       | out |    1|  ap_memory | global_test_set_V |     array    |
|global_test_set_V_q0        |  in |  256|  ap_memory | global_test_set_V |     array    |
|test_set_V_din              | out |  256|   ap_fifo  |     test_set_V    |    pointer   |
|test_set_V_full_n           |  in |    1|   ap_fifo  |     test_set_V    |    pointer   |
|test_set_V_write            | out |    1|   ap_fifo  |     test_set_V    |    pointer   |
+----------------------------+-----+-----+------------+-------------------+--------------+

