
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083783                       # Number of seconds simulated
sim_ticks                                 83782723000                       # Number of ticks simulated
final_tick                               2226790211000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35036                       # Simulator instruction rate (inst/s)
host_op_rate                                    73227                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29353900                       # Simulator tick rate (ticks/s)
host_mem_usage                                2349880                       # Number of bytes of host memory used
host_seconds                                  2854.23                       # Real time elapsed on the host
sim_insts                                   100000006                       # Number of instructions simulated
sim_ops                                     209006072                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        35968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        18688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total                54784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        35968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36096                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          562                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   856                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       429301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       223053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                 1528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  653882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       429301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            1528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             430829                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       429301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       223053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                1528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 653882                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.switch_cpus.numCycles                 83782714                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         38193184                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     38193184                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2232073                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      21342231                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         18283363                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     27648980                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              141051141                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            38193184                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     18283363                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              46643664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         7883874                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3775593                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          20938754                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        683721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83716454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.463142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.542195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37594832     44.91%     44.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1856443      2.22%     47.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2570864      3.07%     50.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3737692      4.46%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1805358      2.16%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5098074      6.09%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3160905      3.78%     66.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3104838      3.71%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         24787448     29.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83716454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.455860                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.683535                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         30953540                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2716712                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          43368084                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1029910                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5648200                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      277791060                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        5648200                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         33585339                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          288876                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           60                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          41723077                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2470894                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      265204134                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         12631                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         178326                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1391485                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    297364461                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     640556006                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    640555500                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          506                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     242623466                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         54740929                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            6                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          10147419                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23495744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     16733466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       533994                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       207122                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          248030235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       252118                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         237540780                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       175768                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     38858334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     54828417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       101454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83716454                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.837444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.334619                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22968013     27.44%     27.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7662132      9.15%     36.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7835787      9.36%     45.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      9795588     11.70%     57.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     11467784     13.70%     71.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      9816436     11.73%     83.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9897344     11.82%     94.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3704030      4.42%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       569340      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83716454                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2218920     87.68%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         116720      4.61%     92.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        195142      7.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      3080079      1.30%      1.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     196825746     82.86%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           38      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     22847506      9.62%     93.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14787411      6.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      237540780                       # Type of FU issued
system.switch_cpus.iq.rate                   2.835200                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2530782                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010654                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    561504452                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    287144341                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    229527873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          105                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          216                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           31                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      236991431                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              52                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       973922                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2539612                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        24477                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3938                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4478282                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5648200                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           16383                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         25111                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    248282353                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       269138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23495744                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     16733466                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          20060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3938                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       634841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2388447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3023288                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     230333472                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      22366598                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7207301                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             36205273                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         30034795                       # Number of branches executed
system.switch_cpus.iew.exec_stores           13838675                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.749177                       # Inst execution rate
system.switch_cpus.iew.wb_sent              229853823                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             229527904                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         159959157                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         242372670                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.739562                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.659972                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     39276253                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       150664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2232074                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     78068254                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.677222                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.768157                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     26709436     34.21%     34.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9086377     11.64%     45.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6110637      7.83%     53.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     11706277     14.99%     68.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5295687      6.78%     75.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      5442975      6.97%     82.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1746493      2.24%     84.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2059974      2.64%     87.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      9910398     12.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     78068254                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      209006065                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               33211314                       # Number of memory references committed
system.switch_cpus.commit.loads              20956130                       # Number of loads committed
system.switch_cpus.commit.membars              150660                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28142639                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         208550935                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       9910398                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            316440174                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           502226108                       # The number of ROB writes
system.switch_cpus.timesIdled                   20585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   66260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             209006065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.837827                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.837827                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.193564                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.193564                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        457472235                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       262112537                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                44                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               83                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        93224565                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        795.949107                       # Cycle average of tags in use
system.l2.total_refs                           582368                       # Total number of references to valid blocks.
system.l2.sampled_refs                            811                       # Sample count of references to valid blocks.
system.l2.avg_refs                         718.086313                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             0.811482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     561.145003                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     231.992623                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000025                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.017125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.007080                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.024290                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       582259                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data           95                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  582354                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               22                       # number of Writeback hits
system.l2.Writeback_hits::total                    22                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        582259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data           102                       # number of demand (read+write) hits
system.l2.demand_hits::total                   582361                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       582259                       # number of overall hits
system.l2.overall_hits::switch_cpus.data          102                       # number of overall hits
system.l2.overall_hits::total                  582361                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          562                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          246                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   810                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data           46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  46                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          562                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          292                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    856                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          562                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          292                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::total                   856                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     29417000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     13127000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        42544000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data      2450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2450000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     29417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     15577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44994000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     29417000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     15577000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44994000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       582821                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data          341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              583164                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           22                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                22                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                53                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       582821                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               583217                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       582821                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              583217                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.000964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.721408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001389                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.867925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867925                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000964                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.741117                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001468                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000964                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.741117                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001468                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52343.416370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53361.788618                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52523.456790                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 53260.869565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53260.869565                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52343.416370                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 53345.890411                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52563.084112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52343.416370                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 53345.890411                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52563.084112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          562                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              808                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             46                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              854                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     22673000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     10174500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     32847500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data      1898000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1898000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     22673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     12072500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     34745500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     22673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     12072500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     34745500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.721408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001386                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.867925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.867925                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.741117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.741117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001464                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40343.416370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 41359.756098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40652.846535                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 41260.869565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41260.869565                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40343.416370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 41344.178082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40685.597190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40343.416370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 41344.178082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40685.597190                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  14                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                 582409                       # number of replacements
system.cpu.icache.tagsinuse                413.619940                       # Cycle average of tags in use
system.cpu.icache.total_refs                 20344812                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 582823                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  34.907360                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   413.619193                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.000748                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.807850                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000001                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.807851                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     20344805                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20344812                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     20344805                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20344812                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     20344805                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::total        20344812                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       593949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        593951                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       593949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         593951                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       593949                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total        593951                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   8844348000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8844348000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   8844348000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8844348000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   8844348000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8844348000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     20938754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20938763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     20938754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20938763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     20938754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20938763                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.028366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028366                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.028366                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028366                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.028366                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028366                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14890.753246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14890.703105                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14890.753246                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14890.703105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14890.753246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14890.703105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        11128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11128                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        11128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        11128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11128                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       582821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       582821                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       582821                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       582821                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       582821                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       582821                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7017670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7017670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7017670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7017670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7017670000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7017670000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.027835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.027835                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027835                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.027835                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027835                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12040.866750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12040.866750                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12040.866750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12040.866750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12040.866750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12040.866750                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    113                       # number of replacements
system.cpu.dcache.tagsinuse                268.506902                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33637330                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    394                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               85373.934010                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   268.506902                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.262214                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.262214                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     21354104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21354104                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12283226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12283226                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     33637330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33637330                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     33637330                       # number of overall hits
system.cpu.dcache.overall_hits::total        33637330                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         1169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1169                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         1223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         1223                       # number of overall misses
system.cpu.dcache.overall_misses::total          1223                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     53227500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53227500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      2806000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2806000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data     56033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     56033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data     56033500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     56033500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     21355273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21355273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12283280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12283280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     33638553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33638553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     33638553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33638553                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000036                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 45532.506416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45532.506416                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 51962.962963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51962.962963                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 45816.434996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45816.434996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 45816.434996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45816.434996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          828                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data          829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data          829                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          829                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data          394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data          394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     14767500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14767500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2626500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2626500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     17394000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17394000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     17394000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17394000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 43306.451613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43306.451613                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 49556.603774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49556.603774                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 44147.208122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44147.208122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 44147.208122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44147.208122                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
