INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_station/CA_ZJU/lab4/project/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3380] identifier 'ADDR_BITS' is used before its declaration [C:/work_station/CA_ZJU/lab4/project/code/cache/cache.v:8]
WARNING: [VRFC 10-3380] identifier 'TAG_BITS' is used before its declaration [C:/work_station/CA_ZJU/lab4/project/code/cache/cache.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_station/CA_ZJU/lab4/project/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_station/CA_ZJU/lab4/project/code/cache/sim/cmu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_station/CA_ZJU/lab4/project/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_station/CA_ZJU/lab4/project/code/cache/sim/inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_station/CA_ZJU/lab4/project/code/cache/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
