# Hi there, I'm Euan Wang ğŸ‘‹

**Digital IC Design / FPGA Engineer | MSE @ Institute of Electronic Design Automation, Peking University**

Currently focusing on:
- RISC-V SoC design & Tape-out flow
- FPGA prototyping (Xilinx Zynq/Versal)
- High-performance digital circuit design

### ğŸ”§ Tech Stack
![Verilog](https://img.shields.io/badge/-Verilog-1990?style=flat&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-1995?style=flat&logo=verilog&logoColor=white)
![Vivado](https://img.shields.io/badge/-Vivado-2396?style=flat&logo=xilinx&logoColor=white)
![Chisel](https://img.shields.io/badge/-Chisel-2021?style=flat&logo=scala&logoColor=white)
![Python](https://img.shields.io/badge/-Python-3776AB?style=flat&logo=python&logoColor=white)
![C/C++](https://img.shields.io/badge/-C/C++-00599C?style=flat&logo=c%2B%2B&logoColor=white)

### ğŸ”¥ Key Projectsï¼ˆä¼šæ”¾åœ¨æœ€æ˜¾çœ¼ä½ç½®ï¼‰
| é¡¹ç›® | æè¿° | æŠ€æœ¯ | Stars |
|------|------|------|-------|
| [SoC_Demo](link) | ä»0åˆ°1å®ŒæˆRISC-V CPUè®¾è®¡ + FPGAä¸Šæ¿éªŒè¯ | Verilog, Vivado, Zynq | â­ 1 |
| [XXX_Tapeout](link) | å‚ä¸XXnmå·¥è‰ºXX IPæµç‰‡ï¼ˆå¯æ¨¡ç³Šå†™ï¼‰ | DC, ICC2, PrimeTime | - |
| ... | ... | ... | ... |

### ğŸ“Š GitHub Stats
![](https://github-readme-stats.vercel.app/api?username=wyp7788&show_icons=true&theme=tokyonight&hide_border=true)
![](https://github-readme-stats.vercel.app/api/top-langs/?username=wyp7788&layout=compact&theme=tokyonight&hide_border=true)

### ğŸ“« Contact
- Email: ypwang0905@gmail.com
- Blog :https://wyp7788.github.ioï¼ˆå¼ºçƒˆå»ºè®®æŠŠè¿™ä¸ªå»ºèµ·æ¥ï¼‰
- X: 

**Open to full-time IC/FPGA positions in 2026 ğŸ¯**
