{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680199016015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680199016015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 20:56:55 2023 " "Processing started: Thu Mar 30 20:56:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680199016015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1680199016015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1680199016015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1680199016379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1680199016380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680199031999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680199031999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digilent_pmod_mic3_spi_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file digilent_pmod_mic3_spi_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digilent_pmod_mic3_spi_receiver " "Found entity 1: digilent_pmod_mic3_spi_receiver" {  } { { "digilent_pmod_mic3_spi_receiver.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/digilent_pmod_mic3_spi_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680199032002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680199032002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1680199032038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance top.sv(49) " "Verilog HDL or VHDL warning at top.sv(49): object \"distance\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1680199032040 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(105) " "Verilog HDL assignment warning at top.sv(105): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032046 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(99) " "Verilog HDL assignment warning at top.sv(99): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032047 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(126) " "Verilog HDL assignment warning at top.sv(126): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032048 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(127) " "Verilog HDL assignment warning at top.sv(127): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032049 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(128) " "Verilog HDL assignment warning at top.sv(128): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032050 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(129) " "Verilog HDL assignment warning at top.sv(129): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032053 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(130) " "Verilog HDL assignment warning at top.sv(130): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032055 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(131) " "Verilog HDL assignment warning at top.sv(131): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032057 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(132) " "Verilog HDL assignment warning at top.sv(132): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032058 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(133) " "Verilog HDL assignment warning at top.sv(133): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032061 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(134) " "Verilog HDL assignment warning at top.sv(134): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032064 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(135) " "Verilog HDL assignment warning at top.sv(135): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032065 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(136) " "Verilog HDL assignment warning at top.sv(136): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032066 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(137) " "Verilog HDL assignment warning at top.sv(137): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032067 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 top.sv(185) " "Verilog HDL assignment warning at top.sv(185): truncated value with size 32 to match size of target (18)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199032068 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(394) " "Verilog HDL Case Statement information at top.sv(394): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 394 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1680199032075 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digilent_pmod_mic3_spi_receiver digilent_pmod_mic3_spi_receiver:i_microphone " "Elaborating entity \"digilent_pmod_mic3_spi_receiver\" for hierarchy \"digilent_pmod_mic3_spi_receiver:i_microphone\"" {  } { { "top.sv" "i_microphone" { Text "C:/FPGA_Projects/STUDY/day_6/My02/top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680199032122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680199032262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 20:57:12 2023 " "Processing ended: Thu Mar 30 20:57:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680199032262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680199032262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680199032262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1680199032262 ""}
