192
1|Proceedings of the 42nd Design Automation Conference, DAC 2005, San Diego, CA, USA, June 13-17, 2005.|William H. Joyner Jr.,Grant Martin,Andrew B. Kahng|n/a
2|Differentiate and deliver: leveraging your partners.|Jay Vleeschhouwer,Warren East,Michael J. Fister,Aart J. de Geus,Walden C. Rhines,Jackson Hu,Rick Cassidy|0|0|0|0
3|Logic soft errors in sub-65nm technologies design and CAD challenges.|Subhasish Mitra,Tanay Karnik,Norbert Seifert,Ming Zhang|87|41|6|4
4|SEU tolerant device, circuit and processor design.|William Heidergott|30|17|0|0
5|Variability and energy awareness: a microarchitecture-level perspective.|Diana Marculescu,Emil Talpes|87|30|0|12
6|Energy-effcient physically tagged caches for embedded processors with virtual memory.|Peter Petrov,Daniel Tracy,Alex Orailoglu|7|4|1|2
7|Hybrid simulation for embedded software energy estimation.|Anish Muttreja,Anand Raghunathan,Srivaths Ravi,Niraj K. Jha|31|16|0|0
8|Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design.|Patrick Schaumont,Bo-Cheng Charles Lai,Wei Qin,Ingrid Verbauwhede|21|8|2|1
9|Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages.|Feng Gao,John P. Hayes|28|13|0|1
10|An effective power mode transition technique in MTCMOS circuits.|Afshin Abdollahi,Farzan Fallah,Massoud Pedram|46|21|1|8
11|A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents.|Nikhil Jayakumar,Sandeep Dhar,Sunil P. Khatri|13|5|1|0
12|Enhanced leakage reduction Technique by gate replacement.|Lin Yuan,Gang Qu|28|11|0|0
13|Automated nonlinear Macromodelling of output buffers for high-speed digital applications.|Ning Dong,Jaijeet S. Roychowdhury|26|17|0|2
14|Systematic development of analog circuit structural macromodels through behavioral model decoupling.|Ying Wei,Alex Doboli|17|8|0|10
15|A combined feasibility and performance macromodel for analog circuits.|Mengmeng Ding,Ranga Vemuri|24|10|0|4
16|ESL: building the bridge between systems to silicon.|Francine Bacchini,David Maliniak,Terry Doherty,Peter McShane,Suhas A. Pai,Sriram Sundararajan,Soo-Kwan Eo,Pascal Urard|0|0|0|0
17|Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions.|Hongliang Chang,Vladimir Zolotov,Sambasivan Narayan,Chandu Visweswariah|213|72|4|13
18|Correlation-aware statistical timing analysis with non-gaussian delay distributions.|Yaping Zhan,Andrzej J. Strojwas,Xin Li,Lawrence T. Pileggi,David Newmark,Mahesh Sharma|177|66|4|10
19|Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model.|Lizheng Zhang,Weijen Chen,Yuhen Hu,John A. Gubner,Charlie Chung-Ping Chen|149|47|1|1
20|A general framework for accurate statistical timing analysis considering correlations.|Vishal Khandelwal,Ankur Srivastava|114|37|2|11
21|Locality-conscious workload assignment for array-based computations in MPSOC architectures.|Feihui Li,Mahmut T. Kandemir|20|5|0|0
22|Automatic scenario detection for improved WCET estimation.|Stefan Valentin Gheorghita,Sander Stuijk,Twan Basten,Henk Corporaal|60|29|0|12
23|Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design.|Jungeun Kim,Taewhan Kim|7|3|2|0
24|Dynamic slack reclamation with procrastination scheduling in real-time embedded systems.|Ravindra Jejurikar,Rajesh K. Gupta|149|104|2|0
25|Response compaction with any number of unknowns using a new LFSR architecture.|Erik H. Volkerink,Subhasish Mitra|42|15|0|1
26|Multi-frequency wrapper design and optimization for embedded cores under average power constraints.|Qiang Xu,Nicola Nicolici,Krishnendu Chakrabarty|9|3|0|1
27|N-detection under transparent-scan.|Irith Pomeranz|1|1|0|0
28|Secure scan: a design-for-test architecture for crypto chips.|Bo Yang,Kaijie Wu,Ramesh Karri|170|127|0|13
29|A green function-based parasitic extraction method for inhomogeneous substrate layers.|Chenggang Xu,Ranjit Gharpurey,Terri S. Fiez,Kartikeya Mayaram|5|4|1|0
30|Analysis of full-wave conductor system impedance over substrate using novel integration techniques.|Xin Hu,Jung Hoon Lee,Jacob White,Luca Daniel|22|7|0|8
31|Spatially distributed 3D circuit models.|Michael W. Beattie,Hui Zheng,Anirudh Devgan,Byron Krauter|3|0|0|2
32|DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures.|Dipanjan Gope,Indranil Chowdhury,Vikram Jandhyala|13|9|0|1
33|ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction.|Rong Jiang,Yi-Hao Chang,Charlie Chung-Ping Chen|8|0|0|1
34|Choosing flows and methodologies for SoC design.|Dennis Wassung,Yervant Zorian,Magdy S. Abadir,Mark Bapst,Colin Harris|0|0|0|0
35|DFM rules!|Naveed A. Sherwani,Susan Lippincott Mack,Alex Alexanian,Premal Buch,Carlo Guardiani,Harold Lehon,Peter Rabkin,Atul Sharan|n/a
36|Partitioning-based approach to fast on-chip decap budgeting and minimization.|Hang Li,Zhenyu Qi,Sheldon X.-D. Tan,Lifeng Wu,Yici Cai,Xianlong Hong|47|12|1|11
37|Navigating registers in placement for clock network minimization.|Yongqiang Lu,Cliff C. N. Sze,Xianlong Hong,Qiang Zhou,Yici Cai,Liang Huang,Jiang Hu|38|25|4|8
38|Minimizing peak current via opposite-phase clock tree.|Yow-Tyng Nieh,Shih-Hsu Huang,Sheng-Yu Hsu|42|25|0|1
39|A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis.|Haihua Su,David Widiger,Chandramouli V. Kashyap,Frank Liu,Byron Krauter|2|0|0|1
40|Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits.|Chong Zhao,Yi Zhao,Sujit Dey|18|3|0|7
41|Temperature-aware resource allocation and binding in high-level synthesis.|Rajarshi Mukherjee,Seda Ogrenci Memik,Gokhan Memik|73|31|5|8
42|Leakage power optimization with dual-Vth library in high-level synthesis.|Xiaoyong Tang,Hai Zhou,Prithviraj Banerjee|41|21|0|0
43|Incremental exploration of the combined physical and behavioral design space.|Zhenyu (Peter) Gu,Jia Wang,Robert P. Dick,Hai Zhou|36|18|0|5
44|Sign bit reduction encoding for low power applications.|Mohsen Saneei,Ali Afzali-Kusha,Zainalabedin Navabi|5|1|0|0
45|A watermarking system for IP protection by a post layout incremental router.|Tingyuan Nie,Tomoo Kisaka,Masahiko Toyonaga|12|6|0|4
46|A side-channel leakage free coprocessor IC in 0.18µm CMOS for embedded AES-based cryptographic and biometric processing.|Kris Tiri,David D. Hwang,Alireza Hodjat,Bo-Cheng Lai,Shenglin Yang,Patrick Schaumont,Ingrid Verbauwhede|77|42|2|2
47|Simulation models for side-channel information leaks.|Kris Tiri,Ingrid Verbauwhede|61|29|0|7
48|A pattern matching coprocessor for network security.|Young H. Cho,William H. Mangione-Smith|98|40|7|5
49|High performance encryption cores for 3G networks.|Tomás Balderas-Contreras,René Cumplido|4|4|0|2
50|Efficient fingerprint-based user authentication for embedded systems.|Pallav Gupta,Srivaths Ravi,Anand Raghunathan,Niraj K. Jha|34|22|1|1
51|Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design.|Yanhong Liu,Samarjit Chakraborty,Wei Tsang Ooi|18|7|0|6
52|Modular domain-specific implementation and exploration framework for embedded software platforms.|Christian Sauer,Matthias Gries,Sören Sonntag|14|2|0|9
53|Simulation based deadlock analysis for system level designs.|Xi Chen,Abhijit Davare,Harry Hsieh,Alberto L. Sangiovanni-Vincentelli,Yosinori Watanabe|12|3|0|5
54|Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.|Sorin Manolache,Petru Eles,Zebo Peng|65|32|0|2
55|High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs.|Andrey V. Zykov,Elias Mizan,Margarida F. Jacome,Gustavo de Veciana,Ajay Subramanian|1|0|0|0
56|How to determine the necessity for emerging solutions.|Nic Mokhoff,Yervant Zorian,Kamalesh N. Ruparel,Hao Nham,Francesco Pessolano,Kee Sup Kim|0|0|0|0
57|Closing the power gap between ASIC and custom: an ASIC perspective.|David G. Chinnery,Kurt Keutzer|32|13|1|0
58|Explaining the gap between ASIC and custom power: a custom perspective.|Andrew Chang,William J. Dally|11|2|0|0
59|Keeping hot chips cool.|Ruchir Puri,Leon Stok,Subhrajit Bhattacharya|40|21|2|1
60|Interconnects are moving from MHz->GHz should you be afraid?: or... "my giga hertz, does yours?".|Navraj Nandra,Phil Dworsky,Rick Merritt,John F. D'Ambrosia,Adam Healey,Boris Litinsky,John Stonick,Joe Abler|0|0|0|0
61|Design methodology for wireless nodes with printed antennas.|Jean-Samuel Chenard,Chun Yiu Chu,Zeljko Zilic,Milica Popovic|15|8|0|4
62|MP core: algorithm and design techniques for efficient channel estimation in wireless applications.|Yan Meng,Andrew P. Brown,Ronald A. Iltis,Timothy Sherwood,Hua Lee,Ryan Kastner|26|12|0|3
63|From myth to methodology: cross-layer design for energy-efficient wireless communication.|Wolfgang Eberle,Bruno Bougard,Sofie Pollin,Francky Catthoor|34|20|0|4
64|An efficient algorithm for statistical minimization of total power under timing yield constraints.|Murari Mani,Anirudh Devgan,Michael Orshansky|147|47|2|3
65|Robust gate sizing by geometric programming.|Jaskirat Singh,Vidyasagar Nookala,Zhi-Quan Luo,Sachin S. Sapatnekar|114|43|0|5
66|Circuit optimization using statistical static timing analysis.|Aseem Agarwal,Kaviraj Chopra,David Blaauw,Vladimir Zolotov|88|41|4|9
67|An exact jumper insertion algorithm for antenna effect avoidance/fixing.|Bor-Yiing Su,Yao-Wen Chang|16|4|1|5
68|Fine-grained application source code profiling for ASIP design.|Kingshuk Karuri,Mohammad Abdullah Al Faruque,Stefan Kraemer,Rainer Leupers,Gerd Ascheid,Heinrich Meyr|82|46|0|7
69|Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration.|Sudarshan Banerjee,Elaheh Bozorgzadeh,Nikil D. Dutt|105|41|0|7
70|Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse.|Ho Young Kim,Tag Gon Kim|6|1|0|0
71|Trace-driven HW/SW cosimulation using virtual synchronization technique.|Dohyung Kim,Youngmin Yi,Soonhoi Ha|38|19|3|6
72|The Titanic: what went wrong!|Sani R. Nassif,Paul S. Zuchowski,Claude Moughanni,Mohamed Moosa,Stephen D. Posluszny,Ward Vercruysse|n/a
73|Wireless platforms: GOPS for cents and MilliWatts.|Francine Bacchini,Jan M. Rabaey,Allan Cox,Frank Lane,Rudy Lauwereins,Ulrich Ramacher,David Witt|2|0|0|0
74|Design methodology for IC manufacturability based on regular logic-bricks.|V. Kheterpal,Vyacheslav Rovner,T. G. Hersan,D. Motiani,Y. Takegawa,Andrzej J. Strojwas,Lawrence T. Pileggi|114|70|4|5
75|Advanced timing analysis based on post-OPC extraction of critical dimensions.|Jie Yang,Luigi Capodieci,Dennis Sylvester|68|26|4|7
76|Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions.|Puneet Gupta,Andrew B. Kahng,Youngmin Kim,Dennis Sylvester|68|26|4|7
77|RADAR: RET-aware detailed routing using fast lithography simulations.|Joydeep Mitra,Peng Yu,David Zhigang Pan|116|53|8|28
78|BDD representation for incompletely specifiedvmultiple-output logic functions and its applications to functional decomposition.|Tsutomu Sasao,Munehiro Matsuura|23|8|3|13
79|A new canonical form for fast boolean matching in logic synthesis and verification.|Afshin Abdollahi,Massoud Pedram|46|23|0|2
80|Effective bounding techniques for solving unate and binate covering problems.|Xiao Yu Li,Matthias F. M. Stallmann,Franc Brglez|21|6|0|5
81|Operator-based model-order reduction of linear periodically time-varying systems.|Yayun Wan,Jaijeet S. Roychowdhury|11|5|0|0
82|Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits.|V. Vasudevan|6|2|0|1
83|Scalable trajectory methods for on-demand analog macromodel extraction.|Saurabh K. Tiwary,Rob A. Rutenbar|54|27|0|5
84|Cognitive radio techniques for wide area networks.|William Krenik,Anuj Batra|118|76|5|0
85|MIMO technology for advanced wireless local area networks.|Jeffrey M. Gilbert,Won-Joon Choi,Qinfang Sun|24|13|0|0
86|RF MEMS in wireless architectures.|Clark T.-C. Nguyen|37|14|1|1
87|Multiplexer restructuring for FPGA implementation cost reduction.|Paul Metzgen,Dominic Nancekievill|28|21|0|0
88|FPGA technology mapping: a study of optimality.|Andrew C. Ling,Deshanand P. Singh,Stephen Dean Brown|66|31|1|2
89|Incremental retiming for FPGA physical synthesis.|Deshanand P. Singh,Valavan Manohararajah,Stephen Dean Brown|35|11|4|5
90|Architecture-adaptive range limit windowing for simulated annealing FPGA placement.|Kenneth Eguro,Scott Hauck,Akshay Sharma|15|6|0|2
91|Word level predicate abstraction and refinement for verifying RTL verilog.|Himanshu Jain,Daniel Kroening,Natasha Sharygina,Edmund M. Clarke|74|27|0|16
92|Structural search for RTL with predicate learning.|Ganapathy Parthasarathy,Madhu K. Iyer,Kwang-Ting Cheng,Forrest Brewer|8|0|0|1
93|Normalization at the arithmetic bit level.|Markus Wedler,Dominik Stoffel,Wolfgang Kunz|19|3|0|3
94|Exploiting suspected redundancy without proving it.|Hari Mony,Jason Baumgartner,Viresh Paruthi,Robert Kanzelman|43|17|1|14
95|Multi-threaded reachability.|Debashis Sahoo,Jawahar Jain,Subramanian K. Iyer,David L. Dill,E. Allen Emerson|11|7|1|2
96|Automatic generation of customized discrete fourier transform IPs.|Grace Nordin,Peter A. Milder,James C. Hoe,Markus Püschel|58|27|0|6
97|Race-condition-aware clock skew scheduling.|Shih-Hsu Huang,Yow-Tyng Nieh,Feng-Pin Lu|13|6|0|4
98|A novel synthesis approach for active leakage power reduction using dynamic supply gating.|Swarup Bhunia,Nilanjan Banerjee,Qikai Chen,Hamid Mahmoodi-Meimand,Kaushik Roy|34|19|1|10
99|Designing logic circuits for probabilistic computation in the presence of noise.|Kundan Nepal,R. Iris Bahar,Joseph L. Mundy,William R. Patterson,Alexander Zaslavsky|82|41|1|10
100|A lattice-based framework for the classification and design of asynchronous pipelines.|Peggy B. McGee,Steven M. Nowick|6|3|0|0
101|Power optimal dual-Vdd buffered tree considering buffer stations and blockages.|King Ho Tam,Lei He|13|2|1|6
102|Net weighting to reduce repeater counts during placement.|Brent Goplen,Prashant Saxena,Sachin S. Sapatnekar|5|1|0|1
103|Path based buffer insertion.|Cliff C. N. Sze,Charles J. Alpert,Jiang Hu,Weiping Shi|35|13|0|4
104|Diffusion-based placement migration.|Haoxing Ren,David Zhigang Pan,Charles J. Alpert,Paul Villarrubia|59|21|2|16
105|Is methodology the highway out of verification hell?|Francine Bacchini,Gabe Moretti,Harry Foster,Janick Bergeron,Masayuki Nakamura,Shrenik Mehta,Laurent Ducousso|5|1|0|0
106|Full-chip analysis of leakage power under process variations, including spatial correlations.|Hongliang Chang,Sachin S. Sapatnekar|229|116|5|8
107|Variations-aware low-power design with voltage scaling.|Navid Azizi,Muhammad M. Khellah,Vivek De,Farid N. Najm|29|8|0|2
108|Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance.|Ashish Srivastava,Saumil Shah,Kanak Agarwal,Dennis Sylvester,David Blaauw,Stephen W. Director|109|40|4|6
109|Leakage minimization of nano-scale circuits in the presence of systematic and random variations.|Sarvesh Bhardwaj,Sarma B. K. Vrudhula|41|14|0|4
110|A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3).|Pascal Urard,L. Paumier,P. Georgelin,T. Michel,V. Lebars,E. Yeo,B. Gupta|12|3|1|2
111|A design platform for 90-nm leakage reduction techniques.|Philippe Royannez,Hugh Mair,Franck Dahan,Mike Wagner,Mark Streeter,Laurent Bouetel,Joel Blasquez,H. Clasen,G. Semino,Julie Dong,D. Scott,B. Pitts,Claudine Raibaut,Uming Ko|2|2|0|0
112|A 24 GHz phased-array transmitter in 0.18µm CMOS.|Arun Natarajan,Abbas Komijani,Ali Hajimiri|n/a
113|Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs.|Taeweon Suh,Daehyun Kim,Hsien-Hsin S. Lee|15|5|0|1
114|A low latency router supporting adaptivity for on-chip interconnects.|Jongman Kim,Dongkook Park,Theo Theocharides,Narayanan Vijaykrishnan,Chita R. Das|225|158|9|10
115|Floorplan-aware automated synthesis of bus-based communication architectures.|Sudeep Pasricha,Nikil D. Dutt,Elaheh Bozorgzadeh,Mohamed Ben-Romdhane|71|22|0|13
116|FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology.|Krishna Sekar,Kanishka Lahiri,Anand Raghunathan,Sujit Dey|39|8|0|3
117|Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements.|Sven Heithecker,Rolf Ernst|61|37|1|16
118|Microarchitecture-aware floorplanning using a statistical design of experiments approach.|Vidyasagar Nookala,Ying Chen,David J. Lilja,Sachin S. Sapatnekar|39|18|0|4
119|Timing-driven placement by grid-warping.|Zhong Xiu,Rob A. Rutenbar|19|5|0|4
120|Faster and better global placement by a new transportation algorithm.|Ulrich Brenner,Markus Struzyna|37|9|1|6
121|Multilevel full-chip routing for the X-based architecture.|Tsung-Yi Ho,Chen-Feng Chang,Yao-Wen Chang,Sao-Jie Chen|48|10|0|9
122|Matlab extensions for the development, testing and verification of real-time DSP software.|David P. Magee|14|4|0|1
123|Matlab as a development environment for FPGA design.|Tejas M. Bhatt,Dennis McCain|23|19|2|0
124|Should our power approach be current?|Tim Fox,Lou Covey,Susan Mack,David Heacock,Ed P. Huijbregts,Vess Johnson,Avner Kornfeld,Andrew Yang,Paul S. Zuchowski|n/a
125|DTM: dynamic tone mapping for backlight scaling.|Ali Iranli,Massoud Pedram|33|14|1|3
126|Application/architecture power co-optimization for embedded systems powered by renewable sources.|Dexin Li,Pai H. Chou|11|7|0|0
127|User-perceived latency driven voltage scaling for interactive applications.|Le Yan,Lin Zhong,Niraj K. Jha|35|16|1|2
128|System-level energy-efficient dynamic task scheduling.|Jianli Zhuo,Chaitali Chakrabarti|84|38|0|3
129|OPERA: optimization with ellipsoidal uncertainty for robust analog IC design.|Yang Xu,Kan-Lin Hsiung,Xin Li,Ivan Nausieda,Stephen P. Boyd,Lawrence T. Pileggi|43|22|0|3
130|A unified optimization framework for equalization filter synthesis.|Jihong Ren,Mark R. Greenstreet|17|5|0|4
131|Template-driven parasitic-aware optimization of analog integrated circuit layouts.|Sambuddha Bhattacharya,Nuttorn Jangkrajarng,C.-J. Richard Shi|7|3|0|3
132|Multi-level approach for integrated spiral inductor optimization.|Arthur Nieuwoudt,Yehia Massoud|53|26|0|39
133|Statistical static timing analysis: how simple can we get?|Chirayu S. Amin,Noel Menezes,Kip Killpack,Florentin Dartu,Umakanta Choudhury,Nagib Hakim,Yehea I. Ismail|98|36|2|0
134|Mapping statistical process variations toward circuit performance variability: an analytical modeling approach.|Yu Cao,Lawrence T. Clark|168|88|2|8
135|Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation.|Peng Li|15|9|4|2
136|Formal verification: is it real enough?|Yaron Wolfsthal,Rebecca M. Gott|5|0|0|0
137|Can we really do without the support of formal methods in the verification of large designs?|Umberto Rossi|1|1|0|0
138|Streamline verification process with formal property verification to meet highly compressed design cycle.|Prosenjit Chatterjee|5|0|0|0
139|TCAM enabled on-chip logic minimization.|Seraj Ahmad,Rabi N. Mahapatra|2|2|0|0
140|Hardware speech recognition for user interfaces in low cost, low power devices.|Sergiu Nedevschi,Rabin K. Patra,Eric A. Brewer|58|27|3|1
141|Improving java virtual machine reliability for memory-constrained embedded systems.|Guangyu Chen,Mahmut T. Kandemir|13|11|3|0
142|Frequency-based code placement for embedded multiprocessors.|Corey Goldfeder|4|2|0|0
143|Power emulation: a new paradigm for power estimation.|Joel Coburn,Srivaths Ravi,Anand Raghunathan|52|44|0|1
144|Implementing low-power configurable processors: practical options and tradeoffs.|John Wei,Chris Rowen|9|0|0|0
145|Low power network processor design using clock gating.|Yan Luo,Jia Yu,Jun Yang,Laxmi N. Bhuyan|46|26|3|3
146|A variation tolerant subthreshold design approach.|Nikhil Jayakumar,Sunil P. Khatri|33|16|0|8
147|Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction.|Yan Lin,Lei He|27|7|0|10
148|Logic block clustering of large designs for channel-width constrained FPGAs.|Marvin Tom,Guy G. Lemieux|144|63|111|5
149|Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility.|Antonio Carlos Schneider Beck,Luigi Carro|47|21|1|24
150|Beyond safety: customized SAT-based model checking.|Malay K. Ganai,Aarti Gupta,Pranav Ashar|12|3|0|4
151|Efficient SAT solving: beyond supercubes.|Domagoj Babic,Jesse D. Bingham,Alan J. Hu|7|4|0|2
152|Prime clauses for fast enumeration of satisfying assignments to boolean circuits.|HoonSang Jin,Fabio Somenzi|32|16|1|5
153|Dynamic abstraction using SAT-based BMC.|Liang Zhang,Mukul R. Prasad,Michael S. Hsiao,Thomas Sidle|7|3|0|1
154|BEOL variability and impact on RC extraction.|N. S. Nagaraj,Tom Bonifield,Abha Singh,Clive Bittlestone,Usha Narasimha,Viet Le,Anthony M. Hill|23|5|2|1
155|An effective DFM strategy requires accurate process and IP pre-characterization.|Carlo Guardiani,Massimo Bertoletti,Nicola Dragone,Marco Malcotti,Patrick McNamara|23|10|0|0
156|Variation-tolerant circuits: circuit solutions and techniques.|James Tschanz,Keith A. Bowman,Vivek De|75|38|0|0
157|On the need for statistical timing analysis.|Farid N. Najm|37|16|2|0
158|CAD tools for variation tolerance.|David Blaauw,Kaviraj Chopra|12|3|0|0
159|Are there economic benefits in DFM?|Matt Nowak,Riko Radojcic|7|5|0|0
160|A generic micro-architectural test plan approach for microprocessor verification.|Allon Adir,Hezi Azatchi,Eyal Bin,Ofer Peled,Kirill Shoikhet|11|2|1|1
161|IODINE: a tool to automatically infer dynamic invariants for hardware designs.|Sudheendra Hangal,Naveen Chandra,Sridhar Narayanan,Sandeep Chakravorty|73|54|2|0
162|VLIW: a case study of parallelism verification.|Allon Adir,Yaron Arbetman,Bella Dubrov,Yossi Lichtenstein,Michal Rimon,Michael Vinov,Massimo A. Calligaro,Andrew Cofler,Gabriel Duffy|2|1|0|1
163|StressTest: an automatic approach to test generation via activity monitors.|Ilya Wagner,Valeria Bertacco,Todd M. Austin|54|15|2|13
164|Smart diagnostics for configurable processor verification.|Sadik Ezer,Scott Johnson|6|2|0|0
165|Power-aware placement.|Yongseok Cheon,Pei-Hsin Ho,Andrew B. Kahng,Sherief Reda,Qinke Wang|116|73|1|7
166|How accurately can we model timing in a placement engine?|Amit Chowdhary,Karthik Rajagopal,Satish Venkatesan,Tung Cao,Vladimir Tiourin,Yegna Parasuram,Bill Halpin|33|17|0|1
167|Efficient and accurate gate sizing with piecewise convex delay models.|Hiran Tennakoon,Carl Sechen|28|16|0|3
168|Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method.|Yuantao Peng,Xun Liu|11|4|2|3
169|Minimising buffer requirements of synchronous dataflow graphs with model checking.|Marc Geilen,Twan Basten,Sander Stuijk|93|60|0|11
170|Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips.|Fei Su,Krishnendu Chakrabarty|106|68|0|48
171|Towards scalable flow and context sensitive pointer analysis.|Jianwen Zhu|38|20|1|0
172|MiniBit: bit-width optimization via affine arithmetic.|Dong-U Lee,Altaf Abdul Gaffar,Oskar Mencer,Wayne Luk|54|35|1|6
173|A non-parametric approach for dynamic range estimation of nonlinear systems.|Bin Wu,Jianwen Zhu,Farid N. Najm|5|3|0|3
174|Path delay test compaction with process variation tolerance.|Seiji Kajihara,Masayasu Fukunaga,Xiaoqing Wen,Toshiyuki Maeda,Shuji Hamada,Yasuo Sato|14|3|0|1
175|A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs.|Rasit Onur Topaloglu,Alex Orailoglu|6|4|0|2
176|Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 µm and 90 nm technologies.|Luigi Dilillo,Patrick Girard,Serge Pravossoudovitch,Arnaud Virazel,Magali Bastian|21|12|0|3
177|Asynchronous circuits transient faults sensitivity evaluation.|Yannick Monnet,Marc Renaudin,Régis Leveugle|31|14|0|6
178|Deterministic approaches to analog performance space exploration (PSE).|Daniel Mueller,Guido Stehr,Helmut E. Graeb,Ulf Schlichtmann|25|4|0|4
179|Mixed signal design space exploration through analog platforms.|Fernando De Bernardinis,Pierluigi Nuzzo,Alberto L. Sangiovanni-Vincentelli|41|14|0|14
180|Performance space modeling for hierarchical synthesis of analog integrated circuits.|Georges G. E. Gielen,Trent McConaghy,Tom Eeckelaert|57|21|1|9
181|Structured/platform ASIC apprentices: which platform will survive your board room?|Ron Wilson,Joe Gianelli,Chris Hamlin,Ken McElvain,Steve Leibson,Ivo Bolson,Rich Tobias,Raul Camposano|0|0|0|0
182|Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints.|Luis Alejandro Cortés,Petru Eles,Zebo Peng|17|5|0|3
183|DC-DC converter-aware power management for battery-operated embedded systems.|Yongseok Choi,Naehyuck Chang,Taewhan Kim|24|15|0|8
184|Energy optimal speed control of devices with discrete speed sets.|Ravishankar Rao,Sarma B. K. Vrudhula|10|3|0|1
185|Optimal procrastinating voltage scheduling for hard real-time systems.|Yan Zhang,Zhijian Lu,John Lach,Kevin Skadron,Mircea R. Stan|38|15|0|6
186|Flexible ASIC: shared masking for multiple media processors.|Jennifer L. Wong,Farinaz Koushanfar,Miodrag Potkonjak|5|3|0|0
187|Device and architecture co-optimization for FPGA power reduction.|Lerong Cheng,Phoebe Wong,Fei Li,Yan Lin,Lei He|33|16|1|9
188|Exploring technology alternatives for nano-scale FPGA interconnects.|Aman Gayasen,Narayanan Vijaykrishnan,Mary Jane Irwin|45|21|0|3
189|Piece-wise approximations of RLCK circuit responses using moment matching.|Chirayu S. Amin,Yehea I. Ismail,Florentin Dartu|0|0|0|0
190|A quasi-convex optimization approach to parameterized model order reduction.|Kin Cheong Sou,Alexandre Megretski,Luca Daniel|85|45|0|21
191|Structure preserving reduction of frequency-dependent interconnect.|Quming Zhou,Kartik Mohanram,Athanasios C. Antoulas|1|0|0|0
192|Segregation by primary phase factors: a full-wave algorithm for model order reduction.|Thomas J. Klemas,Luca Daniel,Jacob K. White|8|5|0|0
