

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    8 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_j5sWEs
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hiCqlC"
Running: cat _ptx_hiCqlC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_VARmDM
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_VARmDM --output-file  /dev/null 2> _ptx_hiCqlCinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hiCqlC _ptx2_VARmDM _ptx_hiCqlCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:15:56 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 249505 (ipc=249.5) sim_rate=124752 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:15:57 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(47,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1248,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1248,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1249,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1250,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1251,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1259,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1259,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1260,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1260,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1260,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1261,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1261,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1262,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1262,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1263,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1263,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1267,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1268,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1268,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1269,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1270,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1271,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1281,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1281,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1282,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1282,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1284,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1285,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1290,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1290,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1291,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1292,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1293,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1295,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1295,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1298,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1306,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1306,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1306,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1306,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1306,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1306,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1307,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1307,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1308,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1308,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1309,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1310,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1310,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1310,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1312,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1312,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1312,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1313,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1313,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1313,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1313,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1313,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1314,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1314,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1314,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1314,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1315,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1315,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1323,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1323,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1323,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1324,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1326,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1326,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1327,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1328,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1330,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1330,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1330,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1330,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1331,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1331,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1331,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1331,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1331,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1332,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1333,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1333,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1334,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1336,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1344,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1348,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1348,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1350,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1351,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1360,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1360,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1360,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1361,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1362,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1363,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1366,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1366,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1366,0), 3 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(154,0,0) tid=(86,0,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1367,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1368,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1369,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(139,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(167,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1741,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1741,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1742,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1742,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1747,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1748,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1761,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1762,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1770,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1772,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1773,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1777,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1778,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1779,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1779,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1779,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1779,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1780,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1780,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1781,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1781,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1784,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1785,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1786,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1786,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1786,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1787,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1787,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1797,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1797,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1798,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1799,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1802,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1804,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1804,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1805,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1805,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1806,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1810,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1810,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1811,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1811,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1819,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1820,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1820,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1821,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1823,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1824,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1824,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1825,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1825,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1826,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1826,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1828,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1837,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1838,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1853,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1854,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1854,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1854,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1855,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1856,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(122,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1865,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1872,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1876,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1878,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1879,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1879,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1879,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1879,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1880,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1880,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1881,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1883,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1886,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1887,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1891,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1892,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1892,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1893,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1893,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1900,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1906,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1907,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1915,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1916,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1920,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1921,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1923,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1924,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1928,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1929,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1929,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1930,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1930,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1931,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1935,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1936,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1936,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1937,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1937,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1938,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1950,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1950,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1950,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1950,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1951,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1951,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1963,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1963,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1964,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1965,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1970,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1971,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1973,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1973,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1974,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1974,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1981,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1981,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(236,0,0) tid=(75,0,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1982,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1982,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1998,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 749937 (ipc=375.0) sim_rate=249979 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:15:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2006,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2011,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2014,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2014,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2014,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2017,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2017,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2034,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2042,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2043,0), 4 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(237,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2177,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2202,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2203,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2209,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2220,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2226,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2233,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2233,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2243,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2245,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2265,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2270,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2292,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2295,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2314,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2322,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2326,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2331,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2337,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2349,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2349,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2360,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2361,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2370,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2372,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2376,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2378,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2380,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2385,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2388,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2391,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2393,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2395,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2395,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2397,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2409,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2412,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2423,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2425,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2427,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2431,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2435,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2439,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2441,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2441,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5892,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5893
gpu_sim_insn = 917736
gpu_ipc =     155.7332
gpu_tot_sim_cycle = 5893
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.7332
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 280
gpu_stall_icnt2sh    = 263
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7402	W0_Idle:18369	W0_Scoreboard:23088	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5892 
mrq_lat_table:495 	11 	33 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	347 	180 	11 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1563         0      5874         0         0         0         0         0         0         0       928       904      1751      1766         0         0 
dram[1]:      1179         0         0         0         0         0         0         0         0         0       935       907      1741      1735         0      3944 
dram[2]:         0         0         0      3071         0      1604         0         0         0      4277       947       910      1750      1532         0         0 
dram[3]:         0         0         0      5071         0      4674         0         0         0         0       944       913      1749      1743         0         0 
dram[4]:         0      3871         0         0         0      5468         0         0         0         0      1256      2546      1763      1747      3141         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       900       926      1757      1768      5541         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1044    none         126    none      none      none      none      none      none      none         261       261       286       259    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         271       260       259       260    none         260
dram[2]:     none      none      none         126    none         265    none      none      none         126       262       264       260       250    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         270       274       274       263    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         295       253       261       260       261    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       262       262       261       266    none  
maximum mf latency per bank:
dram[0]:        279         0       252         0         0         0         0         0         0         0       275       275       323       275         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       276       272       278       269         0       266
dram[2]:          0         0         0       252         0       265         0         0         0       252       274       281       269       277         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       278       275       293       290         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       284       281       290       271       266         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       281       279       280       276       266         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fd987c240f0 :  mf: uid= 34695, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5888), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7674 n_act=9 n_pre=3 n_req=92 n_rd=91 n_write=1 bw_util=0.02366
n_activity=858 dram_eff=0.2145
bk0: 4a 7688i bk1: 0a 7774i bk2: 1a 7757i bk3: 0a 7775i bk4: 0a 7776i bk5: 0a 7777i bk6: 0a 7779i bk7: 0a 7779i bk8: 0a 7780i bk9: 0a 7780i bk10: 20a 7744i bk11: 22a 7735i bk12: 22a 7730i bk13: 22a 7740i bk14: 0a 7777i bk15: 0a 7777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00604268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7679 n_act=6 n_pre=0 n_req=93 n_rd=93 n_write=0 bw_util=0.02391
n_activity=763 dram_eff=0.2438
bk0: 2a 7761i bk1: 0a 7776i bk2: 0a 7777i bk3: 0a 7777i bk4: 0a 7777i bk5: 0a 7777i bk6: 0a 7777i bk7: 0a 7779i bk8: 0a 7780i bk9: 0a 7780i bk10: 20a 7741i bk11: 22a 7738i bk12: 24a 7735i bk13: 22a 7722i bk14: 0a 7776i bk15: 3a 7762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00578555
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7680 n_act=7 n_pre=0 n_req=91 n_rd=88 n_write=3 bw_util=0.0234
n_activity=765 dram_eff=0.2379
bk0: 0a 7778i bk1: 0a 7779i bk2: 0a 7779i bk3: 1a 7759i bk4: 0a 7777i bk5: 1a 7763i bk6: 0a 7778i bk7: 0a 7780i bk8: 0a 7780i bk9: 1a 7760i bk10: 20a 7739i bk11: 22a 7734i bk12: 22a 7736i bk13: 21a 7715i bk14: 0a 7775i bk15: 0a 7776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00539985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7684 n_act=6 n_pre=0 n_req=88 n_rd=86 n_write=2 bw_util=0.02263
n_activity=677 dram_eff=0.26
bk0: 0a 7778i bk1: 0a 7780i bk2: 0a 7780i bk3: 1a 7760i bk4: 0a 7778i bk5: 1a 7758i bk6: 0a 7777i bk7: 0a 7778i bk8: 0a 7779i bk9: 0a 7779i bk10: 20a 7733i bk11: 22a 7738i bk12: 22a 7731i bk13: 20a 7713i bk14: 0a 7774i bk15: 0a 7775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00707123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7668 n_act=10 n_pre=3 n_req=97 n_rd=93 n_write=4 bw_util=0.02494
n_activity=871 dram_eff=0.2227
bk0: 0a 7775i bk1: 1a 7757i bk2: 0a 7776i bk3: 0a 7778i bk4: 0a 7778i bk5: 1a 7760i bk6: 0a 7780i bk7: 0a 7781i bk8: 0a 7782i bk9: 0a 7783i bk10: 24a 7682i bk11: 23a 7694i bk12: 22a 7725i bk13: 20a 7714i bk14: 2a 7759i bk15: 0a 7772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0163281
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778 n_nop=7686 n_act=5 n_pre=0 n_req=87 n_rd=87 n_write=0 bw_util=0.02237
n_activity=677 dram_eff=0.257
bk0: 0a 7775i bk1: 0a 7776i bk2: 0a 7776i bk3: 0a 7776i bk4: 0a 7777i bk5: 0a 7778i bk6: 0a 7779i bk7: 0a 7781i bk8: 0a 7781i bk9: 0a 7781i bk10: 22a 7734i bk11: 22a 7733i bk12: 22a 7733i bk13: 20a 7735i bk14: 1a 7762i bk15: 0a 7774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0948
	minimum = 6
	maximum = 50
Network latency average = 9.47903
	minimum = 6
	maximum = 39
Slowest packet = 733
Flit latency average = 8.19608
	minimum = 6
	maximum = 35
Slowest flit = 1997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00749163
	minimum = 0.00593925 (at node 10)
	maximum = 0.0130663 (at node 15)
Accepted packet rate average = 0.00749163
	minimum = 0.00593925 (at node 10)
	maximum = 0.0130663 (at node 15)
Injected flit rate average = 0.0217961
	minimum = 0.00593925 (at node 10)
	maximum = 0.0582046 (at node 15)
Accepted flit rate average= 0.0217961
	minimum = 0.0071271 (at node 19)
	maximum = 0.0447989 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0948 (1 samples)
	minimum = 6 (1 samples)
	maximum = 50 (1 samples)
Network latency average = 9.47903 (1 samples)
	minimum = 6 (1 samples)
	maximum = 39 (1 samples)
Flit latency average = 8.19608 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00749163 (1 samples)
	minimum = 0.00593925 (1 samples)
	maximum = 0.0130663 (1 samples)
Accepted packet rate average = 0.00749163 (1 samples)
	minimum = 0.00593925 (1 samples)
	maximum = 0.0130663 (1 samples)
Injected flit rate average = 0.0217961 (1 samples)
	minimum = 0.00593925 (1 samples)
	maximum = 0.0582046 (1 samples)
Accepted flit rate average = 0.0217961 (1 samples)
	minimum = 0.0071271 (1 samples)
	maximum = 0.0447989 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 1964 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5893)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5893)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5893)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5893)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5893)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5893)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5893)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (374,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (374,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(375,5893)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(375,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5893)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,5893)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (379,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(380,5893)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(388,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (389,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(390,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (397,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(398,5893)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,5893)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (403,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(404,5893)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(97,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (409,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(410,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (411,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(412,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (412,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(413,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (417,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(418,5893)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (423,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(424,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (424,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(425,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (425,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(426,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (427,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(428,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (429,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (429,5893), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(430,5893)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(431,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (437,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5893)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(438,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (443,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(444,5893)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (447,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(448,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (448,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(449,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (457,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(458,5893)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (465,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5893)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5893)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(466,5893)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(466,5893)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(466,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5893), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5893)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (471,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(472,5893)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (472,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(473,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (475,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (475,5893), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(476,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (476,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(477,5893)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(477,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (481,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(482,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (487,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(488,5893)
GPGPU-Sim uArch: cycles simulated: 6393  inst.: 1279659 (ipc=723.8) sim_rate=319914 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:15:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (502,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(503,5893)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(140,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (545,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(546,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (557,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (557,5893), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(558,5893)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(559,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (560,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(561,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (561,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (561,5893), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(562,5893)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(563,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (571,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (571,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (571,5893), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(572,5893)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(572,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (572,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(573,5893)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (573,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (573,5893), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(574,5893)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(575,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (579,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (579,5893), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(580,5893)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(581,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (583,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(584,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (584,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (584,5893), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(585,5893)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(586,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (589,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (589,5893), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(590,5893)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(591,5893)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (591,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (591,5893), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(592,5893)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(593,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (594,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (594,5893), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(595,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (595,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (595,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (595,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (595,5893), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(596,5893)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(596,5893)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(596,5893)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(597,5893)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(597,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (603,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(604,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (612,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(613,5893)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(172,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (712,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(713,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (729,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(730,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (741,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(742,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (742,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(743,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (745,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(746,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (751,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(752,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (769,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(770,5893)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(120,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (778,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(779,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (781,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(782,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (785,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(786,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (790,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(791,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (792,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (792,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(793,5893)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(793,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (796,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5893), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(797,5893)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (805,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(806,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (813,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(814,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (819,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(820,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (821,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(822,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (823,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(824,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (824,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,5893)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(825,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (828,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (828,5893), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(829,5893)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(829,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (831,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(832,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (837,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(838,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (845,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(846,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (846,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(847,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (848,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(849,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (857,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(858,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (858,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(859,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (861,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(862,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (866,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(867,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (876,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(877,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (881,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(882,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (883,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(884,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (886,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(887,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (887,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(888,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (891,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(892,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (894,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(895,5893)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (897,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(898,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (899,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(900,5893)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(211,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (905,5893), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(906,5893)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (908,5893), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(909,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (909,5893), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(910,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (911,5893), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(912,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (915,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(916,5893)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (927,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (927,5893), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(928,5893)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(929,5893)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (931,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (931,5893), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(932,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (932,5893), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5893)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(933,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (933,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(934,5893)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(934,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (934,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(935,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (938,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(939,5893)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (943,5893), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(944,5893)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (947,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (947,5893), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(948,5893)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(948,5893)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (950,5893), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(951,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (958,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(959,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5893), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5893)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (971,5893), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(972,5893)
GPGPU-Sim uArch: cycles simulated: 6893  inst.: 1650132 (ipc=732.4) sim_rate=330026 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:16:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1006,5893), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1007,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1013,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1014,5893)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1017,5893), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1018,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1021,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1022,5893)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1023,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1023,5893), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1024,5893)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1024,5893), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1025,5893)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1025,5893)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(221,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1038,5893), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1039,5893)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1045,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1045,5893), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1046,5893)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1046,5893)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1048,5893), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1049,5893)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1050,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1050,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1050,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1050,5893), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1051,5893)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1051,5893)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1052,5893)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1052,5893)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1052,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1053,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1060,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1060,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1067,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1068,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1068,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1078,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1082,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1085,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1101,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1122,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1138,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1141,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1145,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1156,5893), 3 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(195,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1170,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1170,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1177,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1179,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1189,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1190,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1190,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1194,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1198,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1207,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1208,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1208,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1213,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1214,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1218,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1226,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1233,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1246,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1255,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1258,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1262,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1263,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1267,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1267,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1271,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1272,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1272,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1275,5893), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1276,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1286,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1288,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1289,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1291,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1294,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1299,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1301,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1301,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1303,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1305,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1308,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1310,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1311,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1314,5893), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1314,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1325,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1328,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1329,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1341,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1346,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1347,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1349,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1356,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1360,5893), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1402,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1405,5893), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1426,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1445,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1453,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1461,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7393  inst.: 1835100 (ipc=611.6) sim_rate=305850 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:16:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3088,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3827,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4328,5893), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4395,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4880,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5370,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5396,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5967,5893), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5968
gpu_sim_insn = 919016
gpu_ipc =     153.9906
gpu_tot_sim_cycle = 11861
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     154.8564
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 280
gpu_stall_icnt2sh    = 548
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 976
	L1I_total_cache_miss_rate = 0.0258
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 358, Miss = 112, Miss_rate = 0.313, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 348, Miss = 104, Miss_rate = 0.299, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 326, Miss = 93, Miss_rate = 0.285, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 326, Miss = 83, Miss_rate = 0.255, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[4]: Access = 310, Miss = 85, Miss_rate = 0.274, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 388, Miss = 129, Miss_rate = 0.332, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[10]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 318, Miss = 96, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 62, Miss_rate = 0.228, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1256
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 2970
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1083
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36849
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1083
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8295	W0_Idle:44426	W0_Scoreboard:51606	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8664 {8:1083,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147288 {136:1083,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 205 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11860 
mrq_lat_table:619 	11 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	679 	605 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1319 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	760 	320 	18 	0 	0 	0 	0 	2 	9 	37 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1563      3615      5874      4029         0         0         0      4271      2330      3590      2088      3161      1751      1766      1734      3335 
dram[1]:      1179         0         0         0      4163      3010         0      2695       926         0      1681       907      1741      1735      2451      3944 
dram[2]:         0      4857      3985      3071         0      2825         0      5378         0      4277       947       910      1750      2315      2140      3831 
dram[3]:      1360      3262      2276      5071         0      4674      2590      3218      4460      4481       944       913      1749      1847      2347      2463 
dram[4]:      3407      3871         0         0         0      5468      2796         0      4427      2821      1256      2546      1763      1747      3141      2488 
dram[5]:      1387      2391      2215      1624      2679      1444      3668      1428      3413      3475       900       926      1757      1768      5541      2113 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1044       126       160       125    none      none      none         126       175       124       395       416       467       389       260       261
dram[1]:          0    none      none      none         125       125    none         200       265    none         420       420       398       422       265       371
dram[2]:     none         125       125       160    none         175    none         126    none         151       412       423       411       407       409       266
dram[3]:        267       132       124       160    none         197       126       124       125       266       426       454       404       383       259       258
dram[4]:        125       199    none      none      none         160       124    none         177       126       694       354       365       403       293       307
dram[5]:        266       147       126       266       124       266       127       266       125       126       426       412       406       418       304       259
maximum mf latency per bank:
dram[0]:        279       252       252       251         0         0         0       252       265       252       275       275       323       275       266       266
dram[1]:          0         0         0         0       251       251         0       275       265         0       276       272       278       269       265       266
dram[2]:          0       251       251       252         0       265         0       252         0       275       274       281       282       277       266       266
dram[3]:        267       264       251       252         0       252       252       252       251       266       278       275       293       290       266       265
dram[4]:        251       252         0         0         0       252       252         0       270       252       284       281       290       271       266       265
dram[5]:        266       252       252       266       251       266       254       266       251       252       281       279       280       276       279       265

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15513 n_act=19 n_pre=6 n_req=117 n_rd=107 n_write=10 bw_util=0.01495
n_activity=1396 dram_eff=0.1676
bk0: 4a 15562i bk1: 1a 15631i bk2: 2a 15623i bk3: 1a 15633i bk4: 0a 15654i bk5: 0a 15657i bk6: 0a 15660i bk7: 1a 15640i bk8: 2a 15614i bk9: 2a 15625i bk10: 21a 15587i bk11: 23a 15577i bk12: 23a 15602i bk13: 22a 15615i bk14: 3a 15638i bk15: 2a 15638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00830406
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15529 n_act=14 n_pre=3 n_req=109 n_rd=105 n_write=4 bw_util=0.01393
n_activity=1167 dram_eff=0.1868
bk0: 2a 15638i bk1: 0a 15654i bk2: 0a 15655i bk3: 0a 15656i bk4: 1a 15637i bk5: 1a 15635i bk6: 0a 15656i bk7: 3a 15587i bk8: 1a 15641i bk9: 0a 15654i bk10: 21a 15586i bk11: 22a 15613i bk12: 25a 15609i bk13: 23a 15596i bk14: 1a 15639i bk15: 5a 15636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00594059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15516 n_act=18 n_pre=6 n_req=115 n_rd=103 n_write=12 bw_util=0.01469
n_activity=1369 dram_eff=0.168
bk0: 0a 15655i bk1: 1a 15638i bk2: 1a 15636i bk3: 2a 15624i bk4: 0a 15655i bk5: 2a 15610i bk6: 0a 15655i bk7: 1a 15637i bk8: 0a 15656i bk9: 6a 15544i bk10: 20a 15613i bk11: 22a 15610i bk12: 23a 15590i bk13: 23a 15541i bk14: 1a 15636i bk15: 1a 15637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00625998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15515 n_act=18 n_pre=3 n_req=119 n_rd=109 n_write=10 bw_util=0.0152
n_activity=1312 dram_eff=0.1814
bk0: 1a 15640i bk1: 1a 15627i bk2: 2a 15626i bk3: 2a 15624i bk4: 0a 15654i bk5: 1a 15636i bk6: 1a 15636i bk7: 2a 15626i bk8: 1a 15636i bk9: 1a 15642i bk10: 21a 15584i bk11: 22a 15614i bk12: 23a 15608i bk13: 22a 15540i bk14: 4a 15633i bk15: 5a 15633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00625998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fd97c479370 :  mf: uid= 60703, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11856), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15508 n_act=17 n_pre=5 n_req=125 n_rd=114 n_write=11 bw_util=0.01597
n_activity=1332 dram_eff=0.1877
bk0: 1a 15632i bk1: 1a 15633i bk2: 0a 15652i bk3: 0a 15654i bk4: 0a 15656i bk5: 2a 15628i bk6: 2a 15624i bk7: 0a 15658i bk8: 2a 15613i bk9: 1a 15640i bk10: 25a 15532i bk11: 24a 15558i bk12: 22a 15601i bk13: 23a 15587i bk14: 8a 15629i bk15: 3a 15634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0106036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15655 n_nop=15515 n_act=19 n_pre=3 n_req=118 n_rd=109 n_write=9 bw_util=0.01508
n_activity=1320 dram_eff=0.1788
bk0: 1a 15638i bk1: 3a 15610i bk2: 1a 15634i bk3: 1a 15640i bk4: 2a 15620i bk5: 1a 15642i bk6: 1a 15637i bk7: 1a 15646i bk8: 1a 15639i bk9: 1a 15639i bk10: 23a 15583i bk11: 22a 15607i bk12: 22a 15609i bk13: 21a 15610i bk14: 4a 15584i bk15: 4a 15630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00453529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143, Miss = 55, Miss_rate = 0.385, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 98, Miss = 52, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 121, Miss = 51, Miss_rate = 0.421, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 109, Miss = 58, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 53, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 60, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 55, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1330
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4865
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5876
icnt_total_pkts_simt_to_mem=1516
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.88351
	minimum = 6
	maximum = 32
Network latency average = 8.42575
	minimum = 6
	maximum = 27
Slowest packet = 1405
Flit latency average = 7.22426
	minimum = 6
	maximum = 23
Slowest flit = 3953
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00911032
	minimum = 0.00502681 (at node 9)
	maximum = 0.0170912 (at node 23)
Accepted packet rate average = 0.00911032
	minimum = 0.00502681 (at node 9)
	maximum = 0.0170912 (at node 23)
Injected flit rate average = 0.0243521
	minimum = 0.00502681 (at node 9)
	maximum = 0.0479223 (at node 15)
Accepted flit rate average= 0.0243521
	minimum = 0.00854558 (at node 19)
	maximum = 0.0532842 (at node 5)
Injected packet length average = 2.67302
Accepted packet length average = 2.67302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.48916 (2 samples)
	minimum = 6 (2 samples)
	maximum = 41 (2 samples)
Network latency average = 8.95239 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Flit latency average = 7.71017 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00830097 (2 samples)
	minimum = 0.00548303 (2 samples)
	maximum = 0.0150788 (2 samples)
Accepted packet rate average = 0.00830097 (2 samples)
	minimum = 0.00548303 (2 samples)
	maximum = 0.0150788 (2 samples)
Injected flit rate average = 0.0230741 (2 samples)
	minimum = 0.00548303 (2 samples)
	maximum = 0.0530635 (2 samples)
Accepted flit rate average = 0.0230741 (2 samples)
	minimum = 0.00783634 (2 samples)
	maximum = 0.0490415 (2 samples)
Injected packet size average = 2.77969 (2 samples)
Accepted packet size average = 2.77969 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1976 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11861)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11861)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11861)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11861)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11861)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11861)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11861)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(89,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(68,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(58,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (373,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(374,11861)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,11861)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,11861)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (379,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(380,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (389,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(390,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (391,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(392,11861)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,11861)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (392,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(393,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (397,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(398,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (399,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(400,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (400,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,11861)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(401,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (404,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(405,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (406,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (413,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (413,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(414,11861)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(414,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (417,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(418,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (419,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(420,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (423,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (423,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(424,11861)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(424,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (424,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(425,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (425,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(426,11861)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(92,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (431,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(432,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (432,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (432,11861), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(433,11861)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(434,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (438,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(439,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (439,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(440,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (441,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(442,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (443,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(444,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (448,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(449,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (449,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (449,11861), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(450,11861)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(451,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (452,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(453,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (456,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (457,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(458,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (462,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(463,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (463,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (463,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (463,11861), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(464,11861)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,11861)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (466,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(467,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (471,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(472,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (472,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(473,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (475,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(476,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (479,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (479,11861), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(480,11861)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(481,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (481,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (481,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(482,11861)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(482,11861)
GPGPU-Sim uArch: cycles simulated: 12361  inst.: 2197238 (ipc=721.0) sim_rate=313891 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:16:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (530,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(531,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (545,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(546,11861)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(94,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (549,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(550,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (556,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (556,11861), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(557,11861)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(558,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (561,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(562,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (564,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (564,11861), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(565,11861)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(566,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (567,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (567,11861), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(568,11861)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(569,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (571,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(572,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (573,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (573,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (573,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(574,11861)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(574,11861)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(575,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(580,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (581,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (581,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (581,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(582,11861)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(582,11861)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(583,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (584,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(585,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (596,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(597,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (597,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(598,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (605,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(606,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (608,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(609,11861)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(124,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (674,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(675,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (725,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(726,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (730,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(731,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (739,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(740,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (747,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(748,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (750,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(751,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (755,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(756,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (757,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(758,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (763,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(764,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (765,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(766,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (768,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(769,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (769,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(770,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (772,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(773,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (775,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(776,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (777,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(778,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (783,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(784,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (786,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(787,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (791,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(792,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (795,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(796,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (804,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(805,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (806,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (806,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(807,11861)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(807,11861)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(175,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (825,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(826,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (827,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(828,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (828,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(829,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (829,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(830,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (842,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(843,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (844,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(845,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (849,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(850,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (850,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(851,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (856,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(857,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (862,11861), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(863,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (863,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(864,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (875,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(876,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (882,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (882,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(883,11861)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(883,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (883,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(884,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (885,11861), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(886,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (886,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(887,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (888,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(889,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (889,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (889,11861), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(890,11861)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(891,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (891,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(892,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (904,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(905,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (905,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (905,11861), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(906,11861)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(907,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (907,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(908,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (909,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(910,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (914,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(915,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (933,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(934,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (943,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(944,11861)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(213,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (953,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (953,11861), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(954,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (954,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (954,11861), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(955,11861)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(955,11861)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(956,11861)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (956,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (956,11861), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(957,11861)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(958,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (972,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(973,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (977,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(978,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (990,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(991,11861)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (992,11861), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(993,11861)
GPGPU-Sim uArch: cycles simulated: 12861  inst.: 2547002 (ipc=710.2) sim_rate=318375 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:16:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1005,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1006,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1007,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1008,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1022,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1023,11861)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1035,11861), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1036,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1036,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1037,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1038,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1039,11861)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1049,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1049,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1049,11861), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1050,11861)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1051,11861)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1052,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1056,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1057,11861)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1074,11861), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1075,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1077,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1078,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1078,11861), 5 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(196,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1078,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1079,11861)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1079,11861)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1087,11861), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1088,11861)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1088,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1088,11861), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1089,11861)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1089,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1112,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1113,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1115,11861), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1116,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1116,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1117,11861)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1126,11861), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1127,11861)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1131,11861), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1132,11861)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1137,11861), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1138,11861)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1143,11861), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1144,11861)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1148,11861), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1149,11861)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1165,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1165,11861), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1166,11861)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1166,11861)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1174,11861), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1175,11861)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1175,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1196,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1202,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1210,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1215,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1216,11861), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(201,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1221,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1234,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1239,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1239,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1250,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1253,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1260,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1264,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1264,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1267,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1269,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1269,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1269,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1277,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1279,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1290,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1291,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1293,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1300,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1301,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1302,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1312,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1329,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1343,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1345,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1355,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1364,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1368,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1371,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1372,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1374,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1375,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1381,11861), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1392,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1403,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1405,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1422,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1424,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1436,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1439,11861), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13861  inst.: 2754379 (ipc=458.8) sim_rate=306042 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:16:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2522,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2620,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2923,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2928,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3100,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3242,11861), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3377,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3510,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3517,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3605,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3624,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3756,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3831,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3870,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3900,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3942,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4057,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4310,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4351,11861), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4420,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4422,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4561,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4589,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4676,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4717,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4721,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4748,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4754,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5001,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5223,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5282,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5312,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5338,11861), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5484,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5572,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5641,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5712,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6010,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6016,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6095,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6137,11861), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6532,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6934,11861), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6935
gpu_sim_insn = 926846
gpu_ipc =     133.6476
gpu_tot_sim_cycle = 18796
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.0312
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 280
gpu_stall_icnt2sh    = 820
gpu_total_sim_rate=307066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 686, Miss = 246, Miss_rate = 0.359, Pending_hits = 279, Reservation_fails = 0
	L1D_cache_core[1]: Access = 514, Miss = 146, Miss_rate = 0.284, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[3]: Access = 624, Miss = 200, Miss_rate = 0.321, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[4]: Access = 454, Miss = 118, Miss_rate = 0.260, Pending_hits = 303, Reservation_fails = 0
	L1D_cache_core[5]: Access = 796, Miss = 301, Miss_rate = 0.378, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[6]: Access = 530, Miss = 160, Miss_rate = 0.302, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 678, Miss = 236, Miss_rate = 0.348, Pending_hits = 289, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 225, Miss_rate = 0.352, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[9]: Access = 688, Miss = 239, Miss_rate = 0.347, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[10]: Access = 476, Miss = 131, Miss_rate = 0.275, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 664, Miss = 228, Miss_rate = 0.343, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[12]: Access = 710, Miss = 252, Miss_rate = 0.355, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[13]: Access = 618, Miss = 203, Miss_rate = 0.328, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[14]: Access = 610, Miss = 200, Miss_rate = 0.328, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3084
	L1D_total_cache_miss_rate = 0.3318
	L1D_total_cache_pending_hits = 4365
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2015
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60295
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 120, 234, 120, 120, 120, 120, 105, 105, 105, 105, 105, 105, 105, 219, 105, 303, 105, 105, 105, 105, 105, 105, 120, 120, 120, 120, 120, 486, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 430, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2015
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9159	W0_Idle:85160	W0_Scoreboard:118403	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16120 {8:2015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274040 {136:2015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 189 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18795 
mrq_lat_table:1334 	22 	75 	81 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2223 	974 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3233 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1489 	517 	24 	0 	0 	0 	0 	2 	9 	37 	925 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23        10         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1563      3615      5874      4029      2313      2771      1529      4271      2330      3590      2088      3161      1751      1766      1734      3335 
dram[1]:      2081      3138      1294      3494      4163      3010      2176      2695       961      3497      1681      2722      1741      1735      2451      3944 
dram[2]:      1013      4857      3985      3071      2921      2825      2654      5378      2363      4277      2696       910      1750      2315      2140      3831 
dram[3]:      1950      3262      2276      5071      2064      4674      2590      3218      4460      4481      2103       913      1749      1847      2347      2463 
dram[4]:      3407      3871      3129      1482       857      5468      2796      1478      4427      2821      1256      3989      1763      1747      3141      2488 
dram[5]:      1387      2391      2215      1624      2679      1444      3668      1444      3413      3475       900       926      2100      1791      5541      2113 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  4.285714 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.000000 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1533/264 = 5.806818
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         2         0         0         0         0         0 
total reads: 327
min_bank_accesses = 0!
chip skew: 57/45 = 1.27
average mf latency per bank:
dram[0]:        406       148       169       181       125       137       156       182       158       172       524       553       676       611       363       303
dram[1]:        111       124       157       126       157       138       124       184       186       125       496       589       577       571       324       509
dram[2]:        146       154       148       172       175       177       125       171       135       189       531       656       584       615       319       346
dram[3]:        188       143       174       175       183       186       142       190       172       131       548       623       567       503       352       328
dram[4]:        145       187       129       155       157       165       155       139       192       153      2429       478       511       607       456       336
dram[5]:        152       197       167       183       177       142       169       143       136       173       574       625       557       611       407       313
maximum mf latency per bank:
dram[0]:        279       280       285       275       264       252       265       280       265       276       275       281       323       275       266       276
dram[1]:        275       252       266       252       252       251       251       283       275       261       279       274       278       278       268       295
dram[2]:        265       261       278       286       265       278       260       276       265       276       274       281       287       277       268       266
dram[3]:        283       264       277       286       267       275       252       275       282       266       278       275       293       290       266       265
dram[4]:        279       281       270       275       290       276       267       287       275       252       284       281       290       278       282       280
dram[5]:        266       277       275       275       280       272       259       277       267       276       281       279       280       276       279       299

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24808 n_nop=24483 n_act=41 n_pre=25 n_req=259 n_rd=202 n_write=57 bw_util=0.02088
n_activity=3353 dram_eff=0.1545
bk0: 9a 24655i bk1: 7a 24674i bk2: 8a 24617i bk3: 5a 24692i bk4: 6a 24711i bk5: 5a 24713i bk6: 5a 24721i bk7: 5a 24712i bk8: 7a 24689i bk9: 6a 24689i bk10: 23a 24712i bk11: 28a 24624i bk12: 27a 24730i bk13: 24a 24743i bk14: 17a 24767i bk15: 20a 24707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0155998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24808 n_nop=24485 n_act=41 n_pre=25 n_req=257 n_rd=201 n_write=56 bw_util=0.02072
n_activity=3301 dram_eff=0.1557
bk0: 5a 24721i bk1: 3a 24761i bk2: 5a 24720i bk3: 1a 24782i bk4: 7a 24699i bk5: 5a 24738i bk6: 5a 24730i bk7: 16a 24496i bk8: 10a 24654i bk9: 7a 24680i bk10: 25a 24657i bk11: 25a 24673i bk12: 32a 24693i bk13: 28a 24689i bk14: 13a 24761i bk15: 14a 24712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0164463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24808 n_nop=24492 n_act=42 n_pre=26 n_req=248 n_rd=193 n_write=55 bw_util=0.01999
n_activity=3312 dram_eff=0.1498
bk0: 4a 24736i bk1: 4a 24746i bk2: 7a 24674i bk3: 8a 24673i bk4: 2a 24761i bk5: 7a 24678i bk6: 3a 24749i bk7: 8a 24628i bk8: 6a 24693i bk9: 16a 24512i bk10: 22a 24693i bk11: 23a 24737i bk12: 28a 24680i bk13: 25a 24692i bk14: 14a 24761i bk15: 16a 24777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0150758
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24808 n_nop=24493 n_act=47 n_pre=31 n_req=237 n_rd=192 n_write=45 bw_util=0.01911
n_activity=3322 dram_eff=0.1427
bk0: 8a 24632i bk1: 4a 24743i bk2: 5a 24708i bk3: 5a 24705i bk4: 3a 24750i bk5: 3a 24732i bk6: 4a 24754i bk7: 6a 24700i bk8: 10a 24612i bk9: 10a 24666i bk10: 25a 24676i bk11: 25a 24689i bk12: 27a 24750i bk13: 30a 24587i bk14: 15a 24769i bk15: 12a 24780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0129394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24808 n_nop=24455 n_act=50 n_pre=34 n_req=269 n_rd=212 n_write=57 bw_util=0.02169
n_activity=3453 dram_eff=0.1558
bk0: 7a 24670i bk1: 6a 24653i bk2: 2a 24761i bk3: 8a 24656i bk4: 9a 24619i bk5: 10a 24625i bk6: 5a 24732i bk7: 7a 24665i bk8: 6a 24688i bk9: 5a 24743i bk10: 26a 24664i bk11: 26a 24659i bk12: 29a 24616i bk13: 27a 24680i bk14: 20a 24714i bk15: 19a 24699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0217269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24808 n_nop=24475 n_act=43 n_pre=27 n_req=263 n_rd=206 n_write=57 bw_util=0.0212
n_activity=3366 dram_eff=0.1563
bk0: 6a 24729i bk1: 10a 24612i bk2: 10a 24620i bk3: 7a 24679i bk4: 8a 24641i bk5: 5a 24703i bk6: 5a 24709i bk7: 9a 24664i bk8: 7a 24686i bk9: 5a 24704i bk10: 25a 24684i bk11: 22a 24758i bk12: 26a 24730i bk13: 25a 24713i bk14: 17a 24726i bk15: 19a 24696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0166075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 290, Miss = 102, Miss_rate = 0.352, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 241, Miss = 100, Miss_rate = 0.415, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 266, Miss = 102, Miss_rate = 0.383, Pending_hits = 7, Reservation_fails = 107
L2_cache_bank[3]: Access = 245, Miss = 99, Miss_rate = 0.404, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 86, Miss_rate = 0.422, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 257, Miss = 107, Miss_rate = 0.416, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 223, Miss = 97, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 219, Miss = 95, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 599, Miss = 104, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 238, Miss = 108, Miss_rate = 0.454, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 242, Miss = 104, Miss_rate = 0.430, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 233, Miss = 102, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3257
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3703
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=11587
icnt_total_pkts_simt_to_mem=4424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.03114
	minimum = 6
	maximum = 32
Network latency average = 7.78516
	minimum = 6
	maximum = 27
Slowest packet = 2902
Flit latency average = 6.81042
	minimum = 6
	maximum = 23
Slowest flit = 7882
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0205827
	minimum = 0.00475847 (at node 4)
	maximum = 0.0635905 (at node 23)
Accepted packet rate average = 0.0205827
	minimum = 0.00475847 (at node 4)
	maximum = 0.0635905 (at node 23)
Injected flit rate average = 0.0460306
	minimum = 0.00475847 (at node 4)
	maximum = 0.115501 (at node 23)
Accepted flit rate average= 0.0460306
	minimum = 0.0237924 (at node 4)
	maximum = 0.114203 (at node 23)
Injected packet length average = 2.23638
Accepted packet length average = 2.23638
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.00315 (3 samples)
	minimum = 6 (3 samples)
	maximum = 38 (3 samples)
Network latency average = 8.56331 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Flit latency average = 7.41025 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0123949 (3 samples)
	minimum = 0.00524151 (3 samples)
	maximum = 0.0312493 (3 samples)
Accepted packet rate average = 0.0123949 (3 samples)
	minimum = 0.00524151 (3 samples)
	maximum = 0.0312493 (3 samples)
Injected flit rate average = 0.0307263 (3 samples)
	minimum = 0.00524151 (3 samples)
	maximum = 0.073876 (3 samples)
Accepted flit rate average = 0.0307263 (3 samples)
	minimum = 0.013155 (3 samples)
	maximum = 0.0707621 (3 samples)
Injected packet size average = 2.47895 (3 samples)
Accepted packet size average = 2.47895 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 307066 (inst/sec)
gpgpu_simulation_rate = 2088 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18796)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18796)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18796)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18796)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18796)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18796)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18796)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(72,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (393,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(394,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (394,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(395,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (398,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(399,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (410,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(411,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (416,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(417,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (425,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(426,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (431,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(432,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (432,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (432,18796), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(433,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (433,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(434,18796)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(434,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (436,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(437,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (442,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(443,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (451,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(452,18796)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (456,18796), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(457,18796)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(71,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (463,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(464,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (466,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (466,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(467,18796)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(467,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (486,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(487,18796)
GPGPU-Sim uArch: cycles simulated: 19296  inst.: 3103589 (ipc=680.0) sim_rate=310358 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:16:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (509,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(510,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (510,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(511,18796)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (522,18796), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(523,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (527,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (527,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(528,18796)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(528,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (530,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(531,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (531,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(532,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (537,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(538,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (538,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(539,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (541,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(542,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (556,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(557,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (559,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(560,18796)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(114,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (664,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(665,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (680,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(681,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (688,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(689,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (722,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(723,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (746,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(747,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (775,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(776,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (785,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(786,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (787,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(788,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (817,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (817,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(818,18796)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(818,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (829,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(830,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (882,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(883,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (905,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(906,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (999,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1000,18796)
GPGPU-Sim uArch: cycles simulated: 19796  inst.: 3238774 (ipc=475.2) sim_rate=294434 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:16:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1032,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1033,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1084,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1085,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1113,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1114,18796)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(59,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2143,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2144,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2564,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2565,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2594,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2595,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2801,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2802,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2864,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2865,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2899,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2900,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2923,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2924,18796)
GPGPU-Sim uArch: cycles simulated: 21796  inst.: 3293927 (ipc=176.8) sim_rate=274493 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:16:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3016,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3017,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3042,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3043,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3146,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3147,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3150,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3151,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3192,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3193,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3213,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3214,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3227,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3228,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3245,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3246,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3262,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3263,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3344,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3345,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3357,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3358,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3359,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3360,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3445,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3446,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3447,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3448,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3480,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3481,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3498,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3499,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3598,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3599,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3623,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3624,18796)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3684,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3685,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3785,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3786,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3868,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3869,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3923,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3924,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3939,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3940,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3963,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3964,18796)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4006,18796), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4007,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4028,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4029,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4109,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4110,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4164,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4165,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4192,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4193,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4318,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4319,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4331,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4332,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4486,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4487,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4533,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4534,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4641,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4642,18796)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4648,18796), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4649,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4649,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4650,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4655,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4656,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4662,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4663,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4666,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4667,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4702,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4703,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4724,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4725,18796)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4734,18796), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4735,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4785,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4786,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4795,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4796,18796)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(188,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4810,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4811,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4833,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4834,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4844,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4845,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4888,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4889,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4894,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4895,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4958,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4959,18796)
GPGPU-Sim uArch: cycles simulated: 23796  inst.: 3478719 (ipc=143.0) sim_rate=267593 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:16:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5056,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5057,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5239,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5240,18796)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5272,18796), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5273,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5346,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5347,18796)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5359,18796), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5360,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5510,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5511,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5717,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5718,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5726,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5727,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5732,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5733,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5781,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5782,18796)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5884,18796), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5885,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5900,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5901,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5914,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5915,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5920,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5921,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5941,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5942,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6016,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6017,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6028,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6029,18796)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6159,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6160,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6169,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6170,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6226,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6227,18796)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6366,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6366,18796), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6367,18796)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6368,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6372,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6373,18796)
GPGPU-Sim uArch: cycles simulated: 25296  inst.: 3575838 (ipc=125.0) sim_rate=255417 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:16:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6526,18796), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6527,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6541,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6542,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6811,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6812,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7224,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7225,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7326,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7327,18796)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7344,18796), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7345,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7516,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7517,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7552,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7553,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7647,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7648,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7830,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7831,18796)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7841,18796), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7842,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7944,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7945,18796)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8108,18796), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8109,18796)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8152,18796), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8153,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8163,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8164,18796)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 27296  inst.: 3645268 (ipc=103.7) sim_rate=243017 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:16:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8641,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8642,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8925,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8926,18796)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9081,18796), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9082,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9497,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9498,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9622,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9623,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9807,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9808,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9892,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9893,18796)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9926,18796), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9927,18796)
GPGPU-Sim uArch: cycles simulated: 28796  inst.: 3685206 (ipc=92.2) sim_rate=230325 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:16:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10521,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10522,18796)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10792,18796), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(10793,18796)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11188,18796), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(11189,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11553,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11554,18796)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11847,18796), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11848,18796)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11960,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11961,18796)
GPGPU-Sim uArch: cycles simulated: 30796  inst.: 3718043 (ipc=79.5) sim_rate=218708 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:16:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12114,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12115,18796)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12338,18796), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(12339,18796)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12639,18796), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12640,18796)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(227,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12973,18796), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12974,18796)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13140,18796), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13141,18796)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13216,18796), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13217,18796)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13272,18796), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13273,18796)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13482,18796), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13483,18796)
GPGPU-Sim uArch: cycles simulated: 32796  inst.: 3762173 (ipc=71.3) sim_rate=209009 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:16:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14279,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14498,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14526,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14820,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15143,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15573,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15581,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15582,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15633,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15741,18796), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34796  inst.: 3781830 (ipc=63.6) sim_rate=199043 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:16:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16030,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16096,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16098,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16108,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16130,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16398,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16433,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16497,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16584,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16837,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16900,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17059,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17084,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17109,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17304,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17470,18796), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17586,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17763,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17927,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18207,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18217,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18238,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18367,18796), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 37296  inst.: 3802528 (ipc=56.2) sim_rate=190126 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:16:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18544,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18545,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18623,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18766,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18867,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19171,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19193,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19212,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19437,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19457,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19499,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19578,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19604,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19624,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19692,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19706,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20002,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20094,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20166,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20278,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20365,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20379,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20417,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20539,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20730,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20889,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20996,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21148,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21152,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21259,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21285,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21295,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21406,18796), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 40296  inst.: 3825498 (ipc=49.4) sim_rate=182166 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:16:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21619,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21631,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21860,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22022,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22221,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(244,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22386,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22389,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22560,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22676,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22810,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22814,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22967,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22990,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23111,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23120,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23431,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23748,18796), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23884,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24279,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24434,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24805,18796), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25388,18796), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25556,18796), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25780,18796), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25781
gpu_sim_insn = 1073669
gpu_ipc =      41.6457
gpu_tot_sim_cycle = 44577
gpu_tot_sim_insn = 3837267
gpu_tot_ipc =      86.0818
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6280
gpu_stall_icnt2sh    = 19424
gpu_total_sim_rate=182727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147556
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 3434, Miss = 1770, Miss_rate = 0.515, Pending_hits = 373, Reservation_fails = 8453
	L1D_cache_core[1]: Access = 3560, Miss = 1881, Miss_rate = 0.528, Pending_hits = 453, Reservation_fails = 9044
	L1D_cache_core[2]: Access = 4048, Miss = 2212, Miss_rate = 0.546, Pending_hits = 462, Reservation_fails = 10831
	L1D_cache_core[3]: Access = 3078, Miss = 1544, Miss_rate = 0.502, Pending_hits = 389, Reservation_fails = 8280
	L1D_cache_core[4]: Access = 3239, Miss = 1704, Miss_rate = 0.526, Pending_hits = 438, Reservation_fails = 9146
	L1D_cache_core[5]: Access = 3480, Miss = 1829, Miss_rate = 0.526, Pending_hits = 421, Reservation_fails = 9909
	L1D_cache_core[6]: Access = 2624, Miss = 1326, Miss_rate = 0.505, Pending_hits = 442, Reservation_fails = 7792
	L1D_cache_core[7]: Access = 3894, Miss = 2051, Miss_rate = 0.527, Pending_hits = 450, Reservation_fails = 10615
	L1D_cache_core[8]: Access = 3661, Miss = 1970, Miss_rate = 0.538, Pending_hits = 465, Reservation_fails = 10864
	L1D_cache_core[9]: Access = 4747, Miss = 2612, Miss_rate = 0.550, Pending_hits = 497, Reservation_fails = 10574
	L1D_cache_core[10]: Access = 3600, Miss = 1910, Miss_rate = 0.531, Pending_hits = 443, Reservation_fails = 10676
	L1D_cache_core[11]: Access = 3053, Miss = 1526, Miss_rate = 0.500, Pending_hits = 410, Reservation_fails = 6270
	L1D_cache_core[12]: Access = 3092, Miss = 1580, Miss_rate = 0.511, Pending_hits = 427, Reservation_fails = 8600
	L1D_cache_core[13]: Access = 3463, Miss = 1759, Miss_rate = 0.508, Pending_hits = 464, Reservation_fails = 7879
	L1D_cache_core[14]: Access = 3188, Miss = 1630, Miss_rate = 0.511, Pending_hits = 417, Reservation_fails = 9785
	L1D_total_cache_accesses = 52161
	L1D_total_cache_misses = 27304
	L1D_total_cache_miss_rate = 0.5235
	L1D_total_cache_pending_hits = 6551
	L1D_total_cache_reservation_fails = 138718
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27021
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0178
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87794
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26541
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50924
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146554
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
359, 365, 404, 264, 320, 150, 544, 150, 462, 277, 135, 688, 277, 406, 490, 249, 531, 475, 456, 135, 135, 135, 135, 277, 165, 419, 449, 802, 374, 531, 617, 279, 395, 423, 180, 180, 180, 716, 322, 180, 1002, 150, 150, 150, 348, 150, 348, 359, 
gpgpu_n_tot_thrd_icount = 8421280
gpgpu_n_tot_w_icount = 263165
gpgpu_n_stall_shd_mem = 147454
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11599
gpgpu_n_mem_write_global = 16244
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292238
gpgpu_n_store_insn = 17660
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537523
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 144179
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:224263	W0_Idle:107035	W0_Scoreboard:390181	W1:111936	W2:22892	W3:4364	W4:1093	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92792 {8:11599,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 649856 {40:16243,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1577464 {136:11599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129952 {8:16244,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 853 
averagemflatency = 316 
max_icnt2mem_latency = 631 
max_icnt2sh_latency = 44576 
mrq_lat_table:5279 	109 	229 	559 	339 	37 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9415 	16091 	2352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7170 	1013 	1425 	4176 	8247 	5872 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5344 	4613 	1586 	71 	0 	0 	0 	2 	9 	37 	925 	9194 	6077 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        16        16        23        17        16        22        30        29        20        22        27        24        17        17 
dram[1]:        12        14        20        17        23        12        22        14        18        20        20        22        25        23        16        10 
dram[2]:        16        27        20        16        20        16        24        14        22        18        20        22        22        22        14        16 
dram[3]:        24        13        16        20        18        20        24        18        28        18        20        22        27        20        15        12 
dram[4]:        24        20        18        20        16        16        10        19        24        26        22        22        22        23        11        14 
dram[5]:         8        10        14        22        20        22        16        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      1865      3615      5874      6290      3509      3492      5300      4746     10152      6844      6506      7703      9556      4178      2619      5686 
dram[1]:      3249      3433      5146      4285      4163      3932      3616      4159      7338      4285      4113      6370      2634      5463      5781      3944 
dram[2]:      3523      8487      4722      6253      3251      3203      4228      5378      4103      4277      7100      7443      7632      3198      2984      5842 
dram[3]:      1950      4078      4499      5071      2849      4674      5305      4984      4460      4481      5585      6197      2715      1963      2490      2533 
dram[4]:      5484     10587      4041     10528      3997      5468      3427      3616      4918      4031      3793      7458      2357      1966      3419      2855 
dram[5]:      2338      2391      3961      3922      4659      3716      3668      3669      4195      4003      5250      6494      2961      2198      6046      3336 
average row accesses per activate:
dram[0]:  6.090909  4.058824  4.352941  3.416667  4.000000  3.818182  3.565217  3.818182  5.266667  4.100000  4.700000  3.277778  6.285714  4.400000  3.454545  3.833333 
dram[1]:  4.437500  5.000000  7.400000  4.000000  4.631579  3.192308  3.320000  2.764706  3.600000  3.681818  4.615385  3.166667  5.428571  5.285714  4.300000  3.833333 
dram[2]:  6.000000  6.800000  3.619048  5.000000  3.850000  3.291667  4.000000  3.458333  3.750000  3.333333  5.800000  4.333333  3.461539  4.454545  5.375000  6.000000 
dram[3]:  4.875000  4.117647  3.148148  5.000000  6.600000  4.833333  4.388889  3.440000  3.250000  3.166667  3.444444  3.294118  5.285714  3.214286  4.500000  4.555555 
dram[4]:  5.000000  3.904762  6.363636  3.952381  3.416667  5.133333  2.965517  4.529412  4.086957  4.095238  3.611111  4.727273  3.214286  3.214286  4.555555  4.500000 
dram[5]:  3.842105  3.666667  4.150000  4.277778  3.800000  6.000000  4.217391  4.421052  3.520000  2.750000  4.642857  4.000000  4.333333  4.200000  5.375000  3.384615 
average row locality = 6553/1625 = 4.032615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        45        53        50        53        52        56        52        50        38        51        44        44        38        46 
dram[1]:        41        38        43        46        55        53        51        62        58        54        48        47        38        37        43        46 
dram[2]:        46        37        48        50        46        50        51        55        57        59        46        46        45        48        43        42 
dram[3]:        46        39        54        53        37        55        50        55        61        65        51        46        37        45        45        41 
dram[4]:        43        52        40        53        54        48        56        46        63        56        54        42        45        45        41        36 
dram[5]:        45        49        52        48        47        52        67        52        58        60        53        41        39        42        43        44 
total reads: 4625
bank skew: 67/36 = 1.86
chip skew: 792/750 = 1.06
number of total write accesses:
dram[0]:        28        30        29        29        30        31        30        28        27        32         9         8         0         0         0         0 
dram[1]:        30        27        31        30        33        30        32        32        32        27        12        10         0         0         0         0 
dram[2]:        32        31        28        30        31        29        33        28        33        31        12         6         0         1         0         0 
dram[3]:        32        31        31        32        29        32        29        31        30        30        11        10         0         0         0         0 
dram[4]:        32        30        30        30        28        29        30        31        31        30        11        10         0         0         0         0 
dram[5]:        28        28        31        29        29        32        30        32        30        28        12         7         0         0         0         0 
total reads: 1928
min_bank_accesses = 0!
chip skew: 328/311 = 1.05
average mf latency per bank:
dram[0]:        504       431       495       492       559       603       615       599       745       752      1809      1919      2862      3162      3437      2784
dram[1]:        521       422       442       500       552       480       623       514       655       769      1584      1771      3831      3546      2485      2780
dram[2]:        512       500       511       519       478       493       670       627       709       713      1782      1820      3049      3188      2486      3117
dram[3]:        495       442       523       527       437       545       578       543       802       621      1536      1820      3510      2616      2749      2859
dram[4]:        672       511       668       589       663       544       714       635       840       643     26875      1722      3643      2906      3844      3511
dram[5]:        444       464       506       455       490       518       748       645       746       702      1526      2008      3098      3186      3218      2792
maximum mf latency per bank:
dram[0]:        724       598       672       657       727       653       654       681       664       754       697       649       706       594       678       593
dram[1]:        731       642       693       635       690       659       679       725       648       753       621       693       648       623       590       723
dram[2]:        704       610       675       587       627       656       642       739       700       625       774       625       666       614       629       627
dram[3]:        618       740       625       708       620       704       689       654       674       740       765       608       590       614       676       756
dram[4]:        716       646       747       664       853       690       788       648       808       666       772       611       727       647       783       624
dram[5]:        780       593       734       646       826       682       821       641       706       716       778       680       646       647       660       668

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80250680, atomic=0 1 entries : 0x7fd97cbc7f80 :  mf: uid=377279, sid09:w13, part=0, addr=0x80250680, load , size=32, unknown  status = IN_PARTITION_DRAM (44571), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58838 n_nop=57275 n_act=259 n_pre=243 n_req=1061 n_rd=750 n_write=311 bw_util=0.03607
n_activity=14448 dram_eff=0.1469
bk0: 39a 58193i bk1: 39a 58014i bk2: 45a 57995i bk3: 53a 57759i bk4: 50a 57874i bk5: 53a 57717i bk6: 52a 57780i bk7: 56a 57768i bk8: 52a 57960i bk9: 50a 57827i bk10: 38a 58385i bk11: 51a 58209i bk12: 44a 58554i bk13: 44a 58504i bk14: 38a 58491i bk15: 46a 58440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0627996
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58838 n_nop=57216 n_act=276 n_pre=260 n_req=1086 n_rd=760 n_write=326 bw_util=0.03691
n_activity=15010 dram_eff=0.1447
bk0: 41a 58020i bk1: 38a 58107i bk2: 43a 58148i bk3: 46a 57934i bk4: 55a 57827i bk5: 53a 57734i bk6: 51a 57679i bk7: 62a 57480i bk8: 58a 57672i bk9: 54a 57838i bk10: 48a 58269i bk11: 47a 58130i bk12: 38a 58587i bk13: 37a 58593i bk14: 43a 58494i bk15: 46a 58450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0652639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58838 n_nop=57238 n_act=261 n_pre=245 n_req=1094 n_rd=769 n_write=325 bw_util=0.03719
n_activity=14808 dram_eff=0.1478
bk0: 46a 58059i bk1: 37a 58145i bk2: 48a 57926i bk3: 50a 57941i bk4: 46a 57851i bk5: 50a 57855i bk6: 51a 57775i bk7: 55a 57715i bk8: 57a 57724i bk9: 59a 57705i bk10: 46a 58325i bk11: 46a 58359i bk12: 45a 58449i bk13: 48a 58464i bk14: 43a 58515i bk15: 42a 58594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0628335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58838 n_nop=57184 n_act=281 n_pre=265 n_req=1108 n_rd=780 n_write=328 bw_util=0.03766
n_activity=15759 dram_eff=0.1406
bk0: 46a 57964i bk1: 39a 58045i bk2: 54a 57726i bk3: 53a 57891i bk4: 37a 58113i bk5: 55a 57862i bk6: 50a 57973i bk7: 55a 57771i bk8: 61a 57686i bk9: 65a 57590i bk10: 51a 58159i bk11: 46a 58179i bk12: 37a 58585i bk13: 45a 58405i bk14: 45a 58459i bk15: 41a 58590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0630035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58838 n_nop=57216 n_act=271 n_pre=255 n_req=1096 n_rd=774 n_write=322 bw_util=0.03725
n_activity=15372 dram_eff=0.1426
bk0: 43a 57989i bk1: 52a 57848i bk2: 40a 58123i bk3: 53a 57871i bk4: 54a 57843i bk5: 48a 58030i bk6: 56a 57723i bk7: 46a 57932i bk8: 63a 57726i bk9: 56a 57847i bk10: 54a 58142i bk11: 42a 58358i bk12: 45a 58404i bk13: 45a 58389i bk14: 41a 58530i bk15: 36a 58572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0580577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58838 n_nop=57192 n_act=277 n_pre=261 n_req=1108 n_rd=792 n_write=316 bw_util=0.03766
n_activity=15250 dram_eff=0.1453
bk0: 45a 57997i bk1: 49a 57913i bk2: 52a 57867i bk3: 48a 58003i bk4: 47a 57901i bk5: 52a 57967i bk6: 67a 57792i bk7: 52a 57838i bk8: 58a 57685i bk9: 60a 57549i bk10: 53a 58228i bk11: 41a 58377i bk12: 39a 58537i bk13: 42a 58514i bk14: 43a 58594i bk15: 44a 58480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0622557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 358, Miss_rate = 0.184, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 2040, Miss = 392, Miss_rate = 0.192, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1951, Miss = 377, Miss_rate = 0.193, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 1916, Miss = 383, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1941, Miss = 382, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 2042, Miss = 387, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1931, Miss = 381, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1883, Miss = 399, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 6366, Miss = 396, Miss_rate = 0.062, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[9]: Access = 1974, Miss = 378, Miss_rate = 0.191, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1997, Miss = 404, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1929, Miss = 388, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 27918
L2_total_cache_misses = 4625
L2_total_cache_miss_rate = 0.1657
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2732
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=74584
icnt_total_pkts_simt_to_mem=44165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.3057
	minimum = 6
	maximum = 457
Network latency average = 35.4885
	minimum = 6
	maximum = 372
Slowest packet = 9496
Flit latency average = 28.5404
	minimum = 6
	maximum = 371
Slowest flit = 84526
Fragmentation average = 0.0336361
	minimum = 0
	maximum = 189
Injected packet rate average = 0.0708561
	minimum = 0.0463132 (at node 6)
	maximum = 0.223692 (at node 23)
Accepted packet rate average = 0.0708561
	minimum = 0.0463132 (at node 6)
	maximum = 0.223692 (at node 23)
Injected flit rate average = 0.147594
	minimum = 0.0743183 (at node 6)
	maximum = 0.34859 (at node 23)
Accepted flit rate average= 0.147594
	minimum = 0.0986385 (at node 15)
	maximum = 0.416159 (at node 23)
Injected packet length average = 2.08301
Accepted packet length average = 2.08301
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0788 (4 samples)
	minimum = 6 (4 samples)
	maximum = 142.75 (4 samples)
Network latency average = 15.2946 (4 samples)
	minimum = 6 (4 samples)
	maximum = 116.25 (4 samples)
Flit latency average = 12.6928 (4 samples)
	minimum = 6 (4 samples)
	maximum = 113 (4 samples)
Fragmentation average = 0.00840903 (4 samples)
	minimum = 0 (4 samples)
	maximum = 47.25 (4 samples)
Injected packet rate average = 0.0270102 (4 samples)
	minimum = 0.0155094 (4 samples)
	maximum = 0.07936 (4 samples)
Accepted packet rate average = 0.0270102 (4 samples)
	minimum = 0.0155094 (4 samples)
	maximum = 0.07936 (4 samples)
Injected flit rate average = 0.0599431 (4 samples)
	minimum = 0.0225107 (4 samples)
	maximum = 0.142555 (4 samples)
Accepted flit rate average = 0.0599431 (4 samples)
	minimum = 0.0345259 (4 samples)
	maximum = 0.157111 (4 samples)
Injected packet size average = 2.21928 (4 samples)
Accepted packet size average = 2.21928 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182727 (inst/sec)
gpgpu_simulation_rate = 2122 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44577)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44577)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44577)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44577)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44577)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44577)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44577)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(44,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(47,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(26,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 45077  inst.: 4140905 (ipc=607.3) sim_rate=188222 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:16:17 2016
GPGPU-Sim uArch: cycles simulated: 46077  inst.: 4157657 (ipc=213.6) sim_rate=180767 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:16:18 2016
GPGPU-Sim uArch: cycles simulated: 47577  inst.: 4170743 (ipc=111.2) sim_rate=173780 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:16:19 2016
GPGPU-Sim uArch: cycles simulated: 49577  inst.: 4182933 (ipc=69.1) sim_rate=167317 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:16:20 2016
GPGPU-Sim uArch: cycles simulated: 51077  inst.: 4195323 (ipc=55.1) sim_rate=161358 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:16:21 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(35,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 53077  inst.: 4211040 (ipc=44.0) sim_rate=155964 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:16:22 2016
GPGPU-Sim uArch: cycles simulated: 54577  inst.: 4222660 (ipc=38.5) sim_rate=150809 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:16:23 2016
GPGPU-Sim uArch: cycles simulated: 56577  inst.: 4237215 (ipc=33.3) sim_rate=146110 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:16:24 2016
GPGPU-Sim uArch: cycles simulated: 58077  inst.: 4249555 (ipc=30.5) sim_rate=141651 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:16:25 2016
GPGPU-Sim uArch: cycles simulated: 60077  inst.: 4264901 (ipc=27.6) sim_rate=137577 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: cycles simulated: 62077  inst.: 4280127 (ipc=25.3) sim_rate=133753 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:16:27 2016
GPGPU-Sim uArch: cycles simulated: 63577  inst.: 4291421 (ipc=23.9) sim_rate=130043 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:16:28 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(62,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 65577  inst.: 4306683 (ipc=22.4) sim_rate=126667 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:16:29 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21365,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21366,44577)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22113,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22114,44577)
GPGPU-Sim uArch: cycles simulated: 67077  inst.: 4320703 (ipc=21.5) sim_rate=123448 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:16:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23439,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23440,44577)
GPGPU-Sim uArch: cycles simulated: 69077  inst.: 4341904 (ipc=20.6) sim_rate=120608 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:16:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25116,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25117,44577)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25118,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25119,44577)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25206,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25207,44577)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25585,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25586,44577)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25740,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25741,44577)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26238,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26239,44577)
GPGPU-Sim uArch: cycles simulated: 71077  inst.: 4373282 (ipc=20.2) sim_rate=118196 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:16:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26597,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26598,44577)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27652,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27653,44577)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(90,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 73077  inst.: 4394846 (ipc=19.6) sim_rate=115653 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:16:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29005,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29006,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29187,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29188,44577)
GPGPU-Sim uArch: cycles simulated: 74577  inst.: 4414963 (ipc=19.3) sim_rate=113204 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:16:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30162,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30163,44577)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30604,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30605,44577)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31605,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31606,44577)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31925,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31926,44577)
GPGPU-Sim uArch: cycles simulated: 76577  inst.: 4443138 (ipc=18.9) sim_rate=111078 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:16:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32086,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32087,44577)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32333,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32334,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32971,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32972,44577)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33169,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33170,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33306,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33307,44577)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33449,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33450,44577)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33684,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33685,44577)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33784,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33785,44577)
GPGPU-Sim uArch: cycles simulated: 78577  inst.: 4483307 (ipc=19.0) sim_rate=109348 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:16:36 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(113,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34311,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34312,44577)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35225,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35226,44577)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35371,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35372,44577)
GPGPU-Sim uArch: cycles simulated: 80077  inst.: 4505248 (ipc=18.8) sim_rate=107267 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:16:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35887,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35888,44577)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36461,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36462,44577)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36493,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36494,44577)
GPGPU-Sim uArch: cycles simulated: 82077  inst.: 4533614 (ipc=18.6) sim_rate=105432 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:16:38 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38028,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38029,44577)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38422,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38423,44577)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38549,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38550,44577)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39114,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39115,44577)
GPGPU-Sim uArch: cycles simulated: 84077  inst.: 4560493 (ipc=18.3) sim_rate=103647 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:16:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40458,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40459,44577)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40957,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40958,44577)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(123,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 86077  inst.: 4587956 (ipc=18.1) sim_rate=101954 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:16:40 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42932,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42933,44577)
GPGPU-Sim uArch: cycles simulated: 88077  inst.: 4611900 (ipc=17.8) sim_rate=100258 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:16:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43940,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43941,44577)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44341,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44342,44577)
GPGPU-Sim uArch: cycles simulated: 89577  inst.: 4630662 (ipc=17.6) sim_rate=98524 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:16:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46263,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46264,44577)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46269,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46270,44577)
GPGPU-Sim uArch: cycles simulated: 91577  inst.: 4654336 (ipc=17.4) sim_rate=96965 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:16:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48199,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(48200,44577)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48229,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(48230,44577)
GPGPU-Sim uArch: cycles simulated: 93577  inst.: 4676915 (ipc=17.1) sim_rate=95447 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:16:44 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(95,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (49775,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(49776,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49795,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49796,44577)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (50767,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(50768,44577)
GPGPU-Sim uArch: cycles simulated: 95577  inst.: 4705898 (ipc=17.0) sim_rate=94117 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:16:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51114,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(51115,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51610,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51611,44577)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (51645,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(51646,44577)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (51674,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(51675,44577)
GPGPU-Sim uArch: cycles simulated: 97077  inst.: 4729791 (ipc=17.0) sim_rate=92741 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:16:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (52839,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(52840,44577)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (53531,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(53532,44577)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (53909,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(53910,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (54319,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(54320,44577)
GPGPU-Sim uArch: cycles simulated: 99077  inst.: 4760559 (ipc=16.9) sim_rate=91549 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:16:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (54525,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(54526,44577)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54572,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54573,44577)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54752,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54753,44577)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(117,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (54959,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(54960,44577)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (56362,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(56363,44577)
GPGPU-Sim uArch: cycles simulated: 101077  inst.: 4793341 (ipc=16.9) sim_rate=90440 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:16:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (57317,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(57318,44577)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (57386,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(57387,44577)
GPGPU-Sim uArch: cycles simulated: 102577  inst.: 4814459 (ipc=16.8) sim_rate=89156 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:16:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (59430,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(59431,44577)
GPGPU-Sim uArch: cycles simulated: 104577  inst.: 4840868 (ipc=16.7) sim_rate=88015 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:16:50 2016
GPGPU-Sim uArch: cycles simulated: 106577  inst.: 4864627 (ipc=16.6) sim_rate=86868 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:16:51 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(132,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62911,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(62912,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63386,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(63387,44577)
GPGPU-Sim uArch: cycles simulated: 108077  inst.: 4883280 (ipc=16.5) sim_rate=85671 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:16:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (63705,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(63706,44577)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63990,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(63991,44577)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (65469,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(65470,44577)
GPGPU-Sim uArch: cycles simulated: 110077  inst.: 4911904 (ipc=16.4) sim_rate=84688 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:16:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65855,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(65856,44577)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (66601,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(66602,44577)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66919,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(66920,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66941,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66942,44577)
GPGPU-Sim uArch: cycles simulated: 112077  inst.: 4944807 (ipc=16.4) sim_rate=83810 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:16:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (67624,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(67625,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (68249,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(68250,44577)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(141,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (68721,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(68722,44577)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (68866,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(68867,44577)
GPGPU-Sim uArch: cycles simulated: 113577  inst.: 4972070 (ipc=16.4) sim_rate=82867 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (69763,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(69764,44577)
GPGPU-Sim uArch: cycles simulated: 115577  inst.: 5002357 (ipc=16.4) sim_rate=82005 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:16:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (71145,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(71146,44577)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (72188,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(72189,44577)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (72627,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(72628,44577)
GPGPU-Sim uArch: cycles simulated: 117577  inst.: 5029721 (ipc=16.3) sim_rate=81124 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:16:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (74145,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(74146,44577)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (74179,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(74180,44577)
GPGPU-Sim uArch: cycles simulated: 119077  inst.: 5051356 (ipc=16.3) sim_rate=80180 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:16:58 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(167,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (76491,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(76492,44577)
GPGPU-Sim uArch: cycles simulated: 121077  inst.: 5076667 (ipc=16.2) sim_rate=79322 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:16:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (77488,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(77489,44577)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (77796,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(77797,44577)
GPGPU-Sim uArch: cycles simulated: 123077  inst.: 5107633 (ipc=16.2) sim_rate=78578 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:17:00 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (80008,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(80009,44577)
GPGPU-Sim uArch: cycles simulated: 125077  inst.: 5132041 (ipc=16.1) sim_rate=77758 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:17:01 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(80,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (81943,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(81944,44577)
GPGPU-Sim uArch: cycles simulated: 126577  inst.: 5152286 (ipc=16.0) sim_rate=76899 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:17:02 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (82069,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(82070,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (83134,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(83135,44577)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (83462,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(83463,44577)
GPGPU-Sim uArch: cycles simulated: 128577  inst.: 5179040 (ipc=16.0) sim_rate=76162 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:17:03 2016
GPGPU-Sim uArch: cycles simulated: 130577  inst.: 5205137 (ipc=15.9) sim_rate=75436 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:17:04 2016
GPGPU-Sim uArch: cycles simulated: 132577  inst.: 5227703 (ipc=15.8) sim_rate=74681 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:17:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (88684,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(88685,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (88714,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(88715,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (88995,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(88996,44577)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(98,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (89511,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(89512,44577)
GPGPU-Sim uArch: cycles simulated: 134577  inst.: 5259412 (ipc=15.8) sim_rate=74076 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:17:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90274,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90275,44577)
GPGPU-Sim uArch: cycles simulated: 136077  inst.: 5284095 (ipc=15.8) sim_rate=73390 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:17:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (93211,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(93212,44577)
GPGPU-Sim uArch: cycles simulated: 138077  inst.: 5307841 (ipc=15.7) sim_rate=72710 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:17:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (95227,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(95228,44577)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (95343,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(95344,44577)
GPGPU-Sim uArch: cycles simulated: 140077  inst.: 5332197 (ipc=15.7) sim_rate=72056 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:17:09 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(187,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 142077  inst.: 5357750 (ipc=15.6) sim_rate=71436 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:17:10 2016
GPGPU-Sim uArch: cycles simulated: 143577  inst.: 5375261 (ipc=15.5) sim_rate=70727 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:17:11 2016
GPGPU-Sim uArch: cycles simulated: 145577  inst.: 5396888 (ipc=15.4) sim_rate=70089 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:17:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (101538,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(101539,44577)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (102043,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(102044,44577)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (102555,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(102556,44577)
GPGPU-Sim uArch: cycles simulated: 147577  inst.: 5423658 (ipc=15.4) sim_rate=69534 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:17:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103692,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(103693,44577)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(137,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (104133,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(104134,44577)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (104382,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(104383,44577)
GPGPU-Sim uArch: cycles simulated: 149577  inst.: 5452234 (ipc=15.4) sim_rate=69015 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:17:14 2016
GPGPU-Sim uArch: cycles simulated: 151577  inst.: 5477929 (ipc=15.3) sim_rate=68474 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:17:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (107184,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(107185,44577)
GPGPU-Sim uArch: cycles simulated: 153577  inst.: 5503946 (ipc=15.3) sim_rate=67949 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: cycles simulated: 155577  inst.: 5524307 (ipc=15.2) sim_rate=67369 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:17:17 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111117,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(111118,44577)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(111,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 157577  inst.: 5548537 (ipc=15.1) sim_rate=66849 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:17:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113425,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(113426,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114118,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(114119,44577)
GPGPU-Sim uArch: cycles simulated: 159077  inst.: 5570708 (ipc=15.1) sim_rate=66317 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:17:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115506,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(115507,44577)
GPGPU-Sim uArch: cycles simulated: 161077  inst.: 5599219 (ipc=15.1) sim_rate=65873 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:17:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (117647,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(117648,44577)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(193,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 163077  inst.: 5625052 (ipc=15.1) sim_rate=65407 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:17:21 2016
GPGPU-Sim uArch: cycles simulated: 165077  inst.: 5649078 (ipc=15.0) sim_rate=64931 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:17:22 2016
GPGPU-Sim uArch: cycles simulated: 167077  inst.: 5673261 (ipc=15.0) sim_rate=64468 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:17:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (122589,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(122590,44577)
GPGPU-Sim uArch: cycles simulated: 169077  inst.: 5699519 (ipc=15.0) sim_rate=64039 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:17:24 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(148,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (126214,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(126215,44577)
GPGPU-Sim uArch: cycles simulated: 171077  inst.: 5728763 (ipc=15.0) sim_rate=63652 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:17:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126777,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(126778,44577)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (127811,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(127812,44577)
GPGPU-Sim uArch: cycles simulated: 173077  inst.: 5755824 (ipc=14.9) sim_rate=63250 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:17:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129861,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(129862,44577)
GPGPU-Sim uArch: cycles simulated: 175077  inst.: 5784810 (ipc=14.9) sim_rate=62878 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:17:27 2016
GPGPU-Sim uArch: cycles simulated: 177077  inst.: 5812842 (ipc=14.9) sim_rate=62503 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:17:28 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(148,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (133278,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(133279,44577)
GPGPU-Sim uArch: cycles simulated: 179077  inst.: 5842134 (ipc=14.9) sim_rate=62150 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:17:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (134517,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(134518,44577)
GPGPU-Sim uArch: cycles simulated: 181077  inst.: 5868164 (ipc=14.9) sim_rate=61770 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:17:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (136902,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(136903,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (136940,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(136941,44577)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (137042,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(137043,44577)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (137335,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(137336,44577)
GPGPU-Sim uArch: cycles simulated: 183077  inst.: 5900057 (ipc=14.9) sim_rate=61458 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:17:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (138682,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(138683,44577)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (138701,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(138702,44577)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (138752,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(138753,44577)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(211,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 184577  inst.: 5925510 (ipc=14.9) sim_rate=61087 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:17:32 2016
GPGPU-Sim uArch: cycles simulated: 186577  inst.: 5949680 (ipc=14.9) sim_rate=60711 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:17:33 2016
GPGPU-Sim uArch: cycles simulated: 188577  inst.: 5971564 (ipc=14.8) sim_rate=60318 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:17:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (144560,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(144561,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (145001,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(145002,44577)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (145567,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(145568,44577)
GPGPU-Sim uArch: cycles simulated: 190577  inst.: 6001845 (ipc=14.8) sim_rate=60018 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:17:35 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(213,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (146975,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(146976,44577)
GPGPU-Sim uArch: cycles simulated: 192577  inst.: 6030699 (ipc=14.8) sim_rate=59709 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:17:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (148457,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(148458,44577)
GPGPU-Sim uArch: cycles simulated: 194577  inst.: 6057039 (ipc=14.8) sim_rate=59382 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: cycles simulated: 196577  inst.: 6080008 (ipc=14.8) sim_rate=59029 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:17:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (152249,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(152250,44577)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(153,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (153809,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(153810,44577)
GPGPU-Sim uArch: cycles simulated: 198577  inst.: 6110360 (ipc=14.8) sim_rate=58753 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (154965,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(154966,44577)
GPGPU-Sim uArch: cycles simulated: 200077  inst.: 6136451 (ipc=14.8) sim_rate=58442 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:17:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (156084,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(156085,44577)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (156297,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(156298,44577)
GPGPU-Sim uArch: cycles simulated: 202077  inst.: 6164017 (ipc=14.8) sim_rate=58151 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: cycles simulated: 204077  inst.: 6193014 (ipc=14.8) sim_rate=57878 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:17:42 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(177,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (160597,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(160598,44577)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (160755,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(160756,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (160925,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(160926,44577)
GPGPU-Sim uArch: cycles simulated: 206077  inst.: 6226127 (ipc=14.8) sim_rate=57649 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (162909,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(162910,44577)
GPGPU-Sim uArch: cycles simulated: 207577  inst.: 6249147 (ipc=14.8) sim_rate=57331 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:17:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (164963,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(164964,44577)
GPGPU-Sim uArch: cycles simulated: 209577  inst.: 6278837 (ipc=14.8) sim_rate=57080 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:17:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (165065,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(165066,44577)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (165169,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(165170,44577)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(229,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 211577  inst.: 6311059 (ipc=14.8) sim_rate=56856 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:17:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (167120,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(167121,44577)
GPGPU-Sim uArch: cycles simulated: 213077  inst.: 6332805 (ipc=14.8) sim_rate=56542 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: cycles simulated: 215077  inst.: 6358776 (ipc=14.8) sim_rate=56272 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:17:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (171645,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(171646,44577)
GPGPU-Sim uArch: cycles simulated: 217077  inst.: 6384875 (ipc=14.8) sim_rate=56007 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:17:49 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(219,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 219077  inst.: 6410842 (ipc=14.7) sim_rate=55746 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:17:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (175439,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(175440,44577)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (175684,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(175685,44577)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (176006,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(176007,44577)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (176401,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(176402,44577)
GPGPU-Sim uArch: cycles simulated: 221077  inst.: 6440021 (ipc=14.7) sim_rate=55517 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:17:51 2016
GPGPU-Sim uArch: cycles simulated: 222577  inst.: 6468245 (ipc=14.8) sim_rate=55284 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:17:52 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(227,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 224577  inst.: 6500386 (ipc=14.8) sim_rate=55088 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:17:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (180964,44577), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(180965,44577)
GPGPU-Sim uArch: cycles simulated: 226577  inst.: 6531043 (ipc=14.8) sim_rate=54882 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:17:54 2016
GPGPU-Sim uArch: cycles simulated: 228577  inst.: 6557744 (ipc=14.8) sim_rate=54647 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:17:55 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(179,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (185821,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(185822,44577)
GPGPU-Sim uArch: cycles simulated: 230577  inst.: 6589713 (ipc=14.8) sim_rate=54460 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:17:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (186079,44577), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(186080,44577)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (186803,44577), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(186804,44577)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (186904,44577), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(186905,44577)
GPGPU-Sim uArch: cycles simulated: 232077  inst.: 6613491 (ipc=14.8) sim_rate=54208 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:17:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (189102,44577), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(189103,44577)
GPGPU-Sim uArch: cycles simulated: 234077  inst.: 6647168 (ipc=14.8) sim_rate=54042 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:17:58 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(151,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 236077  inst.: 6675784 (ipc=14.8) sim_rate=53836 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:17:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (191655,44577), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(191656,44577)
GPGPU-Sim uArch: cycles simulated: 238077  inst.: 6705629 (ipc=14.8) sim_rate=53645 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:18:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (193628,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(193629,44577)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (194631,44577), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(194632,44577)
GPGPU-Sim uArch: cycles simulated: 239577  inst.: 6732343 (ipc=14.8) sim_rate=53431 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:18:01 2016
GPGPU-Sim uArch: cycles simulated: 241577  inst.: 6763901 (ipc=14.9) sim_rate=53259 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:18:02 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(241,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (198028,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(198029,44577)
GPGPU-Sim uArch: cycles simulated: 243577  inst.: 6790162 (ipc=14.8) sim_rate=53048 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:18:03 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (199328,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(199329,44577)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (200269,44577), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(200270,44577)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (200503,44577), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(200504,44577)
GPGPU-Sim uArch: cycles simulated: 245577  inst.: 6823832 (ipc=14.9) sim_rate=52897 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:18:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (201758,44577), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(201759,44577)
GPGPU-Sim uArch: cycles simulated: 247577  inst.: 6854598 (ipc=14.9) sim_rate=52727 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:18:05 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(250,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (203595,44577), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(203596,44577)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (203864,44577), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(203865,44577)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (203960,44577), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(203961,44577)
GPGPU-Sim uArch: cycles simulated: 249077  inst.: 6879902 (ipc=14.9) sim_rate=52518 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:18:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (205792,44577), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(205793,44577)
GPGPU-Sim uArch: cycles simulated: 251077  inst.: 6912181 (ipc=14.9) sim_rate=52365 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:18:07 2016
GPGPU-Sim uArch: cycles simulated: 253077  inst.: 6937934 (ipc=14.9) sim_rate=52164 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:18:08 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(184,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 255077  inst.: 6966639 (ipc=14.9) sim_rate=51989 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:18:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (211578,44577), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(211579,44577)
GPGPU-Sim uArch: cycles simulated: 257077  inst.: 6993961 (ipc=14.9) sim_rate=51807 (inst/sec) elapsed = 0:0:02:15 / Wed Mar  2 01:18:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (213622,44577), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (213763,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 259077  inst.: 7024260 (ipc=14.9) sim_rate=51648 (inst/sec) elapsed = 0:0:02:16 / Wed Mar  2 01:18:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (216475,44577), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(198,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 261077  inst.: 7052695 (ipc=14.9) sim_rate=51479 (inst/sec) elapsed = 0:0:02:17 / Wed Mar  2 01:18:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (217435,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263077  inst.: 7078000 (ipc=14.8) sim_rate=51289 (inst/sec) elapsed = 0:0:02:18 / Wed Mar  2 01:18:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (220448,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 265077  inst.: 7109092 (ipc=14.8) sim_rate=51144 (inst/sec) elapsed = 0:0:02:19 / Wed Mar  2 01:18:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (220669,44577), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (222081,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267077  inst.: 7135565 (ipc=14.8) sim_rate=50968 (inst/sec) elapsed = 0:0:02:20 / Wed Mar  2 01:18:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (223164,44577), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(220,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (223768,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269077  inst.: 7162044 (ipc=14.8) sim_rate=50794 (inst/sec) elapsed = 0:0:02:21 / Wed Mar  2 01:18:16 2016
GPGPU-Sim uArch: cycles simulated: 271577  inst.: 7202796 (ipc=14.8) sim_rate=50723 (inst/sec) elapsed = 0:0:02:22 / Wed Mar  2 01:18:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (228520,44577), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 273577  inst.: 7231562 (ipc=14.8) sim_rate=50570 (inst/sec) elapsed = 0:0:02:23 / Wed Mar  2 01:18:18 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(248,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 275577  inst.: 7256250 (ipc=14.8) sim_rate=50390 (inst/sec) elapsed = 0:0:02:24 / Wed Mar  2 01:18:19 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (232057,44577), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (232249,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 277577  inst.: 7289372 (ipc=14.8) sim_rate=50271 (inst/sec) elapsed = 0:0:02:25 / Wed Mar  2 01:18:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (234962,44577), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 279577  inst.: 7316951 (ipc=14.8) sim_rate=50116 (inst/sec) elapsed = 0:0:02:26 / Wed Mar  2 01:18:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (235812,44577), 3 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(189,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 282077  inst.: 7352009 (ipc=14.8) sim_rate=50013 (inst/sec) elapsed = 0:0:02:27 / Wed Mar  2 01:18:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (238524,44577), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (239022,44577), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 284077  inst.: 7378590 (ipc=14.8) sim_rate=49855 (inst/sec) elapsed = 0:0:02:28 / Wed Mar  2 01:18:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (240440,44577), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (241401,44577), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (241458,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 286077  inst.: 7405521 (ipc=14.8) sim_rate=49701 (inst/sec) elapsed = 0:0:02:29 / Wed Mar  2 01:18:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (241893,44577), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(207,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 288577  inst.: 7440770 (ipc=14.8) sim_rate=49605 (inst/sec) elapsed = 0:0:02:30 / Wed Mar  2 01:18:25 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (244304,44577), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (244743,44577), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (245854,44577), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 290577  inst.: 7470245 (ipc=14.8) sim_rate=49471 (inst/sec) elapsed = 0:0:02:31 / Wed Mar  2 01:18:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (248302,44577), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 293077  inst.: 7507862 (ipc=14.8) sim_rate=49393 (inst/sec) elapsed = 0:0:02:32 / Wed Mar  2 01:18:27 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(219,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (250259,44577), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 295577  inst.: 7542678 (ipc=14.8) sim_rate=49298 (inst/sec) elapsed = 0:0:02:33 / Wed Mar  2 01:18:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (251010,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (251687,44577), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (252328,44577), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 297577  inst.: 7567065 (ipc=14.7) sim_rate=49136 (inst/sec) elapsed = 0:0:02:34 / Wed Mar  2 01:18:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (254325,44577), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (254701,44577), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 300077  inst.: 7603991 (ipc=14.7) sim_rate=49058 (inst/sec) elapsed = 0:0:02:35 / Wed Mar  2 01:18:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (256293,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (256735,44577), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(210,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 302077  inst.: 7627862 (ipc=14.7) sim_rate=48896 (inst/sec) elapsed = 0:0:02:36 / Wed Mar  2 01:18:31 2016
GPGPU-Sim uArch: cycles simulated: 304577  inst.: 7656884 (ipc=14.7) sim_rate=48769 (inst/sec) elapsed = 0:0:02:37 / Wed Mar  2 01:18:32 2016
GPGPU-Sim uArch: cycles simulated: 307077  inst.: 7687573 (ipc=14.7) sim_rate=48655 (inst/sec) elapsed = 0:0:02:38 / Wed Mar  2 01:18:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (262537,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (262574,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (263294,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (264206,44577), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (264646,44577), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 309577  inst.: 7717537 (ipc=14.6) sim_rate=48537 (inst/sec) elapsed = 0:0:02:39 / Wed Mar  2 01:18:34 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(231,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (265333,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (265547,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (266101,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (266320,44577), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 312077  inst.: 7747719 (ipc=14.6) sim_rate=48423 (inst/sec) elapsed = 0:0:02:40 / Wed Mar  2 01:18:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (268131,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (268663,44577), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 314577  inst.: 7778912 (ipc=14.6) sim_rate=48316 (inst/sec) elapsed = 0:0:02:41 / Wed Mar  2 01:18:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (270424,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (270674,44577), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (271110,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (272006,44577), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 317577  inst.: 7817178 (ipc=14.6) sim_rate=48254 (inst/sec) elapsed = 0:0:02:42 / Wed Mar  2 01:18:37 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(247,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (274036,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (274607,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (274829,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (275182,44577), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 320077  inst.: 7847259 (ipc=14.6) sim_rate=48142 (inst/sec) elapsed = 0:0:02:43 / Wed Mar  2 01:18:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (275509,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (275614,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (276276,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (276699,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (276927,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (277276,44577), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 323077  inst.: 7881568 (ipc=14.5) sim_rate=48058 (inst/sec) elapsed = 0:0:02:44 / Wed Mar  2 01:18:39 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (278650,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (279102,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (279410,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (280537,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(250,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (281668,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (281670,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (281672,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (281742,44577), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 327077  inst.: 7921709 (ipc=14.5) sim_rate=48010 (inst/sec) elapsed = 0:0:02:45 / Wed Mar  2 01:18:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (282516,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (282810,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (283497,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (283605,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (283814,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (284374,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (284594,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (285957,44577), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (286410,44577), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 331577  inst.: 7957848 (ipc=14.4) sim_rate=47938 (inst/sec) elapsed = 0:0:02:46 / Wed Mar  2 01:18:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (287291,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (287295,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (288153,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (288257,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (288743,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (289960,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (290278,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (290505,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (290547,44577), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (291391,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (291882,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (292039,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (292730,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (293403,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 338077  inst.: 7988450 (ipc=14.1) sim_rate=47835 (inst/sec) elapsed = 0:0:02:47 / Wed Mar  2 01:18:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (294129,44577), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (295596,44577), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 295597
gpu_sim_insn = 4152331
gpu_ipc =      14.0473
gpu_tot_sim_cycle = 340174
gpu_tot_sim_insn = 7989598
gpu_tot_ipc =      23.4868
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 592554
gpu_stall_icnt2sh    = 1687062
gpu_total_sim_rate=47841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475495
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 38521, Miss = 31442, Miss_rate = 0.816, Pending_hits = 2195, Reservation_fails = 255794
	L1D_cache_core[1]: Access = 37074, Miss = 29971, Miss_rate = 0.808, Pending_hits = 2203, Reservation_fails = 244737
	L1D_cache_core[2]: Access = 39550, Miss = 32303, Miss_rate = 0.817, Pending_hits = 2373, Reservation_fails = 260188
	L1D_cache_core[3]: Access = 34715, Miss = 28192, Miss_rate = 0.812, Pending_hits = 2056, Reservation_fails = 242575
	L1D_cache_core[4]: Access = 39207, Miss = 32141, Miss_rate = 0.820, Pending_hits = 2422, Reservation_fails = 259310
	L1D_cache_core[5]: Access = 36654, Miss = 29848, Miss_rate = 0.814, Pending_hits = 2182, Reservation_fails = 251448
	L1D_cache_core[6]: Access = 35315, Miss = 28711, Miss_rate = 0.813, Pending_hits = 2237, Reservation_fails = 244256
	L1D_cache_core[7]: Access = 38212, Miss = 30994, Miss_rate = 0.811, Pending_hits = 2325, Reservation_fails = 254679
	L1D_cache_core[8]: Access = 35558, Miss = 28832, Miss_rate = 0.811, Pending_hits = 2200, Reservation_fails = 243167
	L1D_cache_core[9]: Access = 36908, Miss = 29542, Miss_rate = 0.800, Pending_hits = 2199, Reservation_fails = 246990
	L1D_cache_core[10]: Access = 36338, Miss = 29431, Miss_rate = 0.810, Pending_hits = 2191, Reservation_fails = 251089
	L1D_cache_core[11]: Access = 36728, Miss = 30016, Miss_rate = 0.817, Pending_hits = 2285, Reservation_fails = 248707
	L1D_cache_core[12]: Access = 38219, Miss = 31152, Miss_rate = 0.815, Pending_hits = 2329, Reservation_fails = 255282
	L1D_cache_core[13]: Access = 37397, Miss = 30351, Miss_rate = 0.812, Pending_hits = 2312, Reservation_fails = 251330
	L1D_cache_core[14]: Access = 33635, Miss = 27144, Miss_rate = 0.807, Pending_hits = 2048, Reservation_fails = 235409
	L1D_total_cache_accesses = 554031
	L1D_total_cache_misses = 450070
	L1D_total_cache_miss_rate = 0.8124
	L1D_total_cache_pending_hits = 33557
	L1D_total_cache_reservation_fails = 3744961
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75425
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2352964
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74945
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1391997
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 474493
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1256, 1133, 1228, 1306, 1256, 963, 1553, 991, 1723, 1202, 948, 1669, 1146, 1476, 1415, 1196, 1758, 1512, 1420, 1043, 1189, 987, 1071, 1118, 1163, 1310, 1262, 1872, 1185, 1353, 1581, 1366, 877, 922, 903, 735, 892, 1495, 793, 774, 1966, 985, 1215, 849, 1340, 996, 1217, 1295, 
gpgpu_n_tot_thrd_icount = 28190880
gpgpu_n_tot_w_icount = 880965
gpgpu_n_stall_shd_mem = 4089851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224590
gpgpu_n_mem_write_global = 227157
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 936810
gpgpu_n_store_insn = 338710
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 915015
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4086576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6558776	W0_Idle:713533	W0_Scoreboard:1356912	W1:251616	W2:110597	W3:65723	W4:45309	W5:32214	W6:27777	W7:25547	W8:22043	W9:19898	W10:17985	W11:16162	W12:14670	W13:13815	W14:10888	W15:10074	W16:7798	W17:7497	W18:5456	W19:4655	W20:4396	W21:3800	W22:2500	W23:2141	W24:2064	W25:991	W26:616	W27:671	W28:358	W29:63	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1796720 {8:224590,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9095912 {40:227034,72:34,136:89,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30544240 {136:224590,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817256 {8:227157,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 1069 
averagemflatency = 385 
max_icnt2mem_latency = 872 
max_icnt2sh_latency = 340173 
mrq_lat_table:20973 	268 	446 	1892 	1558 	148 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63449 	318128 	70178 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22276 	9483 	33430 	153743 	103052 	128239 	1599 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20073 	97072 	99149 	8230 	81 	0 	0 	2 	9 	37 	925 	9194 	18682 	44244 	99522 	54542 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	610 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        29        22        27        30        30        21        22        30        31        29        26        27        30        30        31 
dram[1]:        21        30        25        17        23        12        23        21        31        21        20        22        29        29        16        20 
dram[2]:        22        27        24        32        32        18        30        32        22        22        27        22        23        22        32        19 
dram[3]:        24        23        22        25        32        20        24        20        28        18        20        26        27        25        17        12 
dram[4]:        32        31        20        20        18        22        21        19        24        32        28        25        24        23        30        28 
dram[5]:        30        20        18        22        20        22        20        23        16        23        25        22        28        21        32        26 
maximum service time to same row:
dram[0]:     41143     46879     40638     58766     31959     53750     31853     39344     39390     39192     55372     58127     67677     68303     48315     81017 
dram[1]:     49373     58590     19665     29712     15679     32775     36484     32944     41271     78485     56537     57081     41866     61820     34082     37738 
dram[2]:     31023     30214     59005     37411     29088     24589     37447     38670     40633     35776     83697     39216     65386     86498     90246     52130 
dram[3]:     44053     36738     36814     33811     32170     28300     28108     37182     43401     36473     38586     68925     52290     67306     55387     20358 
dram[4]:     45915     71603     60601     42107     32648     53104     25111     45992     39797     41678     60147     44509     63438     37633     80358     51462 
dram[5]:     33121     21627     31138     31407     32406     24660     64327     28338     32180     26225     31088     36363     64165     70860     22648     34637 
average row accesses per activate:
dram[0]:  3.983051  3.324675  3.873240  3.052083  4.437500  3.931507  3.271028  3.962963  4.615385  4.333333  3.931035  3.981818  5.592593  5.482759  7.800000  8.421053 
dram[1]:  3.736842  4.239437  3.651163  2.970874  3.034783  2.628788  3.025000  2.920290  3.333333  3.483871  3.487500  3.011905  3.800000  5.030303  4.355556  5.243243 
dram[2]:  4.396552  4.123077  3.518518  3.943662  3.723684  3.971429  3.948718  4.024692  3.743902  3.381443  3.770492  3.616667  4.628572  4.631579  7.545455  6.538462 
dram[3]:  3.204545  3.166667  3.961039  4.253968  4.323077  4.040541  3.720930  4.013699  3.552083  2.974138  2.951220  3.369231  5.031250  4.214286  5.027778  4.000000 
dram[4]:  4.616667  4.343750  3.746835  3.255814  3.772152  3.868421  3.511364  4.000000  5.328125  4.492754  4.437500  3.763636  5.275862  4.459459  7.166667  7.600000 
dram[5]:  3.061224  2.980000  2.945946  2.958333  3.436170  3.744444  3.846154  4.032967  3.309091  3.103448  3.246575  3.268657  5.551724  6.000000  4.657143  3.620000 
average row locality = 25295/6705 = 3.772558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       179       189       213       217       218       220       265       241       230       243       190       187       151       158       155       160 
dram[1]:       198       208       220       220       254       260       269       289       252       249       219       203       167       162       193       194 
dram[2]:       191       198       213       204       212       213       233       251       244       255       198       194       162       168       166       166 
dram[3]:       200       196       226       203       203       218       240       225       264       264       210       195       157       173       181       162 
dram[4]:       204       205       215       210       226       228       239       219       257       240       192       180       153       163       172       152 
dram[5]:       219       214       241       259       238       246       264       266       270       269       204       192       161       162       162       179 
total reads: 20159
bank skew: 289/151 = 1.91
chip skew: 3557/3216 = 1.11
number of total write accesses:
dram[0]:        56        67        62        76        66        67        85        80        70        82        38        32         0         1         1         0 
dram[1]:        86        93        94        86        95        87        94       114        78        75        60        50         4         4         3         0 
dram[2]:        64        70        72        76        71        65        75        75        63        73        32        23         0         8         0         4 
dram[3]:        82        70        79        65        78        81        80        68        77        81        32        24         4         4         0         2 
dram[4]:        73        73        81        70        72        66        70        65        84        70        21        27         0         2         0         0 
dram[5]:        81        84        86        96        85        91        86       101        94        91        33        27         0         0         1         2 
total reads: 5136
min_bank_accesses = 0!
chip skew: 1023/771 = 1.33
average mf latency per bank:
dram[0]:       4043      3916      3996      3601      3619      3616      2966      3174      3497      3390      9170      9969     16255     16104     18745     18534
dram[1]:       3573      3495      3393      3835      3214      3336      3122      2857      3338      3533      7748      9169     14885     16195     15526     16311
dram[2]:       4024      3866      3701      3753      3635      3795      3339      3262      3642      3406      9399     10526     16020     14892     17835     17447
dram[3]:       3683      3823      3645      4055      3689      3417      3371      3545      3307      3060      9149     10293     16247     14855     16792     18368
dram[4]:       4823      3635      4849      3790      4773      3561      4607      3609      4200      3408     67438     10892     22506     15525     23871     19870
dram[5]:       3529      3626      3468      3238      3288      3338      3032      2958      3011      3058      9725     10353     16221     16754     18691     16950
maximum mf latency per bank:
dram[0]:        874       819       825       803       886       736       807       889       844       798       847       812       788       971       785       807
dram[1]:        898       775       810       822       795       790       895       915       899       865       976       880       893       960       793       909
dram[2]:        828       810       898       900       824       878       780       856       865       875      1024       875       837       964       860       915
dram[3]:        884       863       805       877       970       875       827      1047       861       796      1048       863       980       850       872       869
dram[4]:       1017       783       948       856       958       784       986       822      1001       777      1069       961       991       820       990       805
dram[5]:        870       874       882       899       873       908       832       887       870       861       875       860       905       860       791       794

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449025 n_nop=443090 n_act=976 n_pre=960 n_req=3999 n_rd=3216 n_write=783 bw_util=0.01781
n_activity=59582 dram_eff=0.1342
bk0: 179a 446830i bk1: 189a 446324i bk2: 213a 446380i bk3: 217a 445624i bk4: 218a 446419i bk5: 220a 446071i bk6: 265a 445146i bk7: 241a 445716i bk8: 230a 446055i bk9: 243a 445788i bk10: 190a 446721i bk11: 187a 446934i bk12: 151a 447931i bk13: 158a 447921i bk14: 155a 448265i bk15: 160a 448345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.030829
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449025 n_nop=441747 n_act=1357 n_pre=1341 n_req=4580 n_rd=3557 n_write=1023 bw_util=0.0204
n_activity=74625 dram_eff=0.1227
bk0: 198a 446125i bk1: 208a 446154i bk2: 220a 445779i bk3: 220a 445410i bk4: 254a 444805i bk5: 260a 444528i bk6: 269a 444526i bk7: 289a 443899i bk8: 252a 445179i bk9: 249a 445368i bk10: 219a 445989i bk11: 203a 445972i bk12: 167a 447436i bk13: 162a 447834i bk14: 193a 447548i bk15: 194a 447810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0343233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449025 n_nop=443000 n_act=1001 n_pre=985 n_req=4039 n_rd=3268 n_write=771 bw_util=0.01799
n_activity=59145 dram_eff=0.1366
bk0: 191a 446762i bk1: 198a 446549i bk2: 213a 445922i bk3: 204a 446085i bk4: 212a 445840i bk5: 213a 446290i bk6: 233a 445787i bk7: 251a 445622i bk8: 244a 445878i bk9: 255a 445363i bk10: 198a 446617i bk11: 194a 446770i bk12: 162a 447742i bk13: 168a 447668i bk14: 166a 448136i bk15: 166a 448042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0312856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449025 n_nop=442657 n_act=1120 n_pre=1104 n_req=4144 n_rd=3317 n_write=827 bw_util=0.01846
n_activity=65178 dram_eff=0.1272
bk0: 200a 445820i bk1: 196a 446034i bk2: 226a 446013i bk3: 203a 446430i bk4: 203a 446344i bk5: 218a 446033i bk6: 240a 445699i bk7: 225a 446175i bk8: 264a 445471i bk9: 264a 444815i bk10: 210a 446230i bk11: 195a 446644i bk12: 157a 447814i bk13: 173a 447636i bk14: 181a 447796i bk15: 162a 447850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0285775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449025 n_nop=443114 n_act=949 n_pre=933 n_req=4029 n_rd=3255 n_write=774 bw_util=0.01795
n_activity=60853 dram_eff=0.1324
bk0: 204a 446593i bk1: 205a 446593i bk2: 215a 446122i bk3: 210a 446010i bk4: 226a 446031i bk5: 228a 446097i bk6: 239a 445533i bk7: 219a 446079i bk8: 257a 446143i bk9: 240a 446085i bk10: 192a 447126i bk11: 180a 446953i bk12: 153a 447890i bk13: 163a 447758i bk14: 172a 448065i bk15: 152a 448244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0259028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449025 n_nop=441933 n_act=1302 n_pre=1286 n_req=4504 n_rd=3546 n_write=958 bw_util=0.02006
n_activity=72428 dram_eff=0.1244
bk0: 219a 445691i bk1: 214a 445441i bk2: 241a 445060i bk3: 259a 444688i bk4: 238a 445444i bk5: 246a 445404i bk6: 264a 445379i bk7: 266a 445215i bk8: 270a 444800i bk9: 269a 444736i bk10: 204a 446371i bk11: 192a 446650i bk12: 161a 447921i bk13: 162a 448068i bk14: 162a 447937i bk15: 179a 447704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0343789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35047, Miss = 1601, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 227
L2_cache_bank[1]: Access = 35398, Miss = 1615, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 8
L2_cache_bank[2]: Access = 35485, Miss = 1772, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 107
L2_cache_bank[3]: Access = 36333, Miss = 1785, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 35107, Miss = 1619, Miss_rate = 0.046, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 35617, Miss = 1649, Miss_rate = 0.046, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 35751, Miss = 1681, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 35660, Miss = 1636, Miss_rate = 0.046, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 59262, Miss = 1658, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[9]: Access = 35819, Miss = 1597, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 36265, Miss = 1759, Miss_rate = 0.049, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 36078, Miss = 1787, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 1
L2_total_cache_accesses = 451822
L2_total_cache_misses = 20159
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1350452
icnt_total_pkts_simt_to_mem=679280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.0035
	minimum = 6
	maximum = 725
Network latency average = 38.9772
	minimum = 6
	maximum = 470
Slowest packet = 66171
Flit latency average = 29.497
	minimum = 6
	maximum = 470
Slowest flit = 186471
Fragmentation average = 0.0911256
	minimum = 0
	maximum = 357
Injected packet rate average = 0.106227
	minimum = 0.0865672 (at node 14)
	maximum = 0.178946 (at node 23)
Accepted packet rate average = 0.106227
	minimum = 0.0865672 (at node 14)
	maximum = 0.178946 (at node 23)
Injected flit rate average = 0.239438
	minimum = 0.129978 (at node 14)
	maximum = 0.417785 (at node 23)
Accepted flit rate average= 0.239438
	minimum = 0.165573 (at node 19)
	maximum = 0.312304 (at node 4)
Injected packet length average = 2.25403
Accepted packet length average = 2.25403
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4637 (5 samples)
	minimum = 6 (5 samples)
	maximum = 259.2 (5 samples)
Network latency average = 20.0311 (5 samples)
	minimum = 6 (5 samples)
	maximum = 187 (5 samples)
Flit latency average = 16.0536 (5 samples)
	minimum = 6 (5 samples)
	maximum = 184.4 (5 samples)
Fragmentation average = 0.0249523 (5 samples)
	minimum = 0 (5 samples)
	maximum = 109.2 (5 samples)
Injected packet rate average = 0.0428535 (5 samples)
	minimum = 0.029721 (5 samples)
	maximum = 0.0992772 (5 samples)
Accepted packet rate average = 0.0428535 (5 samples)
	minimum = 0.029721 (5 samples)
	maximum = 0.0992772 (5 samples)
Injected flit rate average = 0.0958421 (5 samples)
	minimum = 0.0440041 (5 samples)
	maximum = 0.197601 (5 samples)
Accepted flit rate average = 0.0958421 (5 samples)
	minimum = 0.0607354 (5 samples)
	maximum = 0.18815 (5 samples)
Injected packet size average = 2.23651 (5 samples)
Accepted packet size average = 2.23651 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 47841 (inst/sec)
gpgpu_simulation_rate = 2036 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,340174)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,340174)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,340174)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,340174)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,340174)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,340174)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,340174)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(52,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(40,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(63,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 340674  inst.: 8326938 (ipc=674.7) sim_rate=49565 (inst/sec) elapsed = 0:0:02:48 / Wed Mar  2 01:18:43 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(46,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 342174  inst.: 8433705 (ipc=222.1) sim_rate=49903 (inst/sec) elapsed = 0:0:02:49 / Wed Mar  2 01:18:44 2016
GPGPU-Sim uArch: cycles simulated: 344174  inst.: 8451439 (ipc=115.5) sim_rate=49714 (inst/sec) elapsed = 0:0:02:50 / Wed Mar  2 01:18:45 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(2,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 345674  inst.: 8477287 (ipc=88.7) sim_rate=49574 (inst/sec) elapsed = 0:0:02:51 / Wed Mar  2 01:18:46 2016
GPGPU-Sim uArch: cycles simulated: 347674  inst.: 8506335 (ipc=68.9) sim_rate=49455 (inst/sec) elapsed = 0:0:02:52 / Wed Mar  2 01:18:47 2016
GPGPU-Sim uArch: cycles simulated: 349674  inst.: 8530879 (ipc=57.0) sim_rate=49311 (inst/sec) elapsed = 0:0:02:53 / Wed Mar  2 01:18:48 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(27,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 351674  inst.: 8557482 (ipc=49.4) sim_rate=49180 (inst/sec) elapsed = 0:0:02:54 / Wed Mar  2 01:18:49 2016
GPGPU-Sim uArch: cycles simulated: 353174  inst.: 8576692 (ipc=45.2) sim_rate=49009 (inst/sec) elapsed = 0:0:02:55 / Wed Mar  2 01:18:50 2016
GPGPU-Sim uArch: cycles simulated: 355174  inst.: 8602961 (ipc=40.9) sim_rate=48880 (inst/sec) elapsed = 0:0:02:56 / Wed Mar  2 01:18:51 2016
GPGPU-Sim uArch: cycles simulated: 357174  inst.: 8628807 (ipc=37.6) sim_rate=48750 (inst/sec) elapsed = 0:0:02:57 / Wed Mar  2 01:18:52 2016
GPGPU-Sim uArch: cycles simulated: 359174  inst.: 8653398 (ipc=34.9) sim_rate=48614 (inst/sec) elapsed = 0:0:02:58 / Wed Mar  2 01:18:53 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(29,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 360674  inst.: 8671821 (ipc=33.3) sim_rate=48445 (inst/sec) elapsed = 0:0:02:59 / Wed Mar  2 01:18:54 2016
GPGPU-Sim uArch: cycles simulated: 362674  inst.: 8698612 (ipc=31.5) sim_rate=48325 (inst/sec) elapsed = 0:0:03:00 / Wed Mar  2 01:18:55 2016
GPGPU-Sim uArch: cycles simulated: 364674  inst.: 8723565 (ipc=30.0) sim_rate=48196 (inst/sec) elapsed = 0:0:03:01 / Wed Mar  2 01:18:56 2016
GPGPU-Sim uArch: cycles simulated: 366174  inst.: 8741551 (ipc=28.9) sim_rate=48030 (inst/sec) elapsed = 0:0:03:02 / Wed Mar  2 01:18:57 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 368174  inst.: 8764150 (ipc=27.7) sim_rate=47891 (inst/sec) elapsed = 0:0:03:03 / Wed Mar  2 01:18:58 2016
GPGPU-Sim uArch: cycles simulated: 370174  inst.: 8789250 (ipc=26.7) sim_rate=47767 (inst/sec) elapsed = 0:0:03:04 / Wed Mar  2 01:18:59 2016
GPGPU-Sim uArch: cycles simulated: 372174  inst.: 8813328 (ipc=25.7) sim_rate=47639 (inst/sec) elapsed = 0:0:03:05 / Wed Mar  2 01:19:00 2016
GPGPU-Sim uArch: cycles simulated: 373674  inst.: 8831105 (ipc=25.1) sim_rate=47479 (inst/sec) elapsed = 0:0:03:06 / Wed Mar  2 01:19:01 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(8,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 375674  inst.: 8853752 (ipc=24.3) sim_rate=47346 (inst/sec) elapsed = 0:0:03:07 / Wed Mar  2 01:19:02 2016
GPGPU-Sim uArch: cycles simulated: 377674  inst.: 8877981 (ipc=23.7) sim_rate=47223 (inst/sec) elapsed = 0:0:03:08 / Wed Mar  2 01:19:03 2016
GPGPU-Sim uArch: cycles simulated: 379174  inst.: 8894913 (ipc=23.2) sim_rate=47063 (inst/sec) elapsed = 0:0:03:09 / Wed Mar  2 01:19:04 2016
GPGPU-Sim uArch: cycles simulated: 381174  inst.: 8916704 (ipc=22.6) sim_rate=46930 (inst/sec) elapsed = 0:0:03:10 / Wed Mar  2 01:19:05 2016
GPGPU-Sim uArch: cycles simulated: 383174  inst.: 8939057 (ipc=22.1) sim_rate=46801 (inst/sec) elapsed = 0:0:03:11 / Wed Mar  2 01:19:06 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(27,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 384674  inst.: 8958520 (ipc=21.8) sim_rate=46658 (inst/sec) elapsed = 0:0:03:12 / Wed Mar  2 01:19:07 2016
GPGPU-Sim uArch: cycles simulated: 386674  inst.: 8981980 (ipc=21.3) sim_rate=46538 (inst/sec) elapsed = 0:0:03:13 / Wed Mar  2 01:19:08 2016
GPGPU-Sim uArch: cycles simulated: 388174  inst.: 9001235 (ipc=21.1) sim_rate=46398 (inst/sec) elapsed = 0:0:03:14 / Wed Mar  2 01:19:09 2016
GPGPU-Sim uArch: cycles simulated: 390174  inst.: 9026921 (ipc=20.7) sim_rate=46291 (inst/sec) elapsed = 0:0:03:15 / Wed Mar  2 01:19:10 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(35,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 391674  inst.: 9044905 (ipc=20.5) sim_rate=46147 (inst/sec) elapsed = 0:0:03:16 / Wed Mar  2 01:19:11 2016
GPGPU-Sim uArch: cycles simulated: 393674  inst.: 9072071 (ipc=20.2) sim_rate=46051 (inst/sec) elapsed = 0:0:03:17 / Wed Mar  2 01:19:12 2016
GPGPU-Sim uArch: cycles simulated: 395174  inst.: 9091107 (ipc=20.0) sim_rate=45914 (inst/sec) elapsed = 0:0:03:18 / Wed Mar  2 01:19:13 2016
GPGPU-Sim uArch: cycles simulated: 397174  inst.: 9117777 (ipc=19.8) sim_rate=45817 (inst/sec) elapsed = 0:0:03:19 / Wed Mar  2 01:19:14 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 399174  inst.: 9146047 (ipc=19.6) sim_rate=45730 (inst/sec) elapsed = 0:0:03:20 / Wed Mar  2 01:19:15 2016
GPGPU-Sim uArch: cycles simulated: 400674  inst.: 9165607 (ipc=19.4) sim_rate=45600 (inst/sec) elapsed = 0:0:03:21 / Wed Mar  2 01:19:16 2016
GPGPU-Sim uArch: cycles simulated: 402674  inst.: 9191160 (ipc=19.2) sim_rate=45500 (inst/sec) elapsed = 0:0:03:22 / Wed Mar  2 01:19:17 2016
GPGPU-Sim uArch: cycles simulated: 404674  inst.: 9219601 (ipc=19.1) sim_rate=45416 (inst/sec) elapsed = 0:0:03:23 / Wed Mar  2 01:19:18 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(46,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 406174  inst.: 9239260 (ipc=18.9) sim_rate=45290 (inst/sec) elapsed = 0:0:03:24 / Wed Mar  2 01:19:19 2016
GPGPU-Sim uArch: cycles simulated: 408174  inst.: 9265720 (ipc=18.8) sim_rate=45198 (inst/sec) elapsed = 0:0:03:25 / Wed Mar  2 01:19:20 2016
GPGPU-Sim uArch: cycles simulated: 410174  inst.: 9292086 (ipc=18.6) sim_rate=45107 (inst/sec) elapsed = 0:0:03:26 / Wed Mar  2 01:19:21 2016
GPGPU-Sim uArch: cycles simulated: 412174  inst.: 9317200 (ipc=18.4) sim_rate=45010 (inst/sec) elapsed = 0:0:03:27 / Wed Mar  2 01:19:22 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(69,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 413674  inst.: 9335784 (ipc=18.3) sim_rate=44883 (inst/sec) elapsed = 0:0:03:28 / Wed Mar  2 01:19:23 2016
GPGPU-Sim uArch: cycles simulated: 415674  inst.: 9362279 (ipc=18.2) sim_rate=44795 (inst/sec) elapsed = 0:0:03:29 / Wed Mar  2 01:19:24 2016
GPGPU-Sim uArch: cycles simulated: 417674  inst.: 9387680 (ipc=18.0) sim_rate=44703 (inst/sec) elapsed = 0:0:03:30 / Wed Mar  2 01:19:25 2016
GPGPU-Sim uArch: cycles simulated: 419174  inst.: 9404870 (ipc=17.9) sim_rate=44572 (inst/sec) elapsed = 0:0:03:31 / Wed Mar  2 01:19:26 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(87,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 421174  inst.: 9430799 (ipc=17.8) sim_rate=44484 (inst/sec) elapsed = 0:0:03:32 / Wed Mar  2 01:19:27 2016
GPGPU-Sim uArch: cycles simulated: 422674  inst.: 9447577 (ipc=17.7) sim_rate=44354 (inst/sec) elapsed = 0:0:03:33 / Wed Mar  2 01:19:28 2016
GPGPU-Sim uArch: cycles simulated: 424674  inst.: 9473138 (ipc=17.6) sim_rate=44267 (inst/sec) elapsed = 0:0:03:34 / Wed Mar  2 01:19:29 2016
GPGPU-Sim uArch: cycles simulated: 426674  inst.: 9495334 (ipc=17.4) sim_rate=44164 (inst/sec) elapsed = 0:0:03:35 / Wed Mar  2 01:19:30 2016
GPGPU-Sim uArch: cycles simulated: 428174  inst.: 9514685 (ipc=17.3) sim_rate=44049 (inst/sec) elapsed = 0:0:03:36 / Wed Mar  2 01:19:31 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(86,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 430174  inst.: 9537104 (ipc=17.2) sim_rate=43949 (inst/sec) elapsed = 0:0:03:37 / Wed Mar  2 01:19:32 2016
GPGPU-Sim uArch: cycles simulated: 432174  inst.: 9563471 (ipc=17.1) sim_rate=43869 (inst/sec) elapsed = 0:0:03:38 / Wed Mar  2 01:19:33 2016
GPGPU-Sim uArch: cycles simulated: 433674  inst.: 9580940 (ipc=17.0) sim_rate=43748 (inst/sec) elapsed = 0:0:03:39 / Wed Mar  2 01:19:34 2016
GPGPU-Sim uArch: cycles simulated: 435674  inst.: 9607908 (ipc=16.9) sim_rate=43672 (inst/sec) elapsed = 0:0:03:40 / Wed Mar  2 01:19:35 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(88,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 437674  inst.: 9633675 (ipc=16.9) sim_rate=43591 (inst/sec) elapsed = 0:0:03:41 / Wed Mar  2 01:19:36 2016
GPGPU-Sim uArch: cycles simulated: 439674  inst.: 9657483 (ipc=16.8) sim_rate=43502 (inst/sec) elapsed = 0:0:03:42 / Wed Mar  2 01:19:37 2016
GPGPU-Sim uArch: cycles simulated: 441674  inst.: 9686332 (ipc=16.7) sim_rate=43436 (inst/sec) elapsed = 0:0:03:43 / Wed Mar  2 01:19:38 2016
GPGPU-Sim uArch: cycles simulated: 443174  inst.: 9704355 (ipc=16.6) sim_rate=43323 (inst/sec) elapsed = 0:0:03:44 / Wed Mar  2 01:19:39 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(39,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 445174  inst.: 9728032 (ipc=16.6) sim_rate=43235 (inst/sec) elapsed = 0:0:03:45 / Wed Mar  2 01:19:40 2016
GPGPU-Sim uArch: cycles simulated: 447174  inst.: 9756697 (ipc=16.5) sim_rate=43171 (inst/sec) elapsed = 0:0:03:46 / Wed Mar  2 01:19:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (108742,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(108743,340174)
GPGPU-Sim uArch: cycles simulated: 449174  inst.: 9784060 (ipc=16.5) sim_rate=43101 (inst/sec) elapsed = 0:0:03:47 / Wed Mar  2 01:19:42 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(47,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 451174  inst.: 9814191 (ipc=16.4) sim_rate=43044 (inst/sec) elapsed = 0:0:03:48 / Wed Mar  2 01:19:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (112601,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(112602,340174)
GPGPU-Sim uArch: cycles simulated: 453174  inst.: 9841268 (ipc=16.4) sim_rate=42974 (inst/sec) elapsed = 0:0:03:49 / Wed Mar  2 01:19:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113045,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(113046,340174)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113263,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(113264,340174)
GPGPU-Sim uArch: cycles simulated: 455174  inst.: 9871707 (ipc=16.4) sim_rate=42920 (inst/sec) elapsed = 0:0:03:50 / Wed Mar  2 01:19:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (116006,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(116007,340174)
GPGPU-Sim uArch: cycles simulated: 456674  inst.: 9895658 (ipc=16.4) sim_rate=42838 (inst/sec) elapsed = 0:0:03:51 / Wed Mar  2 01:19:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116927,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(116928,340174)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(58,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 458674  inst.: 9925203 (ipc=16.3) sim_rate=42781 (inst/sec) elapsed = 0:0:03:52 / Wed Mar  2 01:19:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (119318,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(119319,340174)
GPGPU-Sim uArch: cycles simulated: 460674  inst.: 9957637 (ipc=16.3) sim_rate=42736 (inst/sec) elapsed = 0:0:03:53 / Wed Mar  2 01:19:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (121634,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(121635,340174)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122165,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122166,340174)
GPGPU-Sim uArch: cycles simulated: 462674  inst.: 9986252 (ipc=16.3) sim_rate=42676 (inst/sec) elapsed = 0:0:03:54 / Wed Mar  2 01:19:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (123360,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(123361,340174)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(27,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 464174  inst.: 10009021 (ipc=16.3) sim_rate=42591 (inst/sec) elapsed = 0:0:03:55 / Wed Mar  2 01:19:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (125632,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(125633,340174)
GPGPU-Sim uArch: cycles simulated: 466174  inst.: 10038173 (ipc=16.3) sim_rate=42534 (inst/sec) elapsed = 0:0:03:56 / Wed Mar  2 01:19:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126896,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126897,340174)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (127136,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(127137,340174)
GPGPU-Sim uArch: cycles simulated: 468174  inst.: 10069866 (ipc=16.3) sim_rate=42488 (inst/sec) elapsed = 0:0:03:57 / Wed Mar  2 01:19:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (129208,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(129209,340174)
GPGPU-Sim uArch: cycles simulated: 469674  inst.: 10094742 (ipc=16.3) sim_rate=42414 (inst/sec) elapsed = 0:0:03:58 / Wed Mar  2 01:19:53 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(26,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (130076,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(130077,340174)
GPGPU-Sim uArch: cycles simulated: 471674  inst.: 10125888 (ipc=16.2) sim_rate=42367 (inst/sec) elapsed = 0:0:03:59 / Wed Mar  2 01:19:54 2016
GPGPU-Sim uArch: cycles simulated: 473674  inst.: 10154676 (ipc=16.2) sim_rate=42311 (inst/sec) elapsed = 0:0:04:00 / Wed Mar  2 01:19:55 2016
GPGPU-Sim uArch: cycles simulated: 475674  inst.: 10181061 (ipc=16.2) sim_rate=42245 (inst/sec) elapsed = 0:0:04:01 / Wed Mar  2 01:19:56 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(20,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 477674  inst.: 10205103 (ipc=16.1) sim_rate=42169 (inst/sec) elapsed = 0:0:04:02 / Wed Mar  2 01:19:57 2016
GPGPU-Sim uArch: cycles simulated: 479674  inst.: 10230472 (ipc=16.1) sim_rate=42100 (inst/sec) elapsed = 0:0:04:03 / Wed Mar  2 01:19:58 2016
GPGPU-Sim uArch: cycles simulated: 481674  inst.: 10253237 (ipc=16.0) sim_rate=42021 (inst/sec) elapsed = 0:0:04:04 / Wed Mar  2 01:19:59 2016
GPGPU-Sim uArch: cycles simulated: 483674  inst.: 10279394 (ipc=16.0) sim_rate=41956 (inst/sec) elapsed = 0:0:04:05 / Wed Mar  2 01:20:00 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(52,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 485674  inst.: 10306972 (ipc=15.9) sim_rate=41898 (inst/sec) elapsed = 0:0:04:06 / Wed Mar  2 01:20:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (146512,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(146513,340174)
GPGPU-Sim uArch: cycles simulated: 487674  inst.: 10334956 (ipc=15.9) sim_rate=41841 (inst/sec) elapsed = 0:0:04:07 / Wed Mar  2 01:20:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (148520,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(148521,340174)
GPGPU-Sim uArch: cycles simulated: 489674  inst.: 10364978 (ipc=15.9) sim_rate=41794 (inst/sec) elapsed = 0:0:04:08 / Wed Mar  2 01:20:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (149906,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(149907,340174)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (150554,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(150555,340174)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(42,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 491674  inst.: 10395814 (ipc=15.9) sim_rate=41750 (inst/sec) elapsed = 0:0:04:09 / Wed Mar  2 01:20:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (152352,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(152353,340174)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (153445,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(153446,340174)
GPGPU-Sim uArch: cycles simulated: 493674  inst.: 10429960 (ipc=15.9) sim_rate=41719 (inst/sec) elapsed = 0:0:04:10 / Wed Mar  2 01:20:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (154715,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(154716,340174)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (155262,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(155263,340174)
GPGPU-Sim uArch: cycles simulated: 495674  inst.: 10463765 (ipc=15.9) sim_rate=41688 (inst/sec) elapsed = 0:0:04:11 / Wed Mar  2 01:20:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (156242,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(156243,340174)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(112,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 497174  inst.: 10490218 (ipc=15.9) sim_rate=41627 (inst/sec) elapsed = 0:0:04:12 / Wed Mar  2 01:20:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (157140,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(157141,340174)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (157357,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(157358,340174)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (157494,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(157495,340174)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158362,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(158363,340174)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (158439,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(158440,340174)
GPGPU-Sim uArch: cycles simulated: 499174  inst.: 10531401 (ipc=16.0) sim_rate=41626 (inst/sec) elapsed = 0:0:04:13 / Wed Mar  2 01:20:08 2016
GPGPU-Sim uArch: cycles simulated: 500674  inst.: 10555281 (ipc=16.0) sim_rate=41556 (inst/sec) elapsed = 0:0:04:14 / Wed Mar  2 01:20:09 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(106,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 502674  inst.: 10581319 (ipc=15.9) sim_rate=41495 (inst/sec) elapsed = 0:0:04:15 / Wed Mar  2 01:20:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (163910,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(163911,340174)
GPGPU-Sim uArch: cycles simulated: 504674  inst.: 10609408 (ipc=15.9) sim_rate=41443 (inst/sec) elapsed = 0:0:04:16 / Wed Mar  2 01:20:11 2016
GPGPU-Sim uArch: cycles simulated: 506674  inst.: 10632135 (ipc=15.9) sim_rate=41370 (inst/sec) elapsed = 0:0:04:17 / Wed Mar  2 01:20:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (167117,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(167118,340174)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (167876,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(167877,340174)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (167957,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(167958,340174)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (168400,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(168401,340174)
GPGPU-Sim uArch: cycles simulated: 508674  inst.: 10664245 (ipc=15.9) sim_rate=41334 (inst/sec) elapsed = 0:0:04:18 / Wed Mar  2 01:20:13 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(66,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 510674  inst.: 10696417 (ipc=15.9) sim_rate=41298 (inst/sec) elapsed = 0:0:04:19 / Wed Mar  2 01:20:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (170985,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(170986,340174)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (171653,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(171654,340174)
GPGPU-Sim uArch: cycles simulated: 512174  inst.: 10721250 (ipc=15.9) sim_rate=41235 (inst/sec) elapsed = 0:0:04:20 / Wed Mar  2 01:20:15 2016
GPGPU-Sim uArch: cycles simulated: 514174  inst.: 10748372 (ipc=15.9) sim_rate=41181 (inst/sec) elapsed = 0:0:04:21 / Wed Mar  2 01:20:16 2016
GPGPU-Sim uArch: cycles simulated: 515674  inst.: 10769141 (ipc=15.8) sim_rate=41103 (inst/sec) elapsed = 0:0:04:22 / Wed Mar  2 01:20:17 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(112,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (175742,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(175743,340174)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (177434,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(177435,340174)
GPGPU-Sim uArch: cycles simulated: 517674  inst.: 10797927 (ipc=15.8) sim_rate=41056 (inst/sec) elapsed = 0:0:04:23 / Wed Mar  2 01:20:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (177597,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(177598,340174)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (177964,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(177965,340174)
GPGPU-Sim uArch: cycles simulated: 519674  inst.: 10830962 (ipc=15.8) sim_rate=41026 (inst/sec) elapsed = 0:0:04:24 / Wed Mar  2 01:20:19 2016
GPGPU-Sim uArch: cycles simulated: 521174  inst.: 10848410 (ipc=15.8) sim_rate=40937 (inst/sec) elapsed = 0:0:04:25 / Wed Mar  2 01:20:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (181317,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(181318,340174)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(116,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 523174  inst.: 10875866 (ipc=15.8) sim_rate=40886 (inst/sec) elapsed = 0:0:04:26 / Wed Mar  2 01:20:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (183487,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(183488,340174)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (183837,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(183838,340174)
GPGPU-Sim uArch: cycles simulated: 524674  inst.: 10894160 (ipc=15.7) sim_rate=40802 (inst/sec) elapsed = 0:0:04:27 / Wed Mar  2 01:20:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (185954,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(185955,340174)
GPGPU-Sim uArch: cycles simulated: 526674  inst.: 10920241 (ipc=15.7) sim_rate=40747 (inst/sec) elapsed = 0:0:04:28 / Wed Mar  2 01:20:23 2016
GPGPU-Sim uArch: cycles simulated: 528174  inst.: 10939094 (ipc=15.7) sim_rate=40665 (inst/sec) elapsed = 0:0:04:29 / Wed Mar  2 01:20:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (188021,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(188022,340174)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (188589,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(188590,340174)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(115,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 529674  inst.: 10963012 (ipc=15.7) sim_rate=40603 (inst/sec) elapsed = 0:0:04:30 / Wed Mar  2 01:20:25 2016
GPGPU-Sim uArch: cycles simulated: 531674  inst.: 10998678 (ipc=15.7) sim_rate=40585 (inst/sec) elapsed = 0:0:04:31 / Wed Mar  2 01:20:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (191501,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(191502,340174)
GPGPU-Sim uArch: cycles simulated: 533174  inst.: 11018193 (ipc=15.7) sim_rate=40508 (inst/sec) elapsed = 0:0:04:32 / Wed Mar  2 01:20:27 2016
GPGPU-Sim uArch: cycles simulated: 535174  inst.: 11043847 (ipc=15.7) sim_rate=40453 (inst/sec) elapsed = 0:0:04:33 / Wed Mar  2 01:20:28 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(134,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 536674  inst.: 11065881 (ipc=15.7) sim_rate=40386 (inst/sec) elapsed = 0:0:04:34 / Wed Mar  2 01:20:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (196966,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(196967,340174)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (198165,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(198166,340174)
GPGPU-Sim uArch: cycles simulated: 538674  inst.: 11095677 (ipc=15.6) sim_rate=40347 (inst/sec) elapsed = 0:0:04:35 / Wed Mar  2 01:20:30 2016
GPGPU-Sim uArch: cycles simulated: 540174  inst.: 11117836 (ipc=15.6) sim_rate=40282 (inst/sec) elapsed = 0:0:04:36 / Wed Mar  2 01:20:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (200753,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(200754,340174)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (200831,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(200832,340174)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (200907,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(200908,340174)
GPGPU-Sim uArch: cycles simulated: 541674  inst.: 11143801 (ipc=15.7) sim_rate=40230 (inst/sec) elapsed = 0:0:04:37 / Wed Mar  2 01:20:32 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(140,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 543674  inst.: 11183421 (ipc=15.7) sim_rate=40228 (inst/sec) elapsed = 0:0:04:38 / Wed Mar  2 01:20:33 2016
GPGPU-Sim uArch: cycles simulated: 545174  inst.: 11207695 (ipc=15.7) sim_rate=40170 (inst/sec) elapsed = 0:0:04:39 / Wed Mar  2 01:20:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (206409,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(206410,340174)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (206760,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(206761,340174)
GPGPU-Sim uArch: cycles simulated: 547174  inst.: 11237787 (ipc=15.7) sim_rate=40134 (inst/sec) elapsed = 0:0:04:40 / Wed Mar  2 01:20:35 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(84,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (207825,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(207826,340174)
GPGPU-Sim uArch: cycles simulated: 548674  inst.: 11263685 (ipc=15.7) sim_rate=40084 (inst/sec) elapsed = 0:0:04:41 / Wed Mar  2 01:20:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (208549,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(208550,340174)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (208678,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(208679,340174)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (209727,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(209728,340174)
GPGPU-Sim uArch: cycles simulated: 550174  inst.: 11295685 (ipc=15.7) sim_rate=40055 (inst/sec) elapsed = 0:0:04:42 / Wed Mar  2 01:20:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (210396,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(210397,340174)
GPGPU-Sim uArch: cycles simulated: 552174  inst.: 11326802 (ipc=15.7) sim_rate=40024 (inst/sec) elapsed = 0:0:04:43 / Wed Mar  2 01:20:38 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(134,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 553674  inst.: 11347094 (ipc=15.7) sim_rate=39954 (inst/sec) elapsed = 0:0:04:44 / Wed Mar  2 01:20:39 2016
GPGPU-Sim uArch: cycles simulated: 555674  inst.: 11377978 (ipc=15.7) sim_rate=39922 (inst/sec) elapsed = 0:0:04:45 / Wed Mar  2 01:20:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (216836,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(216837,340174)
GPGPU-Sim uArch: cycles simulated: 557174  inst.: 11398156 (ipc=15.7) sim_rate=39853 (inst/sec) elapsed = 0:0:04:46 / Wed Mar  2 01:20:41 2016
GPGPU-Sim uArch: cycles simulated: 559174  inst.: 11429583 (ipc=15.7) sim_rate=39824 (inst/sec) elapsed = 0:0:04:47 / Wed Mar  2 01:20:42 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(144,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (220121,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(220122,340174)
GPGPU-Sim uArch: cycles simulated: 561174  inst.: 11457930 (ipc=15.7) sim_rate=39784 (inst/sec) elapsed = 0:0:04:48 / Wed Mar  2 01:20:43 2016
GPGPU-Sim uArch: cycles simulated: 562674  inst.: 11477591 (ipc=15.7) sim_rate=39714 (inst/sec) elapsed = 0:0:04:49 / Wed Mar  2 01:20:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (222672,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(222673,340174)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (223782,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(223783,340174)
GPGPU-Sim uArch: cycles simulated: 564674  inst.: 11509782 (ipc=15.7) sim_rate=39688 (inst/sec) elapsed = 0:0:04:50 / Wed Mar  2 01:20:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (225411,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(225412,340174)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (225803,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(225804,340174)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(141,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (226055,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(226056,340174)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (226280,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(226281,340174)
GPGPU-Sim uArch: cycles simulated: 566674  inst.: 11544336 (ipc=15.7) sim_rate=39671 (inst/sec) elapsed = 0:0:04:51 / Wed Mar  2 01:20:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (227623,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(227624,340174)
GPGPU-Sim uArch: cycles simulated: 568174  inst.: 11570337 (ipc=15.7) sim_rate=39624 (inst/sec) elapsed = 0:0:04:52 / Wed Mar  2 01:20:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (229448,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(229449,340174)
GPGPU-Sim uArch: cycles simulated: 569674  inst.: 11595113 (ipc=15.7) sim_rate=39573 (inst/sec) elapsed = 0:0:04:53 / Wed Mar  2 01:20:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (229830,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(229831,340174)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (230122,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(230123,340174)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (230620,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(230621,340174)
GPGPU-Sim uArch: cycles simulated: 571174  inst.: 11618735 (ipc=15.7) sim_rate=39519 (inst/sec) elapsed = 0:0:04:54 / Wed Mar  2 01:20:49 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(96,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (232955,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(232956,340174)
GPGPU-Sim uArch: cycles simulated: 573174  inst.: 11653326 (ipc=15.7) sim_rate=39502 (inst/sec) elapsed = 0:0:04:55 / Wed Mar  2 01:20:50 2016
GPGPU-Sim uArch: cycles simulated: 574674  inst.: 11672623 (ipc=15.7) sim_rate=39434 (inst/sec) elapsed = 0:0:04:56 / Wed Mar  2 01:20:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (235682,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(235683,340174)
GPGPU-Sim uArch: cycles simulated: 576674  inst.: 11702960 (ipc=15.7) sim_rate=39403 (inst/sec) elapsed = 0:0:04:57 / Wed Mar  2 01:20:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (236933,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(236934,340174)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(117,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 578174  inst.: 11725790 (ipc=15.7) sim_rate=39348 (inst/sec) elapsed = 0:0:04:58 / Wed Mar  2 01:20:53 2016
GPGPU-Sim uArch: cycles simulated: 580174  inst.: 11751958 (ipc=15.7) sim_rate=39304 (inst/sec) elapsed = 0:0:04:59 / Wed Mar  2 01:20:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (240209,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(240210,340174)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (240881,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(240882,340174)
GPGPU-Sim uArch: cycles simulated: 581674  inst.: 11775784 (ipc=15.7) sim_rate=39252 (inst/sec) elapsed = 0:0:05:00 / Wed Mar  2 01:20:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (242242,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(242243,340174)
GPGPU-Sim uArch: cycles simulated: 583174  inst.: 11797300 (ipc=15.7) sim_rate=39193 (inst/sec) elapsed = 0:0:05:01 / Wed Mar  2 01:20:56 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(101,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 585174  inst.: 11824885 (ipc=15.7) sim_rate=39155 (inst/sec) elapsed = 0:0:05:02 / Wed Mar  2 01:20:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (246026,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(246027,340174)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (246435,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(246436,340174)
GPGPU-Sim uArch: cycles simulated: 586674  inst.: 11848819 (ipc=15.7) sim_rate=39105 (inst/sec) elapsed = 0:0:05:03 / Wed Mar  2 01:20:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (247699,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(247700,340174)
GPGPU-Sim uArch: cycles simulated: 588674  inst.: 11879490 (ipc=15.7) sim_rate=39077 (inst/sec) elapsed = 0:0:05:04 / Wed Mar  2 01:20:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (249086,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(249087,340174)
GPGPU-Sim uArch: cycles simulated: 590674  inst.: 11910916 (ipc=15.7) sim_rate=39052 (inst/sec) elapsed = 0:0:05:05 / Wed Mar  2 01:21:00 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(141,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (250955,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(250956,340174)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (251643,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(251644,340174)
GPGPU-Sim uArch: cycles simulated: 592674  inst.: 11939242 (ipc=15.6) sim_rate=39017 (inst/sec) elapsed = 0:0:05:06 / Wed Mar  2 01:21:01 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (253124,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(253125,340174)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (253611,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(253612,340174)
GPGPU-Sim uArch: cycles simulated: 594174  inst.: 11963530 (ipc=15.6) sim_rate=38969 (inst/sec) elapsed = 0:0:05:07 / Wed Mar  2 01:21:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (255554,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(255555,340174)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (255556,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(255557,340174)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (255675,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(255676,340174)
GPGPU-Sim uArch: cycles simulated: 596174  inst.: 11994530 (ipc=15.6) sim_rate=38943 (inst/sec) elapsed = 0:0:05:08 / Wed Mar  2 01:21:03 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(99,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 597674  inst.: 12016329 (ipc=15.6) sim_rate=38887 (inst/sec) elapsed = 0:0:05:09 / Wed Mar  2 01:21:04 2016
GPGPU-Sim uArch: cycles simulated: 599674  inst.: 12041393 (ipc=15.6) sim_rate=38843 (inst/sec) elapsed = 0:0:05:10 / Wed Mar  2 01:21:05 2016
GPGPU-Sim uArch: cycles simulated: 601674  inst.: 12069054 (ipc=15.6) sim_rate=38807 (inst/sec) elapsed = 0:0:05:11 / Wed Mar  2 01:21:06 2016
GPGPU-Sim uArch: cycles simulated: 603674  inst.: 12092972 (ipc=15.6) sim_rate=38759 (inst/sec) elapsed = 0:0:05:12 / Wed Mar  2 01:21:07 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(135,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (264901,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(264902,340174)
GPGPU-Sim uArch: cycles simulated: 605674  inst.: 12118615 (ipc=15.6) sim_rate=38717 (inst/sec) elapsed = 0:0:05:13 / Wed Mar  2 01:21:08 2016
GPGPU-Sim uArch: cycles simulated: 607674  inst.: 12147167 (ipc=15.5) sim_rate=38685 (inst/sec) elapsed = 0:0:05:14 / Wed Mar  2 01:21:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (267752,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(267753,340174)
GPGPU-Sim uArch: cycles simulated: 609674  inst.: 12177279 (ipc=15.5) sim_rate=38658 (inst/sec) elapsed = 0:0:05:15 / Wed Mar  2 01:21:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (269952,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(269953,340174)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (270708,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(270709,340174)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (270827,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(270828,340174)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(161,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 611674  inst.: 12213483 (ipc=15.6) sim_rate=38650 (inst/sec) elapsed = 0:0:05:16 / Wed Mar  2 01:21:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (272305,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(272306,340174)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (272334,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(272335,340174)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (272668,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(272669,340174)
GPGPU-Sim uArch: cycles simulated: 613674  inst.: 12248535 (ipc=15.6) sim_rate=38638 (inst/sec) elapsed = 0:0:05:17 / Wed Mar  2 01:21:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (273816,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(273817,340174)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (274489,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(274490,340174)
GPGPU-Sim uArch: cycles simulated: 615174  inst.: 12271441 (ipc=15.6) sim_rate=38589 (inst/sec) elapsed = 0:0:05:18 / Wed Mar  2 01:21:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (276093,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(276094,340174)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(171,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 617174  inst.: 12298091 (ipc=15.6) sim_rate=38552 (inst/sec) elapsed = 0:0:05:19 / Wed Mar  2 01:21:14 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (277921,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(277922,340174)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (278828,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(278829,340174)
GPGPU-Sim uArch: cycles simulated: 619174  inst.: 12326223 (ipc=15.5) sim_rate=38519 (inst/sec) elapsed = 0:0:05:20 / Wed Mar  2 01:21:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (279231,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(279232,340174)
GPGPU-Sim uArch: cycles simulated: 620674  inst.: 12344941 (ipc=15.5) sim_rate=38457 (inst/sec) elapsed = 0:0:05:21 / Wed Mar  2 01:21:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (280620,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(280621,340174)
GPGPU-Sim uArch: cycles simulated: 622674  inst.: 12370018 (ipc=15.5) sim_rate=38416 (inst/sec) elapsed = 0:0:05:22 / Wed Mar  2 01:21:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (282603,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(282604,340174)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (283069,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(283070,340174)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (283359,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(283360,340174)
GPGPU-Sim uArch: cycles simulated: 624174  inst.: 12392578 (ipc=15.5) sim_rate=38367 (inst/sec) elapsed = 0:0:05:23 / Wed Mar  2 01:21:18 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(129,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 626174  inst.: 12418580 (ipc=15.5) sim_rate=38328 (inst/sec) elapsed = 0:0:05:24 / Wed Mar  2 01:21:19 2016
GPGPU-Sim uArch: cycles simulated: 628174  inst.: 12439837 (ipc=15.5) sim_rate=38276 (inst/sec) elapsed = 0:0:05:25 / Wed Mar  2 01:21:20 2016
GPGPU-Sim uArch: cycles simulated: 629674  inst.: 12457622 (ipc=15.4) sim_rate=38213 (inst/sec) elapsed = 0:0:05:26 / Wed Mar  2 01:21:21 2016
GPGPU-Sim uArch: cycles simulated: 631674  inst.: 12478703 (ipc=15.4) sim_rate=38161 (inst/sec) elapsed = 0:0:05:27 / Wed Mar  2 01:21:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (291777,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(291778,340174)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (292149,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(292150,340174)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(189,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (292948,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(292949,340174)
GPGPU-Sim uArch: cycles simulated: 633674  inst.: 12504911 (ipc=15.4) sim_rate=38124 (inst/sec) elapsed = 0:0:05:28 / Wed Mar  2 01:21:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (293543,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(293544,340174)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (293841,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(293842,340174)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (294742,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(294743,340174)
GPGPU-Sim uArch: cycles simulated: 635674  inst.: 12535462 (ipc=15.4) sim_rate=38101 (inst/sec) elapsed = 0:0:05:29 / Wed Mar  2 01:21:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (296199,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(296200,340174)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (296785,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(296786,340174)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (296837,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(296838,340174)
GPGPU-Sim uArch: cycles simulated: 637674  inst.: 12564875 (ipc=15.4) sim_rate=38075 (inst/sec) elapsed = 0:0:05:30 / Wed Mar  2 01:21:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (298164,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(298165,340174)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(139,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 639674  inst.: 12592482 (ipc=15.4) sim_rate=38043 (inst/sec) elapsed = 0:0:05:31 / Wed Mar  2 01:21:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (299693,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(299694,340174)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (300466,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(300467,340174)
GPGPU-Sim uArch: cycles simulated: 641174  inst.: 12612551 (ipc=15.4) sim_rate=37989 (inst/sec) elapsed = 0:0:05:32 / Wed Mar  2 01:21:27 2016
GPGPU-Sim uArch: cycles simulated: 643174  inst.: 12633564 (ipc=15.3) sim_rate=37938 (inst/sec) elapsed = 0:0:05:33 / Wed Mar  2 01:21:28 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (303504,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(303505,340174)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (303624,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(303625,340174)
GPGPU-Sim uArch: cycles simulated: 644674  inst.: 12651370 (ipc=15.3) sim_rate=37878 (inst/sec) elapsed = 0:0:05:34 / Wed Mar  2 01:21:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (305551,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(305552,340174)
GPGPU-Sim uArch: cycles simulated: 646674  inst.: 12674187 (ipc=15.3) sim_rate=37833 (inst/sec) elapsed = 0:0:05:35 / Wed Mar  2 01:21:30 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(136,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (307459,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(307460,340174)
GPGPU-Sim uArch: cycles simulated: 648674  inst.: 12700897 (ipc=15.3) sim_rate=37800 (inst/sec) elapsed = 0:0:05:36 / Wed Mar  2 01:21:31 2016
GPGPU-Sim uArch: cycles simulated: 650174  inst.: 12719323 (ipc=15.3) sim_rate=37742 (inst/sec) elapsed = 0:0:05:37 / Wed Mar  2 01:21:32 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (311612,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(311613,340174)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (311780,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(311781,340174)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (311972,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(311973,340174)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (311982,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(311983,340174)
GPGPU-Sim uArch: cycles simulated: 652174  inst.: 12749616 (ipc=15.3) sim_rate=37720 (inst/sec) elapsed = 0:0:05:38 / Wed Mar  2 01:21:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (312813,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(312814,340174)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(192,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (313706,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(313707,340174)
GPGPU-Sim uArch: cycles simulated: 654174  inst.: 12782952 (ipc=15.3) sim_rate=37707 (inst/sec) elapsed = 0:0:05:39 / Wed Mar  2 01:21:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (315018,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(315019,340174)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (315030,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(315031,340174)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (315354,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(315355,340174)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (315836,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(315837,340174)
GPGPU-Sim uArch: cycles simulated: 656174  inst.: 12819397 (ipc=15.3) sim_rate=37704 (inst/sec) elapsed = 0:0:05:40 / Wed Mar  2 01:21:35 2016
GPGPU-Sim uArch: cycles simulated: 657674  inst.: 12839564 (ipc=15.3) sim_rate=37652 (inst/sec) elapsed = 0:0:05:41 / Wed Mar  2 01:21:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (319243,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(319244,340174)
GPGPU-Sim uArch: cycles simulated: 659674  inst.: 12864074 (ipc=15.3) sim_rate=37614 (inst/sec) elapsed = 0:0:05:42 / Wed Mar  2 01:21:37 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(166,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 661174  inst.: 12884333 (ipc=15.2) sim_rate=37563 (inst/sec) elapsed = 0:0:05:43 / Wed Mar  2 01:21:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (322849,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(322850,340174)
GPGPU-Sim uArch: cycles simulated: 663174  inst.: 12904547 (ipc=15.2) sim_rate=37513 (inst/sec) elapsed = 0:0:05:44 / Wed Mar  2 01:21:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (323697,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(323698,340174)
GPGPU-Sim uArch: cycles simulated: 665174  inst.: 12932117 (ipc=15.2) sim_rate=37484 (inst/sec) elapsed = 0:0:05:45 / Wed Mar  2 01:21:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (325569,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(325570,340174)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (326013,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(326014,340174)
GPGPU-Sim uArch: cycles simulated: 666674  inst.: 12955029 (ipc=15.2) sim_rate=37442 (inst/sec) elapsed = 0:0:05:46 / Wed Mar  2 01:21:41 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(226,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 668674  inst.: 12982601 (ipc=15.2) sim_rate=37413 (inst/sec) elapsed = 0:0:05:47 / Wed Mar  2 01:21:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (328524,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(328525,340174)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (328557,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(328558,340174)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (329331,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(329332,340174)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (329346,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(329347,340174)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (330119,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(330120,340174)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (330482,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(330483,340174)
GPGPU-Sim uArch: cycles simulated: 670674  inst.: 13021329 (ipc=15.2) sim_rate=37417 (inst/sec) elapsed = 0:0:05:48 / Wed Mar  2 01:21:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (330997,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(330998,340174)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (331241,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(331242,340174)
GPGPU-Sim uArch: cycles simulated: 672174  inst.: 13046572 (ipc=15.2) sim_rate=37382 (inst/sec) elapsed = 0:0:05:49 / Wed Mar  2 01:21:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (332142,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(332143,340174)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(216,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (333546,340174), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(333547,340174)
GPGPU-Sim uArch: cycles simulated: 674174  inst.: 13079191 (ipc=15.2) sim_rate=37369 (inst/sec) elapsed = 0:0:05:50 / Wed Mar  2 01:21:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (335141,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(335142,340174)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (335499,340174), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(335500,340174)
GPGPU-Sim uArch: cycles simulated: 675674  inst.: 13099745 (ipc=15.2) sim_rate=37321 (inst/sec) elapsed = 0:0:05:51 / Wed Mar  2 01:21:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (336420,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(336421,340174)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (337216,340174), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(337217,340174)
GPGPU-Sim uArch: cycles simulated: 677674  inst.: 13134550 (ipc=15.2) sim_rate=37314 (inst/sec) elapsed = 0:0:05:52 / Wed Mar  2 01:21:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (337848,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(337849,340174)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (338492,340174), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(338493,340174)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(225,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (338904,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(338905,340174)
GPGPU-Sim uArch: cycles simulated: 679174  inst.: 13161943 (ipc=15.3) sim_rate=37285 (inst/sec) elapsed = 0:0:05:53 / Wed Mar  2 01:21:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (339921,340174), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(339922,340174)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (340950,340174), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(340951,340174)
GPGPU-Sim uArch: cycles simulated: 681174  inst.: 13193101 (ipc=15.3) sim_rate=37268 (inst/sec) elapsed = 0:0:05:54 / Wed Mar  2 01:21:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (342224,340174), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(342225,340174)
GPGPU-Sim uArch: cycles simulated: 682674  inst.: 13216235 (ipc=15.3) sim_rate=37228 (inst/sec) elapsed = 0:0:05:55 / Wed Mar  2 01:21:50 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (344498,340174), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(344499,340174)
GPGPU-Sim uArch: cycles simulated: 684674  inst.: 13241661 (ipc=15.2) sim_rate=37195 (inst/sec) elapsed = 0:0:05:56 / Wed Mar  2 01:21:51 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (344586,340174), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(344587,340174)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(249,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (345308,340174), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(345309,340174)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (346149,340174), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(346150,340174)
GPGPU-Sim uArch: cycles simulated: 686674  inst.: 13276460 (ipc=15.3) sim_rate=37188 (inst/sec) elapsed = 0:0:05:57 / Wed Mar  2 01:21:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (346998,340174), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(346999,340174)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (347021,340174), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(347022,340174)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (347594,340174), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(347595,340174)
GPGPU-Sim uArch: cycles simulated: 688174  inst.: 13299959 (ipc=15.3) sim_rate=37150 (inst/sec) elapsed = 0:0:05:58 / Wed Mar  2 01:21:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (349118,340174), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(349119,340174)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (349213,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (349775,340174), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 690174  inst.: 13330120 (ipc=15.3) sim_rate=37131 (inst/sec) elapsed = 0:0:05:59 / Wed Mar  2 01:21:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (350326,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (350755,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (350973,340174), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(229,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 691674  inst.: 13347999 (ipc=15.2) sim_rate=37077 (inst/sec) elapsed = 0:0:06:00 / Wed Mar  2 01:21:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (352494,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (352873,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (353292,340174), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 693674  inst.: 13377745 (ipc=15.2) sim_rate=37057 (inst/sec) elapsed = 0:0:06:01 / Wed Mar  2 01:21:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (354099,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (354948,340174), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695674  inst.: 13403437 (ipc=15.2) sim_rate=37026 (inst/sec) elapsed = 0:0:06:02 / Wed Mar  2 01:21:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (355579,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (356391,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (356791,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (356886,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (357153,340174), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 698174  inst.: 13437642 (ipc=15.2) sim_rate=37018 (inst/sec) elapsed = 0:0:06:03 / Wed Mar  2 01:21:58 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358191,340174), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(220,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (358432,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (358942,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (359751,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (359804,340174), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 700174  inst.: 13460371 (ipc=15.2) sim_rate=36979 (inst/sec) elapsed = 0:0:06:04 / Wed Mar  2 01:21:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (360270,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (360612,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (360931,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (360974,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (361214,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (361505,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (361524,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (362388,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (362394,340174), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 702674  inst.: 13487934 (ipc=15.2) sim_rate=36953 (inst/sec) elapsed = 0:0:06:05 / Wed Mar  2 01:22:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (363024,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (363188,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (363883,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (364092,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (364327,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (364741,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (364982,340174), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 705174  inst.: 13513774 (ipc=15.1) sim_rate=36922 (inst/sec) elapsed = 0:0:06:06 / Wed Mar  2 01:22:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (365825,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (365941,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366148,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (366180,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (366180,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (366194,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (366360,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (366367,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366549,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (367101,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (367193,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (367223,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (367316,340174), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (367389,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (367407,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 707674  inst.: 13537468 (ipc=15.1) sim_rate=36886 (inst/sec) elapsed = 0:0:06:07 / Wed Mar  2 01:22:02 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (367701,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (367894,340174), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(227,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (367989,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (368010,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (368121,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (368204,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (368280,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (368298,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (368304,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (368457,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (368510,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (368878,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (369054,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (369073,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (369393,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (369501,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (369819,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (369912,340174), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (370044,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (370638,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (371050,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (371055,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (371288,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (371314,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (371408,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (371526,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (371816,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (371893,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 712174  inst.: 13564589 (ipc=15.0) sim_rate=36860 (inst/sec) elapsed = 0:0:06:08 / Wed Mar  2 01:22:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (372085,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (372103,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (372136,340174), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (372506,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (372552,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (372627,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (372737,340174), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (372904,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (373267,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (374335,340174), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (374988,340174), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 374989
gpu_sim_insn = 5577957
gpu_ipc =      14.8750
gpu_tot_sim_cycle = 715163
gpu_tot_sim_insn = 13567555
gpu_tot_ipc =      18.9713
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1776874
gpu_stall_icnt2sh    = 4443108
gpu_total_sim_rate=36868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 788922
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 78649, Miss = 66354, Miss_rate = 0.844, Pending_hits = 4351, Reservation_fails = 577225
	L1D_cache_core[1]: Access = 76993, Miss = 64705, Miss_rate = 0.840, Pending_hits = 4401, Reservation_fails = 563542
	L1D_cache_core[2]: Access = 80617, Miss = 67966, Miss_rate = 0.843, Pending_hits = 4617, Reservation_fails = 585305
	L1D_cache_core[3]: Access = 75005, Miss = 63276, Miss_rate = 0.844, Pending_hits = 4223, Reservation_fails = 564151
	L1D_cache_core[4]: Access = 80037, Miss = 67621, Miss_rate = 0.845, Pending_hits = 4649, Reservation_fails = 584024
	L1D_cache_core[5]: Access = 77071, Miss = 65061, Miss_rate = 0.844, Pending_hits = 4396, Reservation_fails = 572572
	L1D_cache_core[6]: Access = 75816, Miss = 63949, Miss_rate = 0.843, Pending_hits = 4449, Reservation_fails = 565737
	L1D_cache_core[7]: Access = 78986, Miss = 66411, Miss_rate = 0.841, Pending_hits = 4543, Reservation_fails = 574812
	L1D_cache_core[8]: Access = 77158, Miss = 64995, Miss_rate = 0.842, Pending_hits = 4457, Reservation_fails = 569646
	L1D_cache_core[9]: Access = 76943, Miss = 64364, Miss_rate = 0.837, Pending_hits = 4379, Reservation_fails = 571840
	L1D_cache_core[10]: Access = 75815, Miss = 63863, Miss_rate = 0.842, Pending_hits = 4322, Reservation_fails = 562986
	L1D_cache_core[11]: Access = 76830, Miss = 64878, Miss_rate = 0.844, Pending_hits = 4474, Reservation_fails = 567843
	L1D_cache_core[12]: Access = 78137, Miss = 65814, Miss_rate = 0.842, Pending_hits = 4523, Reservation_fails = 573598
	L1D_cache_core[13]: Access = 77530, Miss = 65305, Miss_rate = 0.842, Pending_hits = 4504, Reservation_fails = 567842
	L1D_cache_core[14]: Access = 74551, Miss = 62762, Miss_rate = 0.842, Pending_hits = 4247, Reservation_fails = 560053
	L1D_total_cache_accesses = 1160138
	L1D_total_cache_misses = 977324
	L1D_total_cache_miss_rate = 0.8424
	L1D_total_cache_pending_hits = 66535
	L1D_total_cache_reservation_fails = 8561176
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117491
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6120975
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117011
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2440201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2141, 2107, 2169, 2107, 2023, 1819, 2584, 2015, 2630, 2058, 1856, 2636, 2082, 2181, 2261, 1985, 2514, 2289, 2316, 1939, 2080, 1849, 1849, 1867, 2087, 2199, 2202, 2688, 2019, 2130, 2526, 2104, 1745, 1671, 1915, 1479, 1715, 2205, 1727, 1517, 2549, 1528, 1876, 1313, 1872, 1572, 1928, 1803, 
gpgpu_n_tot_thrd_icount = 46779296
gpgpu_n_tot_w_icount = 1461853
gpgpu_n_stall_shd_mem = 9362685
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571571
gpgpu_n_mem_write_global = 408302
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819108
gpgpu_n_store_insn = 664466
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332806
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9359410
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15586208	W0_Idle:815121	W0_Scoreboard:2746386	W1:352037	W2:166874	W3:106696	W4:77282	W5:59365	W6:52400	W7:48967	W8:42806	W9:41223	W10:37074	W11:33730	W12:30963	W13:27968	W14:22902	W15:20526	W16:16721	W17:15155	W18:13190	W19:11856	W20:11998	W21:12950	W22:12751	W23:13778	W24:13130	W25:11235	W26:9726	W27:7293	W28:4374	W29:1655	W30:733	W31:123	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4572568 {8:571571,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16352464 {40:408035,72:82,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77733656 {136:571571,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3266416 {8:408302,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 147 
maxdqlatency = 0 
maxmflatency = 1145 
averagemflatency = 396 
max_icnt2mem_latency = 872 
max_icnt2sh_latency = 715162 
mrq_lat_table:44119 	602 	851 	4104 	3583 	355 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121075 	682134 	176615 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	64829 	26446 	76021 	312998 	236253 	259455 	3946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33995 	266175 	254262 	17038 	116 	0 	0 	2 	9 	37 	925 	9194 	18682 	44244 	99522 	169738 	65949 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	1346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        30        27        27        30        30        32        32        36        32        29        26        34        34        35        36 
dram[1]:        29        30        25        30        23        16        30        28        31        21        22        22        32        32        37        45 
dram[2]:        41        31        56        32        32        21        32        32        28        32        27        22        32        32        34        54 
dram[3]:        28        23        37        44        32        31        25        28        28        26        20        26        27        32        34        36 
dram[4]:        32        31        32        32        23        32        32        32        32        32        28        25        33        34        33        32 
dram[5]:        34        23        35        32        20        22        30        26        28        23        25        26        33        32        32        33 
maximum service time to same row:
dram[0]:     58282     46879     61430     58766     52980     53750     31853     39344     61065     39192     59666     58127     85572     68303     70379     95444 
dram[1]:     58097     61244     64494     45715     61369     35866     48003     47500     68433     78485     56537     57081     46935     85591     70327     90861 
dram[2]:     61789     40103     60269     48397     52367     44624     48078     47610     43327     42376     83697     42393     65386     86498     90246    147481 
dram[3]:     44053     36738    102715     55632     40291     47698     49205     40688     43401     36716     47362     68925     85800     83735     69123     71625 
dram[4]:     58225     71603     60601     57718     57384     71011     65097     61303    101597     51624     60147     44509     96125     81145     80358     81428 
dram[5]:     55782     57765    114159    111226     49807     46063     64327     47106     69843     32066     51806     40595     95881     75897    132276    134752 
average row accesses per activate:
dram[0]:  3.508982  3.221698  3.363636  3.213198  4.142857  3.860927  3.259615  3.521277  4.757812  4.241830  3.443709  3.324324  6.071429  4.909091  8.425000  6.823529 
dram[1]:  3.750000  4.567567  3.574468  3.636364  3.163366  2.898618  2.975104  3.114407  3.105023  3.448980  3.322222  3.223529  4.287356  4.855263  6.000000  7.142857 
dram[2]:  3.561798  3.636872  3.968354  4.286667  3.868966  4.101449  4.162338  4.520000  3.886076  3.662921  3.081081  2.848168  5.507936  5.013699  7.755556  8.465117 
dram[3]:  3.251163  3.184834  3.860335  4.256410  3.792208  3.940789  3.814607  3.505556  3.569307  3.310680  2.643518  2.858586  4.789474  4.670732  5.861538  5.790323 
dram[4]:  4.255475  4.264706  4.072369  3.559748  3.511905  3.610778  3.618750  4.043166  5.066176  4.155280  3.789474  3.375000  5.375000  5.640625  8.666667  9.781250 
dram[5]:  3.546448  3.381443  3.325359  3.180995  3.479042  3.239362  4.206451  3.928571  3.413265  3.170507  3.522876  3.005376  5.634921  5.128572  6.307693  5.191176 
average row locality = 53638/14099 = 3.804383
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       419       466       451       453       423       437       513       492       465       486       423       411       323       349       336       348 
dram[1]:       460       457       455       462       469       468       539       555       512       499       452       429       353       353       381       400 
dram[2]:       446       450       447       450       419       429       484       508       479       501       453       443       343       348       348       360 
dram[3]:       470       457       480       451       425       438       505       485       525       508       452       448       339       357       381       357 
dram[4]:       418       414       442       419       438       447       461       441       513       504       413       400       329       340       338       312 
dram[5]:       452       451       487       501       433       450       499       494       500       505       435       446       338       344       327       351 
total reads: 41667
bank skew: 555/312 = 1.78
chip skew: 7244/6629 = 1.09
number of total write accesses:
dram[0]:       167       217       178       180       128       146       165       170       144       163        97        81        17        29         1         0 
dram[1]:       230       219       217       218       170       161       178       180       168       177       146       119        20        16         3         0 
dram[2]:       188       201       180       193       142       137       157       170       135       151       117       101         4        18         1         4 
dram[3]:       229       215       211       213       159       161       174       146       196       174       119       118        25        26         0         2 
dram[4]:       165       166       177       147       152       156       118       121       176       165        91        86        15        21         0         1 
dram[5]:       197       205       208       202       148       159       153       166       169       183       104       113        17        15         1         2 
total reads: 11971
min_bank_accesses = 0!
chip skew: 2222/1757 = 1.26
average mf latency per bank:
dram[0]:       3258      2833      3445      3474      4016      3795      3460      3451      3462      3376      7666      8393     17975     16617     24587     24401
dram[1]:       2857      3006      3301      3437      3717      3756      3426      3440      3335      3414      6738      7827     16731     17414     22449     22208
dram[2]:       3137      3041      3423      3389      4064      4054      3653      3502      3622      3501      7022      7946     17727     17818     23818     23784
dram[3]:       2873      2869      3163      3275      3819      3765      3462      3775      3036      3127      7013      7319     17070     16680     22177     23845
dram[4]:       4317      3355      4577      3865      5121      3765      5390      4126      4213      3243     50113      8752     24263     17735     33293     27172
dram[5]:       3039      3089      3106      3200      3758      3769      3444      3576      3177      3216      7747      7665     17187     18146     25064     24275
maximum mf latency per bank:
dram[0]:        875       917       858       943       886       931       926       986       844       927       910      1010       951       971      1144       871
dram[1]:        971       952      1116       986      1008       984       908       953       935       998       976      1046       893       983       984       980
dram[2]:       1059       939       932       932       844      1023       940       955       875       964      1024       913       884       978       936      1134
dram[3]:       1071       916       940       885       970       875       847      1047      1006       920      1062      1001       980       957      1089       938
dram[4]:       1102       890      1085       856      1066       861      1113       864      1078       884      1145       961      1066       923      1130      1124
dram[5]:        905       982       882      1035      1027      1003       871       958       918       920       875       961       905      1021      1071      1044

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944010 n_nop=930854 n_act=2247 n_pre=2231 n_req=8678 n_rd=6795 n_write=1883 bw_util=0.01839
n_activity=133118 dram_eff=0.1304
bk0: 419a 937804i bk1: 466a 936351i bk2: 451a 937005i bk3: 453a 936741i bk4: 423a 938826i bk5: 437a 938183i bk6: 513a 936461i bk7: 492a 936545i bk8: 465a 938321i bk9: 486a 937622i bk10: 423a 938454i bk11: 411a 938524i bk12: 323a 941538i bk13: 349a 941137i bk14: 336a 942379i bk15: 348a 942283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0337412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944010 n_nop=929258 n_act=2651 n_pre=2635 n_req=9466 n_rd=7244 n_write=2222 bw_util=0.02005
n_activity=150250 dram_eff=0.126
bk0: 460a 936856i bk1: 457a 937741i bk2: 455a 936675i bk3: 462a 936689i bk4: 469a 936559i bk5: 468a 936454i bk6: 539a 935302i bk7: 555a 935432i bk8: 512a 935823i bk9: 499a 936251i bk10: 452a 937261i bk11: 429a 937764i bk12: 353a 940682i bk13: 353a 941247i bk14: 381a 941684i bk15: 400a 942092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0341257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944010 n_nop=930843 n_act=2188 n_pre=2172 n_req=8807 n_rd=6908 n_write=1899 bw_util=0.01866
n_activity=131752 dram_eff=0.1337
bk0: 446a 937338i bk1: 450a 937212i bk2: 447a 937608i bk3: 450a 937579i bk4: 419a 938164i bk5: 429a 938647i bk6: 484a 937804i bk7: 508a 937707i bk8: 479a 937950i bk9: 501a 937208i bk10: 453a 937374i bk11: 443a 937305i bk12: 343a 941364i bk13: 348a 941196i bk14: 348a 942226i bk15: 360a 942349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332931
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944010 n_nop=929716 n_act=2532 n_pre=2516 n_req=9246 n_rd=7078 n_write=2168 bw_util=0.01959
n_activity=144788 dram_eff=0.1277
bk0: 470a 936024i bk1: 457a 936273i bk2: 480a 936796i bk3: 451a 937273i bk4: 425a 938004i bk5: 438a 937968i bk6: 505a 937194i bk7: 485a 937434i bk8: 525a 935936i bk9: 508a 936142i bk10: 452a 936665i bk11: 448a 937062i bk12: 339a 940928i bk13: 357a 940895i bk14: 381a 941722i bk15: 357a 942153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0327708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944010 n_nop=931658 n_act=1991 n_pre=1975 n_req=8386 n_rd=6629 n_write=1757 bw_util=0.01777
n_activity=127136 dram_eff=0.1319
bk0: 418a 938636i bk1: 414a 938675i bk2: 442a 938054i bk3: 419a 938323i bk4: 438a 937897i bk5: 447a 937545i bk6: 461a 937537i bk7: 441a 938347i bk8: 513a 937975i bk9: 504a 937413i bk10: 413a 938722i bk11: 400a 938709i bk12: 329a 941241i bk13: 340a 941329i bk14: 338a 942353i bk15: 312a 942578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0294266
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944010 n_nop=929991 n_act=2490 n_pre=2474 n_req=9055 n_rd=7013 n_write=2042 bw_util=0.01918
n_activity=143037 dram_eff=0.1266
bk0: 452a 937385i bk1: 451a 936761i bk2: 487a 936086i bk3: 501a 935849i bk4: 433a 937698i bk5: 450a 937069i bk6: 499a 937408i bk7: 494a 937322i bk8: 500a 936415i bk9: 505a 935743i bk10: 435a 938359i bk11: 446a 937422i bk12: 338a 941420i bk13: 344a 941319i bk14: 327a 942049i bk15: 351a 942087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0340547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77621, Miss = 3353, Miss_rate = 0.043, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 78264, Miss = 3442, Miss_rate = 0.044, Pending_hits = 17, Reservation_fails = 111
L2_cache_bank[2]: Access = 77912, Miss = 3621, Miss_rate = 0.046, Pending_hits = 20, Reservation_fails = 109
L2_cache_bank[3]: Access = 79024, Miss = 3623, Miss_rate = 0.046, Pending_hits = 16, Reservation_fails = 1
L2_cache_bank[4]: Access = 77300, Miss = 3419, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[5]: Access = 78606, Miss = 3489, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[6]: Access = 78126, Miss = 3577, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 78652, Miss = 3501, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 117779, Miss = 3352, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 186
L2_cache_bank[9]: Access = 79012, Miss = 3277, Miss_rate = 0.041, Pending_hits = 15, Reservation_fails = 44
L2_cache_bank[10]: Access = 78436, Miss = 3471, Miss_rate = 0.044, Pending_hits = 10, Reservation_fails = 54
L2_cache_bank[11]: Access = 79216, Miss = 3542, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 979948
L2_total_cache_misses = 41667
L2_total_cache_miss_rate = 0.0425
L2_total_cache_pending_hits = 148
L2_total_cache_reservation_fails = 735
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 392
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3266502
icnt_total_pkts_simt_to_mem=1388887
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.3617
	minimum = 6
	maximum = 834
Network latency average = 40.4451
	minimum = 6
	maximum = 755
Slowest packet = 1138357
Flit latency average = 27.6942
	minimum = 6
	maximum = 755
Slowest flit = 2578402
Fragmentation average = 0.10434
	minimum = 0
	maximum = 376
Injected packet rate average = 0.104324
	minimum = 0.09196 (at node 10)
	maximum = 0.15605 (at node 23)
Accepted packet rate average = 0.104324
	minimum = 0.09196 (at node 10)
	maximum = 0.15605 (at node 23)
Injected flit rate average = 0.259332
	minimum = 0.124172 (at node 10)
	maximum = 0.458501 (at node 23)
Accepted flit rate average= 0.259332
	minimum = 0.148916 (at node 19)
	maximum = 0.35269 (at node 8)
Injected packet length average = 2.48582
Accepted packet length average = 2.48582
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6134 (6 samples)
	minimum = 6 (6 samples)
	maximum = 355 (6 samples)
Network latency average = 23.4335 (6 samples)
	minimum = 6 (6 samples)
	maximum = 281.667 (6 samples)
Flit latency average = 17.9937 (6 samples)
	minimum = 6 (6 samples)
	maximum = 279.5 (6 samples)
Fragmentation average = 0.0381836 (6 samples)
	minimum = 0 (6 samples)
	maximum = 153.667 (6 samples)
Injected packet rate average = 0.0530986 (6 samples)
	minimum = 0.0400942 (6 samples)
	maximum = 0.108739 (6 samples)
Accepted packet rate average = 0.0530986 (6 samples)
	minimum = 0.0400942 (6 samples)
	maximum = 0.108739 (6 samples)
Injected flit rate average = 0.12309 (6 samples)
	minimum = 0.0573654 (6 samples)
	maximum = 0.241084 (6 samples)
Accepted flit rate average = 0.12309 (6 samples)
	minimum = 0.0754322 (6 samples)
	maximum = 0.215573 (6 samples)
Injected packet size average = 2.31815 (6 samples)
Accepted packet size average = 2.31815 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 8 sec (368 sec)
gpgpu_simulation_rate = 36868 (inst/sec)
gpgpu_simulation_rate = 1943 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,715163)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,715163)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,715163)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,715163)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,715163)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,715163)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,715163)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(12,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(7,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(86,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 715663  inst.: 13873297 (ipc=611.5) sim_rate=37597 (inst/sec) elapsed = 0:0:06:09 / Wed Mar  2 01:22:04 2016
GPGPU-Sim uArch: cycles simulated: 717163  inst.: 13904825 (ipc=168.6) sim_rate=37580 (inst/sec) elapsed = 0:0:06:10 / Wed Mar  2 01:22:05 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(9,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 718663  inst.: 13919899 (ipc=100.7) sim_rate=37519 (inst/sec) elapsed = 0:0:06:11 / Wed Mar  2 01:22:06 2016
GPGPU-Sim uArch: cycles simulated: 720663  inst.: 13941039 (ipc=67.9) sim_rate=37475 (inst/sec) elapsed = 0:0:06:12 / Wed Mar  2 01:22:07 2016
GPGPU-Sim uArch: cycles simulated: 722663  inst.: 13962325 (ipc=52.6) sim_rate=37432 (inst/sec) elapsed = 0:0:06:13 / Wed Mar  2 01:22:08 2016
GPGPU-Sim uArch: cycles simulated: 724163  inst.: 13978023 (ipc=45.6) sim_rate=37374 (inst/sec) elapsed = 0:0:06:14 / Wed Mar  2 01:22:09 2016
GPGPU-Sim uArch: cycles simulated: 726163  inst.: 14002627 (ipc=39.6) sim_rate=37340 (inst/sec) elapsed = 0:0:06:15 / Wed Mar  2 01:22:10 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(9,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 727663  inst.: 14022878 (ipc=36.4) sim_rate=37294 (inst/sec) elapsed = 0:0:06:16 / Wed Mar  2 01:22:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13388,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13389,715163)
GPGPU-Sim uArch: cycles simulated: 729663  inst.: 14050219 (ipc=33.3) sim_rate=37268 (inst/sec) elapsed = 0:0:06:17 / Wed Mar  2 01:22:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14878,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14879,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14925,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14926,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14994,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14995,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15462,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15463,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15588,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15589,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15648,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15649,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15794,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15795,715163)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15809,715163), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15810,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15925,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15926,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15950,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15951,715163)
GPGPU-Sim uArch: cycles simulated: 731163  inst.: 14083483 (ipc=32.2) sim_rate=37257 (inst/sec) elapsed = 0:0:06:18 / Wed Mar  2 01:22:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16088,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16089,715163)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16921,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16922,715163)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(102,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16927,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16928,715163)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17970,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17971,715163)
GPGPU-Sim uArch: cycles simulated: 733163  inst.: 14125709 (ipc=31.0) sim_rate=37271 (inst/sec) elapsed = 0:0:06:19 / Wed Mar  2 01:22:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18110,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18111,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18185,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18186,715163)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18727,715163), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18728,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18748,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18749,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19276,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19277,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19447,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19448,715163)
GPGPU-Sim uArch: cycles simulated: 734663  inst.: 14156894 (ipc=30.2) sim_rate=37254 (inst/sec) elapsed = 0:0:06:20 / Wed Mar  2 01:22:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20665,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20666,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20853,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20854,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21465,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21466,715163)
GPGPU-Sim uArch: cycles simulated: 736663  inst.: 14192150 (ipc=29.1) sim_rate=37249 (inst/sec) elapsed = 0:0:06:21 / Wed Mar  2 01:22:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21660,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21661,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21691,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21692,715163)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(34,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22212,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22213,715163)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22550,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22551,715163)
GPGPU-Sim uArch: cycles simulated: 738163  inst.: 14223802 (ipc=28.5) sim_rate=37235 (inst/sec) elapsed = 0:0:06:22 / Wed Mar  2 01:22:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23586,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23587,715163)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24591,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24592,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24804,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24805,715163)
GPGPU-Sim uArch: cycles simulated: 740163  inst.: 14264216 (ipc=27.9) sim_rate=37243 (inst/sec) elapsed = 0:0:06:23 / Wed Mar  2 01:22:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26046,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26047,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26065,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26066,715163)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(122,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26199,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26200,715163)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26461,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26462,715163)
GPGPU-Sim uArch: cycles simulated: 741663  inst.: 14303635 (ipc=27.8) sim_rate=37249 (inst/sec) elapsed = 0:0:06:24 / Wed Mar  2 01:22:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26777,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(26778,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27113,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27114,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27789,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27790,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27926,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27927,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28087,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28088,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28290,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28291,715163)
GPGPU-Sim uArch: cycles simulated: 743663  inst.: 14355582 (ipc=27.7) sim_rate=37287 (inst/sec) elapsed = 0:0:06:25 / Wed Mar  2 01:22:20 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28680,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(28681,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28725,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(28726,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28913,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28914,715163)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29104,715163), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29105,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29158,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29159,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29270,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(29271,715163)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29423,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29424,715163)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(137,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29563,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29564,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29939,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(29940,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30451,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30452,715163)
GPGPU-Sim uArch: cycles simulated: 745663  inst.: 14417829 (ipc=27.9) sim_rate=37351 (inst/sec) elapsed = 0:0:06:26 / Wed Mar  2 01:22:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30707,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(30708,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30825,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30826,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (30843,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(30844,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31103,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31104,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31260,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31261,715163)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31620,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31621,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31999,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(32000,715163)
GPGPU-Sim uArch: cycles simulated: 747163  inst.: 14466131 (ipc=28.1) sim_rate=37380 (inst/sec) elapsed = 0:0:06:27 / Wed Mar  2 01:22:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32065,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32066,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32185,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32186,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32471,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32472,715163)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(150,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (32568,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(32569,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32688,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32689,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32729,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32730,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32773,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32774,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32808,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32809,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33064,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33065,715163)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33331,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33332,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33430,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33431,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33440,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33441,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33478,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33479,715163)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33600,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33601,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33629,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33630,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (33986,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(33987,715163)
GPGPU-Sim uArch: cycles simulated: 749163  inst.: 14546148 (ipc=28.8) sim_rate=37490 (inst/sec) elapsed = 0:0:06:28 / Wed Mar  2 01:22:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34272,715163), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34273,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34301,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34302,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34346,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34347,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34472,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34473,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34517,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34518,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34721,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(34722,715163)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(169,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34812,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34813,715163)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35138,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35139,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35268,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35269,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (35369,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(35370,715163)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35384,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35385,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35461,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35462,715163)
GPGPU-Sim uArch: cycles simulated: 750663  inst.: 14609986 (ipc=29.4) sim_rate=37557 (inst/sec) elapsed = 0:0:06:29 / Wed Mar  2 01:22:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35535,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35536,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35540,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35541,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35624,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35625,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35630,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35631,715163)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35647,715163), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35648,715163)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35655,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35656,715163)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35708,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(35709,715163)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35775,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35776,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35985,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35986,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36070,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36071,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36173,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36174,715163)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (36197,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(36198,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36225,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36226,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36237,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36238,715163)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36307,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36308,715163)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(190,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36399,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36400,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36482,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36483,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36518,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36519,715163)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36540,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36541,715163)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36823,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(36824,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36891,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36892,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36992,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36993,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37110,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37111,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37152,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37153,715163)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37209,715163), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37210,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37251,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37252,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37266,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37267,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37314,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37315,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37315,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37316,715163)
GPGPU-Sim uArch: cycles simulated: 752663  inst.: 14738219 (ipc=31.2) sim_rate=37790 (inst/sec) elapsed = 0:0:06:30 / Wed Mar  2 01:22:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37508,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37508,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37509,715163)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37509,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37512,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37513,715163)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37535,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37536,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37542,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37543,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37557,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37558,715163)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37600,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37601,715163)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(185,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37758,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37759,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37792,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37793,715163)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (37798,715163), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(37799,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37838,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37839,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37843,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37844,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37861,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37862,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37939,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37940,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38055,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38056,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38070,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38071,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38148,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38149,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38445,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38446,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38464,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38465,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38478,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38479,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38483,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38484,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38496,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38497,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38553,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38554,715163)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38652,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38652,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38653,715163)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38653,715163)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38716,715163), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38717,715163)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38787,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38788,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38880,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38881,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38897,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38898,715163)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38915,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38916,715163)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(211,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38956,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38957,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38977,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38978,715163)
GPGPU-Sim uArch: cycles simulated: 754163  inst.: 14865181 (ipc=33.3) sim_rate=38018 (inst/sec) elapsed = 0:0:06:31 / Wed Mar  2 01:22:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39025,715163), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39026,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39062,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39063,715163)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39066,715163), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39067,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39070,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39071,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39147,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39148,715163)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39156,715163), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39157,715163)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39164,715163), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39165,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39218,715163), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39219,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39243,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39244,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39260,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39261,715163)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39275,715163), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39276,715163)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39385,715163), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39386,715163)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39419,715163), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39420,715163)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39461,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39462,715163)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39466,715163), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(39467,715163)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39552,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39553,715163)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39597,715163), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39598,715163)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39652,715163), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39653,715163)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39688,715163), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39689,715163)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39729,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39751,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39771,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39803,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39829,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39830,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39831,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39850,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39854,715163), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(219,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39908,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39992,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40004,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40020,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40021,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40030,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40034,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40048,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40058,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40073,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40078,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40082,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40146,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40171,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40195,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40203,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40216,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40248,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40302,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40325,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40336,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40379,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40380,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40388,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40431,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40504,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40509,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40524,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40528,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40570,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40670,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40701,715163), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40709,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40749,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40755,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40757,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40761,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40767,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40784,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40808,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40846,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40850,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40890,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40949,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40978,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40994,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41012,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41016,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41033,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41037,715163), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41091,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41101,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41102,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41108,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41119,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41171,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41171,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41176,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41217,715163), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41223,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41279,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41302,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41303,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41334,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41383,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41460,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41473,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41478,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 756663  inst.: 14969638 (ipc=33.8) sim_rate=38187 (inst/sec) elapsed = 0:0:06:32 / Wed Mar  2 01:22:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41512,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41525,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41676,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41699,715163), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41737,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41846,715163), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41873,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41970,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42043,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42100,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42111,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (42566,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42850,715163), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42851
gpu_sim_insn = 1403302
gpu_ipc =      32.7484
gpu_tot_sim_cycle = 758014
gpu_tot_sim_insn = 14970857
gpu_tot_ipc =      19.7501
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1907904
gpu_stall_icnt2sh    = 4772694
gpu_total_sim_rate=38190

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898411
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 83259, Miss = 69635, Miss_rate = 0.836, Pending_hits = 4553, Reservation_fails = 605413
	L1D_cache_core[1]: Access = 81799, Miss = 68149, Miss_rate = 0.833, Pending_hits = 4624, Reservation_fails = 591914
	L1D_cache_core[2]: Access = 85442, Miss = 71368, Miss_rate = 0.835, Pending_hits = 4809, Reservation_fails = 614401
	L1D_cache_core[3]: Access = 79657, Miss = 66647, Miss_rate = 0.837, Pending_hits = 4425, Reservation_fails = 593397
	L1D_cache_core[4]: Access = 84794, Miss = 70987, Miss_rate = 0.837, Pending_hits = 4852, Reservation_fails = 612496
	L1D_cache_core[5]: Access = 82011, Miss = 68495, Miss_rate = 0.835, Pending_hits = 4632, Reservation_fails = 598095
	L1D_cache_core[6]: Access = 80593, Miss = 67410, Miss_rate = 0.836, Pending_hits = 4663, Reservation_fails = 595788
	L1D_cache_core[7]: Access = 83706, Miss = 69904, Miss_rate = 0.835, Pending_hits = 4753, Reservation_fails = 605955
	L1D_cache_core[8]: Access = 81974, Miss = 68397, Miss_rate = 0.834, Pending_hits = 4675, Reservation_fails = 598052
	L1D_cache_core[9]: Access = 81873, Miss = 67830, Miss_rate = 0.828, Pending_hits = 4600, Reservation_fails = 599188
	L1D_cache_core[10]: Access = 80646, Miss = 67276, Miss_rate = 0.834, Pending_hits = 4549, Reservation_fails = 592038
	L1D_cache_core[11]: Access = 81673, Miss = 68344, Miss_rate = 0.837, Pending_hits = 4689, Reservation_fails = 595425
	L1D_cache_core[12]: Access = 82951, Miss = 69277, Miss_rate = 0.835, Pending_hits = 4726, Reservation_fails = 603629
	L1D_cache_core[13]: Access = 82182, Miss = 68660, Miss_rate = 0.835, Pending_hits = 4715, Reservation_fails = 595588
	L1D_cache_core[14]: Access = 79317, Miss = 66239, Miss_rate = 0.835, Pending_hits = 4435, Reservation_fails = 591831
	L1D_total_cache_accesses = 1231877
	L1D_total_cache_misses = 1028618
	L1D_total_cache_miss_rate = 0.8350
	L1D_total_cache_pending_hits = 69700
	L1D_total_cache_reservation_fails = 8993210
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 127156
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6547398
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126676
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2445812
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897409
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2602, 2350, 2462, 2405, 2263, 2062, 2906, 2258, 2985, 2369, 2143, 2950, 2330, 2418, 2572, 2154, 2820, 2430, 2537, 2237, 2290, 2097, 2053, 2184, 2376, 2303, 2445, 2955, 2242, 2397, 2732, 2458, 1946, 1893, 2093, 1690, 1946, 2466, 1993, 1805, 2843, 1698, 2041, 1450, 2020, 1800, 2106, 2069, 
gpgpu_n_tot_thrd_icount = 52731296
gpgpu_n_tot_w_icount = 1647853
gpgpu_n_stall_shd_mem = 9833892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618895
gpgpu_n_mem_write_global = 412912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1967062
gpgpu_n_store_insn = 679168
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484601
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9830617
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16316699	W0_Idle:829686	W0_Scoreboard:3067872	W1:414323	W2:195170	W3:123013	W4:89690	W5:68861	W6:59915	W7:54242	W8:46442	W9:43532	W10:38778	W11:34749	W12:31771	W13:28612	W14:23401	W15:21025	W16:17310	W17:15558	W18:13691	W19:12168	W20:12135	W21:13076	W22:12940	W23:13830	W24:13267	W25:11306	W26:9778	W27:7293	W28:4374	W29:1655	W30:733	W31:123	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4951160 {8:618895,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16536864 {40:412645,72:82,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84169720 {136:618895,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303296 {8:412912,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 173 
maxdqlatency = 0 
maxmflatency = 1145 
averagemflatency = 395 
max_icnt2mem_latency = 872 
max_icnt2sh_latency = 755371 
mrq_lat_table:51453 	755 	1015 	4672 	4291 	557 	76 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133144 	713864 	184748 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82857 	29887 	80818 	323161 	246740 	264361 	4058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36337 	293558 	271378 	17521 	116 	0 	0 	2 	9 	37 	925 	9194 	18682 	44244 	99522 	169738 	70559 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        30        27        27        30        30        32        32        36        32        29        26        34        34        35        36 
dram[1]:        29        30        51        39        23        16        30        28        31        21        22        22        32        32        37        45 
dram[2]:        41        31        56        32        32        21        32        32        28        32        27        22        32        32        34        54 
dram[3]:        28        23        37        44        32        31        25        28        28        26        20        26        27        32        34        36 
dram[4]:        32        31        32        32        23        32        32        32        32        32        28        25        33        34        33        32 
dram[5]:        34        23        35        32        20        22        30        26        28        23        25        26        33        32        32        33 
maximum service time to same row:
dram[0]:     58282     46879     61430     58766     52980     53750     31853     39344     61065     39192     59666     58127     85572     68303     70379     95444 
dram[1]:     58097     61244     64494     45715     61369     35866     48003     47500     68433     78485     56537     57081     46935     85591     70327     90861 
dram[2]:     61789     40103     60269     48397     52367     44624     48078     47610     43327     42376     83697     42393     65386     86498     90246    147481 
dram[3]:     44053     36738    102715     55632     40291     47698     49205     40688     43401     36716     47362     68925     85800     83735     69123     71625 
dram[4]:     58225     71603     60601     57718     57384     71011     65097     61303    101597     51624     60147     44509     96125     81145     80358     81428 
dram[5]:     55782     57765    114159    111226     49807     46063     64327     47106     69843     32066     51806     40595     95881     75897    132276    134752 
average row accesses per activate:
dram[0]:  3.313725  3.136000  3.221720  3.053942  4.129870  3.940828  3.497797  3.706731  4.525000  4.064865  3.154229  3.019901  4.705263  4.128205  7.135593  6.176471 
dram[1]:  3.540909  4.465117  3.354260  3.490991  3.136564  3.029536  3.072797  3.089888  3.063492  3.279661  3.236607  3.061321  3.696970  4.274336  5.476191  7.164179 
dram[2]:  3.492823  3.531101  3.854054  4.049724  3.775758  4.167742  4.241379  4.511628  3.864130  3.612440  2.926724  2.703704  4.330275  4.136752  6.469697  7.271186 
dram[3]:  3.228916  3.126016  3.508696  4.064865  3.812865  3.752747  3.796020  3.584158  3.548246  3.112450  2.651163  2.674510  3.991803  4.203390  5.395349  5.826667 
dram[4]:  4.196319  4.189873  3.647959  3.500000  3.621622  3.656085  3.639344  4.125786  4.800000  3.984210  3.315217  3.161458  4.254546  4.607843  9.043478  9.195122 
dram[5]:  3.485981  3.286344  3.164659  3.037453  3.612903  3.308057  4.094972  3.804020  3.248945  3.149798  3.317949  2.819328  4.683168  4.548077  6.877193  5.693333 
average row locality = 62829/17080 = 3.678513
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       487       545       516       524       493       514       616       588       554       566       514       503       417       439       420       420 
dram[1]:       528       530       511       529       531       552       614       633       589       573       551       513       451       453       457       480 
dram[2]:       522       516       511       514       476       497       561       588       550       578       543       534       449       450       426       425 
dram[3]:       554       530       567       519       483       509       580       569       595       579       544       539       447       458       464       435 
dram[4]:       493       476       514       504       506       523       534       523       590       569       496       495       439       434       416       376 
dram[5]:       532       523       556       578       511       528       572       577       582       575       523       534       441       440       391       425 
total reads: 49299
bank skew: 633/376 = 1.68
chip skew: 8495/7888 = 1.08
number of total write accesses:
dram[0]:       189       239       196       212       143       152       178       183       170       186       120       104        30        44         1         0 
dram[1]:       251       238       237       246       181       166       188       192       183       201       174       136        37        30         3         0 
dram[2]:       208       222       202       219       147       149       177       188       161       177       136       123        23        34         1         4 
dram[3]:       250       239       240       233       169       174       183       155       214       196       140       143        40        38         0         2 
dram[4]:       191       186       201       182       164       168       132       133       202       188       114       112        29        36         0         1 
dram[5]:       214       223       232       233       161       170       161       180       188       203       124       137        32        33         1         2 
total reads: 13530
min_bank_accesses = 0!
chip skew: 2463/2039 = 1.21
average mf latency per bank:
dram[0]:       2948      2580      3176      3078      3585      3432      3054      3058      3040      3006      6537      7035     14528     13663     21514     21682
dram[1]:       2642      2745      3052      3089      3412      3375      3144      3142      3029      3066      5760      6797     13506     13908     20383     19786
dram[2]:       2842      2760      3099      3060      3754      3643      3250      3131      3227      3107      6100      6777     13723     14158     21054     21590
dram[3]:       2612      2607      2824      2978      3536      3398      3174      3390      2786      2830      6069      6279     13507     13701     19845     21180
dram[4]:       3825      3052      4084      3334      4624      3398      4804      3654      3775      2951     42124      7254     18771     14526     28920     24501
dram[5]:       2746      2829      2836      2903      3335      3369      3147      3226      2862      2942      6641      6611     13557     14570     22481     21611
maximum mf latency per bank:
dram[0]:        894       917       858       943       886       931       926       986       844       934       910      1010       951       971      1144       871
dram[1]:        971       952      1116       986      1008       984       908       953       935       998       976      1046       893       983       999       980
dram[2]:       1059       939       932       932       844      1023       940       955       875       964      1024       913       884       978       936      1134
dram[3]:       1071       916       940       885       970       875       847      1047      1006       920      1062      1001       980       957      1089       938
dram[4]:       1102       890      1085       856      1066       861      1113       864      1078       884      1145       961      1066       923      1130      1124
dram[5]:        909       982       882      1035      1027      1003       871       958       918       920       875       961       905      1021      1071      1044

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000573 n_nop=984806 n_act=2760 n_pre=2744 n_req=10263 n_rd=8116 n_write=2147 bw_util=0.02051
n_activity=155293 dram_eff=0.1322
bk0: 487a 992792i bk1: 545a 991678i bk2: 516a 992418i bk3: 524a 991659i bk4: 493a 994222i bk5: 514a 994030i bk6: 616a 992196i bk7: 588a 992199i bk8: 554a 993371i bk9: 566a 992616i bk10: 514a 993288i bk11: 503a 993275i bk12: 417a 996611i bk13: 439a 996256i bk14: 420a 998135i bk15: 420a 998193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0431203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000573 n_nop=983333 n_act=3149 n_pre=3133 n_req=10958 n_rd=8495 n_write=2463 bw_util=0.0219
n_activity=172244 dram_eff=0.1272
bk0: 528a 992220i bk1: 530a 993355i bk2: 511a 992035i bk3: 529a 991882i bk4: 531a 992299i bk5: 552a 992306i bk6: 614a 991104i bk7: 633a 990914i bk8: 589a 991206i bk9: 573a 991459i bk10: 551a 992328i bk11: 513a 992855i bk12: 451a 995687i bk13: 453a 996511i bk14: 457a 997528i bk15: 480a 998199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0370148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000573 n_nop=984940 n_act=2669 n_pre=2653 n_req=10311 n_rd=8140 n_write=2171 bw_util=0.02061
n_activity=152989 dram_eff=0.1348
bk0: 522a 992916i bk1: 516a 992428i bk2: 511a 993087i bk3: 514a 992817i bk4: 476a 994049i bk5: 497a 994575i bk6: 561a 993441i bk7: 588a 993152i bk8: 550a 993450i bk9: 578a 992577i bk10: 543a 992400i bk11: 534a 992120i bk12: 449a 996287i bk13: 450a 996094i bk14: 426a 997974i bk15: 425a 998330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0398272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000573 n_nop=983687 n_act=3057 n_pre=3041 n_req=10788 n_rd=8372 n_write=2416 bw_util=0.02156
n_activity=167545 dram_eff=0.1288
bk0: 554a 991391i bk1: 530a 991445i bk2: 567a 991684i bk3: 519a 992761i bk4: 483a 993950i bk5: 509a 993576i bk6: 580a 992897i bk7: 569a 993264i bk8: 595a 991581i bk9: 579a 991266i bk10: 544a 991831i bk11: 539a 991876i bk12: 447a 995853i bk13: 458a 996114i bk14: 464a 997485i bk15: 435a 998142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0367869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000573 n_nop=985744 n_act=2459 n_pre=2443 n_req=9927 n_rd=7888 n_write=2039 bw_util=0.01984
n_activity=148020 dram_eff=0.1341
bk0: 493a 994020i bk1: 476a 994226i bk2: 514a 993012i bk3: 504a 993304i bk4: 506a 993783i bk5: 523a 993173i bk6: 534a 992934i bk7: 523a 993936i bk8: 590a 993151i bk9: 569a 992753i bk10: 496a 993446i bk11: 495a 993587i bk12: 439a 996133i bk13: 434a 996265i bk14: 416a 998466i bk15: 376a 998792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0385189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000573 n_nop=984035 n_act=2986 n_pre=2970 n_req=10582 n_rd=8288 n_write=2294 bw_util=0.02115
n_activity=165393 dram_eff=0.128
bk0: 532a 992719i bk1: 523a 992180i bk2: 556a 991345i bk3: 578a 990668i bk4: 511a 993491i bk5: 528a 992707i bk6: 572a 993092i bk7: 577a 992747i bk8: 582a 991651i bk9: 575a 991122i bk10: 523a 993592i bk11: 534a 992201i bk12: 441a 996655i bk13: 440a 996604i bk14: 391a 998236i bk15: 425a 998275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0378393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82083, Miss = 4017, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 293
L2_cache_bank[1]: Access = 82573, Miss = 4099, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 178
L2_cache_bank[2]: Access = 82190, Miss = 4232, Miss_rate = 0.051, Pending_hits = 21, Reservation_fails = 109
L2_cache_bank[3]: Access = 83171, Miss = 4263, Miss_rate = 0.051, Pending_hits = 17, Reservation_fails = 1
L2_cache_bank[4]: Access = 81614, Miss = 4038, Miss_rate = 0.049, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[5]: Access = 82820, Miss = 4102, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 24
L2_cache_bank[6]: Access = 82471, Miss = 4234, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 82980, Miss = 4138, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 122432, Miss = 3988, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 260
L2_cache_bank[9]: Access = 83428, Miss = 3900, Miss_rate = 0.047, Pending_hits = 15, Reservation_fails = 124
L2_cache_bank[10]: Access = 82575, Miss = 4108, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 54
L2_cache_bank[11]: Access = 83545, Miss = 4180, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 1031882
L2_total_cache_misses = 49299
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 1046
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 703
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7014
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3507732
icnt_total_pkts_simt_to_mem=1445431
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.8857
	minimum = 6
	maximum = 552
Network latency average = 31.7591
	minimum = 6
	maximum = 509
Slowest packet = 1978517
Flit latency average = 20.4491
	minimum = 6
	maximum = 508
Slowest flit = 4707123
Fragmentation average = 0.0450476
	minimum = 0
	maximum = 427
Injected packet rate average = 0.0897753
	minimum = 0.0775011 (at node 0)
	maximum = 0.108586 (at node 23)
Accepted packet rate average = 0.0897753
	minimum = 0.0775011 (at node 0)
	maximum = 0.108586 (at node 23)
Injected flit rate average = 0.257372
	minimum = 0.0845488 (at node 0)
	maximum = 0.49021 (at node 15)
Accepted flit rate average= 0.257372
	minimum = 0.104432 (at node 25)
	maximum = 0.384448 (at node 14)
Injected packet length average = 2.86685
Accepted packet length average = 2.86685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.7951 (7 samples)
	minimum = 6 (7 samples)
	maximum = 383.143 (7 samples)
Network latency average = 24.6228 (7 samples)
	minimum = 6 (7 samples)
	maximum = 314.143 (7 samples)
Flit latency average = 18.3445 (7 samples)
	minimum = 6 (7 samples)
	maximum = 312.143 (7 samples)
Fragmentation average = 0.0391641 (7 samples)
	minimum = 0 (7 samples)
	maximum = 192.714 (7 samples)
Injected packet rate average = 0.0583381 (7 samples)
	minimum = 0.045438 (7 samples)
	maximum = 0.108717 (7 samples)
Accepted packet rate average = 0.0583381 (7 samples)
	minimum = 0.045438 (7 samples)
	maximum = 0.108717 (7 samples)
Injected flit rate average = 0.142274 (7 samples)
	minimum = 0.0612487 (7 samples)
	maximum = 0.276674 (7 samples)
Accepted flit rate average = 0.142274 (7 samples)
	minimum = 0.079575 (7 samples)
	maximum = 0.239698 (7 samples)
Injected packet size average = 2.43877 (7 samples)
Accepted packet size average = 2.43877 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 32 sec (392 sec)
gpgpu_simulation_rate = 38190 (inst/sec)
gpgpu_simulation_rate = 1933 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,758014)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,758014)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,758014)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,758014)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,758014)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,758014)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,758014)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(20,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(26,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(57,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (407,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(408,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (412,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(413,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (478,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(479,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (481,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(482,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (482,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(483,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (491,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(492,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (493,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(494,758014)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (494,758014), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(495,758014)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (497,758014), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(498,758014)
GPGPU-Sim uArch: cycles simulated: 758514  inst.: 15248121 (ipc=554.5) sim_rate=38799 (inst/sec) elapsed = 0:0:06:33 / Wed Mar  2 01:22:28 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (503,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(504,758014)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (512,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (512,758014), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(513,758014)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(513,758014)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (521,758014), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(522,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (522,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(523,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (527,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(528,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (529,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(530,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (532,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (532,758014), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(533,758014)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(533,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (539,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(540,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (540,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(541,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (541,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(542,758014)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (544,758014), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(545,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (551,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(552,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (554,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (554,758014), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(555,758014)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(556,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (557,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(558,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (566,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(567,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (568,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(569,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (569,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(570,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (573,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(574,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (584,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(585,758014)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (592,758014), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(593,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (596,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(597,758014)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(48,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (606,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(607,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (609,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(610,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (624,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(625,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (691,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(692,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (723,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(724,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (784,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(785,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (793,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(794,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (811,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(812,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (813,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(814,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (814,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(815,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (817,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(818,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (825,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(826,758014)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(133,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (851,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(852,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (852,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(853,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (867,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (867,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(868,758014)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(868,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (872,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(873,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (873,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(874,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (879,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(880,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (885,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(886,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (892,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(893,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (901,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (901,758014), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(902,758014)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(902,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (903,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(904,758014)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (908,758014), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(909,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (910,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(911,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (911,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(912,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (929,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(930,758014)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (952,758014), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(953,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (959,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(960,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (966,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(967,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (974,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (974,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(975,758014)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(975,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (976,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(977,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (989,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(990,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (994,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(995,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1017,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1018,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1033,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1034,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1043,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1044,758014)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(158,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1066,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1067,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1067,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1068,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1082,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1083,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1084,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1085,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1091,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1091,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1092,758014)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1092,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1111,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1112,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1116,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1117,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1133,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1134,758014)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1144,758014), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1145,758014)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1146,758014), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1147,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1156,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1157,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1167,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1168,758014)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1168,758014), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1169,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1178,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1178,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1179,758014)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1179,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1183,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1184,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1188,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1189,758014)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1209,758014), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1210,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1211,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1212,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1220,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1221,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1227,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1228,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1243,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1244,758014)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1244,758014), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1245,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1246,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1247,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1263,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1264,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1267,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1268,758014)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(187,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1275,758014), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1276,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1276,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1276,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1277,758014)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1277,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1285,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1286,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1296,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1297,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1300,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1301,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1315,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1316,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1326,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1327,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1350,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1351,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1352,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1353,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1362,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1363,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1365,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1366,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1366,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1367,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1370,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1371,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1372,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1373,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1388,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1388,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1389,758014)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1389,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1392,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1393,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1393,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1394,758014)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1400,758014), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1401,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1410,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1411,758014)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1415,758014), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1416,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1425,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1426,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1441,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1442,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1455,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1456,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1457,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1458,758014)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(212,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1466,758014), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1467,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1470,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1471,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1487,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1488,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1490,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1491,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1493,758014), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1494,758014)
GPGPU-Sim uArch: cycles simulated: 759514  inst.: 15707982 (ipc=491.4) sim_rate=39867 (inst/sec) elapsed = 0:0:06:34 / Wed Mar  2 01:22:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1501,758014), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1502,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1502,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1503,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1515,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1516,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1520,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1521,758014)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1521,758014), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1522,758014)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1537,758014), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1538,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1542,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1542,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1543,758014)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1543,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1544,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1545,758014)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1550,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1551,758014)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1555,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1556,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1563,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1564,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1565,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1566,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1570,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1571,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1580,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1581,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1600,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1601,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1605,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1606,758014)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1606,758014), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1607,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1623,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1624,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1630,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1630,758014), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1631,758014)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1631,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1644,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1645,758014)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1645,758014), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1646,758014)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1648,758014), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1649,758014)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1649,758014), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1650,758014)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(240,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1655,758014), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1656,758014)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1662,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1662,758014), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1663,758014)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1663,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1663,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1664,758014)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1678,758014), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1679,758014)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1679,758014), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1680,758014)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1681,758014), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1682,758014)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1693,758014), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1694,758014)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1730,758014), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1731,758014)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1733,758014), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1734,758014)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1736,758014), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1737,758014)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1738,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1739,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1745,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1751,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1753,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1753,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1754,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1762,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1767,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1791,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1801,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1802,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1803,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1804,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1806,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1808,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1814,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1828,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1833,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1834,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1845,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1858,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1859,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1863,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1864,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1874,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1874,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1879,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1886,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1887,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1904,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1904,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1905,758014), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1907,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1912,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1918,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1921,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1935,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1940,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1941,758014), 2 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(251,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1946,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1956,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1963,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1963,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1968,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1968,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2008,758014), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2016,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2020,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2031,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2033,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2049,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2067,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2100,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2227,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2235,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2253,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2260,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2292,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2293,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2298,758014), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2304,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2316,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2334,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2350,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2391,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2400,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2413,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2419,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2447,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2455,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2482,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2487,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 760514  inst.: 15895603 (ipc=369.9) sim_rate=40242 (inst/sec) elapsed = 0:0:06:35 / Wed Mar  2 01:22:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2527,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2533,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2572,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2633,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2655,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2683,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2695,758014), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2750,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2770,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2773,758014), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2774,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2789,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2796,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2837,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2869,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3056,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3631,758014), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3632
gpu_sim_insn = 925657
gpu_ipc =     254.8615
gpu_tot_sim_cycle = 761646
gpu_tot_sim_insn = 15896514
gpu_tot_ipc =      20.8713
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1907904
gpu_stall_icnt2sh    = 4773263
gpu_total_sim_rate=40244

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 920937
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 83501, Miss = 69710, Miss_rate = 0.835, Pending_hits = 4691, Reservation_fails = 605413
	L1D_cache_core[1]: Access = 82021, Miss = 68224, Miss_rate = 0.832, Pending_hits = 4738, Reservation_fails = 591914
	L1D_cache_core[2]: Access = 85688, Miss = 71468, Miss_rate = 0.834, Pending_hits = 4887, Reservation_fails = 614401
	L1D_cache_core[3]: Access = 79903, Miss = 66744, Miss_rate = 0.835, Pending_hits = 4527, Reservation_fails = 593397
	L1D_cache_core[4]: Access = 85069, Miss = 71093, Miss_rate = 0.836, Pending_hits = 4973, Reservation_fails = 612496
	L1D_cache_core[5]: Access = 82215, Miss = 68561, Miss_rate = 0.834, Pending_hits = 4752, Reservation_fails = 598095
	L1D_cache_core[6]: Access = 80819, Miss = 67498, Miss_rate = 0.835, Pending_hits = 4753, Reservation_fails = 595788
	L1D_cache_core[7]: Access = 83964, Miss = 69994, Miss_rate = 0.834, Pending_hits = 4891, Reservation_fails = 605955
	L1D_cache_core[8]: Access = 82262, Miss = 68523, Miss_rate = 0.833, Pending_hits = 4761, Reservation_fails = 598052
	L1D_cache_core[9]: Access = 82127, Miss = 67934, Miss_rate = 0.827, Pending_hits = 4679, Reservation_fails = 599188
	L1D_cache_core[10]: Access = 80874, Miss = 67355, Miss_rate = 0.833, Pending_hits = 4670, Reservation_fails = 592038
	L1D_cache_core[11]: Access = 81891, Miss = 68435, Miss_rate = 0.836, Pending_hits = 4761, Reservation_fails = 595425
	L1D_cache_core[12]: Access = 83145, Miss = 69343, Miss_rate = 0.834, Pending_hits = 4822, Reservation_fails = 603629
	L1D_cache_core[13]: Access = 82410, Miss = 68749, Miss_rate = 0.834, Pending_hits = 4806, Reservation_fails = 595588
	L1D_cache_core[14]: Access = 79569, Miss = 66336, Miss_rate = 0.834, Pending_hits = 4534, Reservation_fails = 591831
	L1D_total_cache_accesses = 1235458
	L1D_total_cache_misses = 1029967
	L1D_total_cache_miss_rate = 0.8337
	L1D_total_cache_pending_hits = 71245
	L1D_total_cache_reservation_fails = 8993210
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 131566
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6547398
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2445812
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919935
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2677, 2425, 2537, 2480, 2338, 2137, 2981, 2333, 3060, 2444, 2218, 3025, 2405, 2493, 2647, 2229, 2835, 2445, 2552, 2252, 2305, 2175, 2068, 2199, 2451, 2378, 2520, 3030, 2317, 2472, 2807, 2533, 2036, 1983, 2183, 1780, 2036, 2556, 2083, 1895, 2858, 1820, 2056, 1465, 2035, 1815, 2121, 2180, 
gpgpu_n_tot_thrd_icount = 53941792
gpgpu_n_tot_w_icount = 1685681
gpgpu_n_stall_shd_mem = 9834073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620126
gpgpu_n_mem_write_global = 413123
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033965
gpgpu_n_store_insn = 679425
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9830798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16317525	W0_Idle:838465	W0_Scoreboard:3103399	W1:420215	W2:196249	W3:123076	W4:89764	W5:68861	W6:59915	W7:54242	W8:46442	W9:43532	W10:38778	W11:34749	W12:31771	W13:28612	W14:23401	W15:21025	W16:17310	W17:15558	W18:13691	W19:12168	W20:12135	W21:13076	W22:12940	W23:13830	W24:13267	W25:11306	W26:9778	W27:7293	W28:4374	W29:1655	W30:733	W31:123	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4961008 {8:620126,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16545304 {40:412856,72:82,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84337136 {136:620126,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304984 {8:413123,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 173 
maxdqlatency = 0 
maxmflatency = 1145 
averagemflatency = 394 
max_icnt2mem_latency = 872 
max_icnt2sh_latency = 760089 
mrq_lat_table:51608 	757 	1018 	4701 	4310 	560 	76 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134393 	714057 	184748 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84288 	29898 	80818 	323161 	246740 	264361 	4058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37095 	294000 	271409 	17521 	116 	0 	0 	2 	9 	37 	925 	9194 	18682 	44244 	99522 	169738 	70770 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	103 	1421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        30        27        27        30        30        32        32        36        32        29        26        34        34        35        36 
dram[1]:        29        30        51        39        23        16        30        28        31        21        22        22        32        32        37        45 
dram[2]:        41        31        56        32        32        21        32        32        28        32        27        22        32        32        34        54 
dram[3]:        28        23        37        44        32        31        25        28        28        26        20        26        27        32        34        36 
dram[4]:        32        31        32        32        23        32        32        32        32        32        28        25        33        34        33        32 
dram[5]:        34        23        35        32        20        22        30        26        28        23        25        26        33        32        32        33 
maximum service time to same row:
dram[0]:     58282     46879     61430     58766     52980     53750     31853     39344     61065     39192     59666     58127     85572     68303     70379     95444 
dram[1]:     58097     61244     64494     45715     61369     35866     48003     47500     68433     78485     56537     57081     46935     85591     70327     90861 
dram[2]:     61789     40103     60269     48397     52367     44624     48078     47610     43327     42376     83697     42393     65386     86498     90246    147481 
dram[3]:     44053     36738    102715     55632     40291     47698     49205     40688     43401     36716     47362     68925     85800     83735     69123     71625 
dram[4]:     58225     71603     60601     57718     57384     71011     65097     61303    101597     51624     60147     44509     96125     81145     80358     81428 
dram[5]:     55782     57765    114159    111226     49807     46063     64327     47106     69843     32066     51806     40595     95881     75897    132276    134752 
average row accesses per activate:
dram[0]:  3.313725  3.127490  3.211712  3.058091  4.109677  3.923529  3.497797  3.668247  4.525000  4.053763  3.177340  3.068965  4.666667  4.101695  7.033333  6.176471 
dram[1]:  3.540909  4.465117  3.358744  3.490991  3.127193  3.029536  3.072797  3.082090  3.063492  3.291139  3.262222  3.089202  3.696970  4.245614  5.476191  7.164179 
dram[2]:  3.492823  3.507109  3.854054  4.049724  3.775758  4.167742  4.241379  4.491330  3.854054  3.587678  2.911017  2.722449  4.330275  4.136752  6.469697  7.166667 
dram[3]:  3.228916  3.117409  3.497835  4.059140  3.812865  3.752747  3.796020  3.558824  3.541485  3.112450  2.678030  2.708171  3.991803  4.176471  5.395349  5.826667 
dram[4]:  4.196319  4.189873  3.634518  3.500000  3.621622  3.656085  3.639344  4.125786  4.754491  3.984210  3.344086  3.201031  4.254546  4.572815  9.043478  9.000000 
dram[5]:  3.451613  3.286344  3.151394  3.033582  3.612903  3.308057  4.060773  3.790000  3.230125  3.149798  3.345178  2.841667  4.683168  4.548077  6.775862  5.644737 
average row locality = 63040/17155 = 3.674730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       487       546       517       524       494       515       616       591       554       567       525       519       418       440       421       420 
dram[1]:       528       530       511       529       532       552       614       633       589       579       560       522       451       454       457       480 
dram[2]:       522       517       511       514       476       497       561       589       552       580       551       544       449       450       426       426 
dram[3]:       554       530       567       520       483       509       580       571       597       579       565       553       447       459       464       435 
dram[4]:       493       476       514       504       506       523       534       523       592       569       508       509       439       435       416       377 
dram[5]:       534       523       557       578       511       528       574       578       584       575       534       545       441       440       392       427 
total reads: 49492
bank skew: 633/377 = 1.68
chip skew: 8521/7918 = 1.08
number of total write accesses:
dram[0]:       189       239       196       213       143       152       178       183       170       187       120       104        30        44         1         0 
dram[1]:       251       238       238       246       181       166       188       193       183       201       174       136        37        30         3         0 
dram[2]:       208       223       202       219       147       149       177       188       161       177       136       123        23        34         1         4 
dram[3]:       250       240       241       235       169       174       183       155       214       196       142       143        40        38         0         2 
dram[4]:       191       186       202       182       164       168       132       133       202       188       114       112        29        36         0         1 
dram[5]:       215       223       234       235       161       170       161       180       188       203       125       137        32        33         1         2 
total reads: 13548
min_bank_accesses = 0!
chip skew: 2465/2040 = 1.21
average mf latency per bank:
dram[0]:       2948      2577      3172      3074      3579      3427      3054      3048      3041      2998      6436      6868     14511     13649     21476     21691
dram[1]:       2643      2745      3048      3090      3408      3376      3144      3138      3029      3045      5696      6714     13519     13892     20396     19795
dram[2]:       2843      2754      3099      3060      3754      3643      3251      3128      3219      3099      6036      6686     13740     14174     21063     21550
dram[3]:       2612      2604      2820      2967      3536      3399      3174      3381      2781      2830      5884      6164     13521     13688     19853     21187
dram[4]:       3825      3053      4079      3334      4624      3398      4804      3654      3767      2951     41322      7102     18785     14509     28932     24449
dram[5]:       2735      2829      2826      2896      3335      3369      3139      3222      2855      2942      6530      6514     13571     14584     22435     21518
maximum mf latency per bank:
dram[0]:        894       917       858       943       886       931       926       986       844       934       910      1010       951       971      1144       871
dram[1]:        971       952      1116       986      1008       984       908       953       935       998       976      1046       893       983       999       980
dram[2]:       1059       939       932       932       844      1023       940       955       875       964      1024       913       884       978       936      1134
dram[3]:       1071       916       940       885       970       875       847      1047      1006       920      1062      1001       980       957      1089       938
dram[4]:       1102       890      1085       856      1066       861      1113       864      1078       884      1145       961      1066       923      1130      1124
dram[5]:        909       982       882      1035      1027      1003       871       958       918       920       875       961       905      1021      1071      1044

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005366 n_nop=989529 n_act=2775 n_pre=2759 n_req=10303 n_rd=8154 n_write=2149 bw_util=0.0205
n_activity=155997 dram_eff=0.1321
bk0: 487a 997585i bk1: 546a 996446i bk2: 517a 997185i bk3: 524a 996404i bk4: 494a 998991i bk5: 515a 998798i bk6: 616a 996990i bk7: 591a 996919i bk8: 554a 998162i bk9: 567a 997377i bk10: 525a 998009i bk11: 519a 997972i bk12: 418a 1001375i bk13: 440a 1001020i bk14: 421a 1002900i bk15: 420a 1002985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0429416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005366 n_nop=988086 n_act=3155 n_pre=3139 n_req=10986 n_rd=8521 n_write=2465 bw_util=0.02185
n_activity=172547 dram_eff=0.1273
bk0: 528a 997013i bk1: 530a 998148i bk2: 511a 996776i bk3: 529a 996676i bk4: 532a 997068i bk5: 552a 997099i bk6: 614a 995900i bk7: 633a 995662i bk8: 589a 996000i bk9: 579a 996215i bk10: 560a 997066i bk11: 522a 997578i bk12: 451a 1000475i bk13: 454a 1001276i bk14: 457a 1002319i bk15: 480a 1002991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0370283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005366 n_nop=989681 n_act=2682 n_pre=2666 n_req=10337 n_rd=8165 n_write=2172 bw_util=0.02056
n_activity=153473 dram_eff=0.1347
bk0: 522a 997709i bk1: 517a 997159i bk2: 511a 997878i bk3: 514a 997610i bk4: 476a 998842i bk5: 497a 999368i bk6: 561a 998235i bk7: 589a 997921i bk8: 552a 998213i bk9: 580a 997321i bk10: 551a 997072i bk11: 544a 996842i bk12: 449a 1001074i bk13: 450a 1000886i bk14: 426a 1002767i bk15: 426a 1003098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0397069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005366 n_nop=988403 n_act=3072 n_pre=3056 n_req=10835 n_rd=8413 n_write=2422 bw_util=0.02155
n_activity=168214 dram_eff=0.1288
bk0: 554a 996186i bk1: 530a 996204i bk2: 567a 996440i bk3: 520a 997479i bk4: 483a 998742i bk5: 509a 998371i bk6: 580a 997693i bk7: 571a 998009i bk8: 597a 996345i bk9: 579a 996060i bk10: 565a 996416i bk11: 553a 996564i bk12: 447a 1000637i bk13: 459a 1000878i bk14: 464a 1002276i bk15: 435a 1002936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0368433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005366 n_nop=990488 n_act=2468 n_pre=2452 n_req=9958 n_rd=7918 n_write=2040 bw_util=0.01981
n_activity=148431 dram_eff=0.1342
bk0: 493a 998811i bk1: 476a 999019i bk2: 514a 997761i bk3: 504a 998095i bk4: 506a 998574i bk5: 523a 997966i bk6: 534a 997727i bk7: 523a 998733i bk8: 592a 997899i bk9: 569a 997549i bk10: 508a 998162i bk11: 509a 998281i bk12: 439a 1000920i bk13: 435a 1001030i bk14: 416a 1003256i bk15: 377a 1003560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0385651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005366 n_nop=988755 n_act=3003 n_pre=2987 n_req=10621 n_rd=8321 n_write=2300 bw_util=0.02113
n_activity=165945 dram_eff=0.128
bk0: 534a 997406i bk1: 523a 996972i bk2: 557a 996046i bk3: 578a 995410i bk4: 511a 998282i bk5: 528a 997501i bk6: 574a 997836i bk7: 578a 997515i bk8: 584a 996391i bk9: 575a 995911i bk10: 534a 998299i bk11: 545a 996908i bk12: 441a 1001444i bk13: 440a 1001396i bk14: 392a 1003003i bk15: 427a 1003042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0379623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82205, Miss = 4032, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 293
L2_cache_bank[1]: Access = 82699, Miss = 4122, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 178
L2_cache_bank[2]: Access = 82308, Miss = 4242, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 109
L2_cache_bank[3]: Access = 83294, Miss = 4279, Miss_rate = 0.051, Pending_hits = 17, Reservation_fails = 1
L2_cache_bank[4]: Access = 81732, Miss = 4048, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[5]: Access = 82950, Miss = 4117, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 24
L2_cache_bank[6]: Access = 82588, Miss = 4257, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 83099, Miss = 4156, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 122551, Miss = 4002, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 260
L2_cache_bank[9]: Access = 83548, Miss = 3916, Miss_rate = 0.047, Pending_hits = 15, Reservation_fails = 124
L2_cache_bank[10]: Access = 82696, Miss = 4127, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 54
L2_cache_bank[11]: Access = 83654, Miss = 4194, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 1033324
L2_total_cache_misses = 49492
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 1046
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 703
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3514098
icnt_total_pkts_simt_to_mem=1447084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0343
	minimum = 6
	maximum = 44
Network latency average = 9.43516
	minimum = 6
	maximum = 39
Slowest packet = 2064126
Flit latency average = 8.21574
	minimum = 6
	maximum = 35
Slowest flit = 4954038
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0294094
	minimum = 0.0192731 (at node 5)
	maximum = 0.0371696 (at node 8)
Accepted packet rate average = 0.0294094
	minimum = 0.0192731 (at node 5)
	maximum = 0.0371696 (at node 8)
Injected flit rate average = 0.0817731
	minimum = 0.0214758 (at node 5)
	maximum = 0.15804 (at node 20)
Accepted flit rate average= 0.0817731
	minimum = 0.0344163 (at node 26)
	maximum = 0.159416 (at node 8)
Injected packet length average = 2.78051
Accepted packet length average = 2.78051
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.2 (8 samples)
	minimum = 6 (8 samples)
	maximum = 340.75 (8 samples)
Network latency average = 22.7244 (8 samples)
	minimum = 6 (8 samples)
	maximum = 279.75 (8 samples)
Flit latency average = 17.0784 (8 samples)
	minimum = 6 (8 samples)
	maximum = 277.5 (8 samples)
Fragmentation average = 0.0342686 (8 samples)
	minimum = 0 (8 samples)
	maximum = 168.625 (8 samples)
Injected packet rate average = 0.054722 (8 samples)
	minimum = 0.0421674 (8 samples)
	maximum = 0.0997739 (8 samples)
Accepted packet rate average = 0.054722 (8 samples)
	minimum = 0.0421674 (8 samples)
	maximum = 0.0997739 (8 samples)
Injected flit rate average = 0.134711 (8 samples)
	minimum = 0.0562771 (8 samples)
	maximum = 0.261844 (8 samples)
Accepted flit rate average = 0.134711 (8 samples)
	minimum = 0.0739302 (8 samples)
	maximum = 0.229663 (8 samples)
Injected packet size average = 2.46173 (8 samples)
Accepted packet size average = 2.46173 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 35 sec (395 sec)
gpgpu_simulation_rate = 40244 (inst/sec)
gpgpu_simulation_rate = 1928 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,761646)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,761646)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,761646)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,761646)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,761646)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,761646)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,761646)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(37,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(40,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(23,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (373,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (373,761646), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(374,761646)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(374,761646)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (374,761646), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(375,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (376,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(377,761646)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,761646)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,761646)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (377,761646), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(378,761646)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(379,761646)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (384,761646), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(385,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (385,761646), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(386,761646)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (387,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(388,761646)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(388,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (390,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (390,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(391,761646)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,761646)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(391,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (391,761646), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(392,761646)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (393,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (393,761646), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(394,761646)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(394,761646)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (400,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(401,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (405,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (405,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (405,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (405,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (405,761646), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(406,761646)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(406,761646)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(406,761646)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(407,761646)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(407,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (413,761646), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(414,761646)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (416,761646), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(417,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (421,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(422,761646)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (422,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(423,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (433,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (433,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (433,761646), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(434,761646)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(434,761646)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(434,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (434,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(435,761646)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (439,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (439,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (439,761646), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(440,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (440,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (440,761646), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(441,761646)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(441,761646)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(442,761646)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(442,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (442,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(443,761646)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,761646), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,761646)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (449,761646), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(450,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (450,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(451,761646)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (454,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (454,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (454,761646), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(455,761646)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(456,761646)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(457,761646)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,761646), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(458,761646)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (461,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (461,761646), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(462,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (462,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (462,761646), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(463,761646)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(463,761646)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (465,761646), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(466,761646)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (467,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (467,761646), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(468,761646)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (468,761646), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(469,761646)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(469,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (472,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(473,761646)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (474,761646), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(475,761646)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (479,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (479,761646), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(480,761646)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (480,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(481,761646)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(481,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (484,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(485,761646)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (490,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(491,761646)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(119,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 762146  inst.: 16258882 (ipc=724.7) sim_rate=41057 (inst/sec) elapsed = 0:0:06:36 / Wed Mar  2 01:22:31 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (536,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(537,761646)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (547,761646), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(548,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (557,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(558,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (558,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(559,761646)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (569,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (569,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (569,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (569,761646), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(570,761646)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(570,761646)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(571,761646)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(571,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (575,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (575,761646), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(576,761646)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,761646), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,761646)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,761646)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (579,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (579,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (579,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (579,761646), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(580,761646)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(580,761646)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(581,761646)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (581,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (581,761646), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(582,761646)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(583,761646)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (584,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(585,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (586,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (586,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (586,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (586,761646), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(587,761646)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(587,761646)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(588,761646)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(588,761646)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (590,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (590,761646), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(591,761646)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(592,761646)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (595,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (595,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (595,761646), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(596,761646)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(596,761646)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(597,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (597,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(598,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (601,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(602,761646)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (611,761646), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(612,761646)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(137,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(175,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (763,761646), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(764,761646)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (765,761646), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(766,761646)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (766,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (766,761646), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(767,761646)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(767,761646)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (769,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (769,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(770,761646)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(770,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (779,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(780,761646)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (785,761646), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(786,761646)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (789,761646), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(790,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (790,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(791,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (791,761646), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(792,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (792,761646), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(793,761646)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (797,761646), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(798,761646)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (803,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(804,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (818,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(819,761646)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (821,761646), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(822,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (824,761646), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(825,761646)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (831,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(832,761646)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (832,761646), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(833,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (835,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(836,761646)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (837,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(838,761646)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (842,761646), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(843,761646)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (845,761646), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(846,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (851,761646), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(852,761646)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (853,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(854,761646)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (859,761646), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(860,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (862,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(863,761646)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (865,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (865,761646), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(866,761646)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(867,761646)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (870,761646), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(871,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (871,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(872,761646)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (872,761646), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(873,761646)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(147,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (881,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(882,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (882,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(883,761646)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (888,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (888,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (888,761646), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(889,761646)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(890,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (890,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(891,761646)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(891,761646)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (893,761646), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(894,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (899,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (899,761646), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(900,761646)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(901,761646)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (901,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (901,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (901,761646), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(902,761646)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(902,761646)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(903,761646)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (903,761646), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(904,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (909,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (909,761646), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(910,761646)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(911,761646)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (913,761646), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(914,761646)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (915,761646), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(916,761646)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (917,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (917,761646), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(918,761646)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(919,761646)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (919,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (919,761646), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(920,761646)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(921,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (922,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(923,761646)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (923,761646), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(924,761646)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (927,761646), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(928,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (930,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(931,761646)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,761646)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (938,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(939,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (942,761646), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(943,761646)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (945,761646), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(946,761646)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(235,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 762646  inst.: 16630562 (ipc=734.0) sim_rate=41890 (inst/sec) elapsed = 0:0:06:37 / Wed Mar  2 01:22:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1011,761646), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1012,761646)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1013,761646), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1014,761646)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1015,761646), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1016,761646)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1025,761646), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1026,761646)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1026,761646), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1027,761646)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1028,761646), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1029,761646)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1029,761646), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1030,761646)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1034,761646), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1035,761646)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1035,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1035,761646), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1036,761646)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1036,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1036,761646), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1037,761646)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1037,761646)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1038,761646)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1040,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1040,761646), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1041,761646)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1042,761646)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1048,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1048,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1049,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1053,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1053,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1053,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1053,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1054,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1061,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1062,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1062,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1064,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1070,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1081,761646), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(217,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1117,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1127,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1136,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1136,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1143,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1145,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1152,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1154,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1156,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1157,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1157,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1168,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1173,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1173,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1175,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1178,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1182,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1185,761646), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1203,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1209,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1214,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1215,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1221,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1237,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1237,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1244,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1245,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1245,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1252,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1253,761646), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1254,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1258,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1260,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1267,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1269,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1272,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1272,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1275,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1276,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1281,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1284,761646), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1285,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1291,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1294,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1297,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1297,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1300,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1304,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1305,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1306,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1306,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1311,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1311,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1313,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1314,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1317,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1319,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1322,761646), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1323,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1350,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1351,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1351,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1353,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1354,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1354,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1355,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1355,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1395,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1396,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1400,761646), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1408,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1408,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1413,761646), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1414
gpu_sim_insn = 917504
gpu_ipc =     648.8713
gpu_tot_sim_cycle = 763060
gpu_tot_sim_insn = 16814018
gpu_tot_ipc =      22.0350
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1907904
gpu_stall_icnt2sh    = 4773537
gpu_total_sim_rate=42352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 939369
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6620
L1D_cache:
	L1D_cache_core[0]: Access = 83637, Miss = 69744, Miss_rate = 0.834, Pending_hits = 4793, Reservation_fails = 605413
	L1D_cache_core[1]: Access = 82157, Miss = 68258, Miss_rate = 0.831, Pending_hits = 4840, Reservation_fails = 591914
	L1D_cache_core[2]: Access = 85832, Miss = 71504, Miss_rate = 0.833, Pending_hits = 4995, Reservation_fails = 614401
	L1D_cache_core[3]: Access = 80039, Miss = 66778, Miss_rate = 0.834, Pending_hits = 4629, Reservation_fails = 593397
	L1D_cache_core[4]: Access = 85205, Miss = 71126, Miss_rate = 0.835, Pending_hits = 5072, Reservation_fails = 612496
	L1D_cache_core[5]: Access = 82359, Miss = 68597, Miss_rate = 0.833, Pending_hits = 4860, Reservation_fails = 598095
	L1D_cache_core[6]: Access = 80955, Miss = 67532, Miss_rate = 0.834, Pending_hits = 4855, Reservation_fails = 595788
	L1D_cache_core[7]: Access = 84100, Miss = 70026, Miss_rate = 0.833, Pending_hits = 4987, Reservation_fails = 605955
	L1D_cache_core[8]: Access = 82390, Miss = 68555, Miss_rate = 0.832, Pending_hits = 4857, Reservation_fails = 598052
	L1D_cache_core[9]: Access = 82255, Miss = 67965, Miss_rate = 0.826, Pending_hits = 4772, Reservation_fails = 599188
	L1D_cache_core[10]: Access = 81018, Miss = 67391, Miss_rate = 0.832, Pending_hits = 4778, Reservation_fails = 592038
	L1D_cache_core[11]: Access = 82027, Miss = 68467, Miss_rate = 0.835, Pending_hits = 4857, Reservation_fails = 595425
	L1D_cache_core[12]: Access = 83281, Miss = 69377, Miss_rate = 0.833, Pending_hits = 4924, Reservation_fails = 603629
	L1D_cache_core[13]: Access = 82546, Miss = 68783, Miss_rate = 0.833, Pending_hits = 4908, Reservation_fails = 595588
	L1D_cache_core[14]: Access = 79705, Miss = 66370, Miss_rate = 0.833, Pending_hits = 4636, Reservation_fails = 591831
	L1D_total_cache_accesses = 1237506
	L1D_total_cache_misses = 1030473
	L1D_total_cache_miss_rate = 0.8327
	L1D_total_cache_pending_hits = 72763
	L1D_total_cache_reservation_fails = 8993210
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135662
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3275
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6547398
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135182
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2445812
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 938367
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6620
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2722, 2470, 2582, 2525, 2383, 2182, 3026, 2378, 3105, 2489, 2263, 3070, 2450, 2538, 2692, 2274, 2880, 2490, 2597, 2297, 2350, 2220, 2113, 2244, 2496, 2423, 2565, 3075, 2362, 2517, 2852, 2578, 2081, 2028, 2228, 1825, 2081, 2601, 2128, 1940, 2888, 1850, 2086, 1495, 2065, 1845, 2151, 2210, 
gpgpu_n_tot_thrd_icount = 54924832
gpgpu_n_tot_w_icount = 1716401
gpgpu_n_stall_shd_mem = 9834073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620632
gpgpu_n_mem_write_global = 413123
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2099501
gpgpu_n_store_insn = 679425
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3275
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3275
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9830798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16318420	W0_Idle:838954	W0_Scoreboard:3111859	W1:420215	W2:196249	W3:123076	W4:89764	W5:68861	W6:59915	W7:54242	W8:46442	W9:43532	W10:38778	W11:34749	W12:31771	W13:28612	W14:23401	W15:21025	W16:17310	W17:15558	W18:13691	W19:12168	W20:12135	W21:13076	W22:12940	W23:13830	W24:13267	W25:11306	W26:9778	W27:7293	W28:4374	W29:1655	W30:733	W31:123	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4965056 {8:620632,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16545304 {40:412856,72:82,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84405952 {136:620632,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304984 {8:413123,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 173 
maxdqlatency = 0 
maxmflatency = 1145 
averagemflatency = 394 
max_icnt2mem_latency = 872 
max_icnt2sh_latency = 760089 
mrq_lat_table:51608 	757 	1018 	4701 	4310 	560 	76 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134899 	714057 	184748 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84794 	29898 	80818 	323161 	246740 	264361 	4058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37426 	294169 	271415 	17521 	116 	0 	0 	2 	9 	37 	925 	9194 	18682 	44244 	99522 	169738 	70770 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	1421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        30        27        27        30        30        32        32        36        32        29        26        34        34        35        36 
dram[1]:        29        30        51        39        23        16        30        28        31        21        22        22        32        32        37        45 
dram[2]:        41        31        56        32        32        21        32        32        28        32        27        22        32        32        34        54 
dram[3]:        28        23        37        44        32        31        25        28        28        26        20        26        27        32        34        36 
dram[4]:        32        31        32        32        23        32        32        32        32        32        28        25        33        34        33        32 
dram[5]:        34        23        35        32        20        22        30        26        28        23        25        26        33        32        32        33 
maximum service time to same row:
dram[0]:     58282     46879     61430     58766     52980     53750     31853     39344     61065     39192     59666     58127     85572     68303     70379     95444 
dram[1]:     58097     61244     64494     45715     61369     35866     48003     47500     68433     78485     56537     57081     46935     85591     70327     90861 
dram[2]:     61789     40103     60269     48397     52367     44624     48078     47610     43327     42376     83697     42393     65386     86498     90246    147481 
dram[3]:     44053     36738    102715     55632     40291     47698     49205     40688     43401     36716     47362     68925     85800     83735     69123     71625 
dram[4]:     58225     71603     60601     57718     57384     71011     65097     61303    101597     51624     60147     44509     96125     81145     80358     81428 
dram[5]:     55782     57765    114159    111226     49807     46063     64327     47106     69843     32066     51806     40595     95881     75897    132276    134752 
average row accesses per activate:
dram[0]:  3.313725  3.127490  3.211712  3.058091  4.109677  3.923529  3.497797  3.668247  4.525000  4.053763  3.177340  3.068965  4.666667  4.101695  7.033333  6.176471 
dram[1]:  3.540909  4.465117  3.358744  3.490991  3.127193  3.029536  3.072797  3.082090  3.063492  3.291139  3.262222  3.089202  3.696970  4.245614  5.476191  7.164179 
dram[2]:  3.492823  3.507109  3.854054  4.049724  3.775758  4.167742  4.241379  4.491330  3.854054  3.587678  2.911017  2.722449  4.330275  4.136752  6.469697  7.166667 
dram[3]:  3.228916  3.117409  3.497835  4.059140  3.812865  3.752747  3.796020  3.558824  3.541485  3.112450  2.678030  2.708171  3.991803  4.176471  5.395349  5.826667 
dram[4]:  4.196319  4.189873  3.634518  3.500000  3.621622  3.656085  3.639344  4.125786  4.754491  3.984210  3.344086  3.201031  4.254546  4.572815  9.043478  9.000000 
dram[5]:  3.451613  3.286344  3.151394  3.033582  3.612903  3.308057  4.060773  3.790000  3.230125  3.149798  3.345178  2.841667  4.683168  4.548077  6.775862  5.644737 
average row locality = 63040/17155 = 3.674730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       487       546       517       524       494       515       616       591       554       567       525       519       418       440       421       420 
dram[1]:       528       530       511       529       532       552       614       633       589       579       560       522       451       454       457       480 
dram[2]:       522       517       511       514       476       497       561       589       552       580       551       544       449       450       426       426 
dram[3]:       554       530       567       520       483       509       580       571       597       579       565       553       447       459       464       435 
dram[4]:       493       476       514       504       506       523       534       523       592       569       508       509       439       435       416       377 
dram[5]:       534       523       557       578       511       528       574       578       584       575       534       545       441       440       392       427 
total reads: 49492
bank skew: 633/377 = 1.68
chip skew: 8521/7918 = 1.08
number of total write accesses:
dram[0]:       189       239       196       213       143       152       178       183       170       187       120       104        30        44         1         0 
dram[1]:       251       238       238       246       181       166       188       193       183       201       174       136        37        30         3         0 
dram[2]:       208       223       202       219       147       149       177       188       161       177       136       123        23        34         1         4 
dram[3]:       250       240       241       235       169       174       183       155       214       196       142       143        40        38         0         2 
dram[4]:       191       186       202       182       164       168       132       133       202       188       114       112        29        36         0         1 
dram[5]:       215       223       234       235       161       170       161       180       188       203       125       137        32        33         1         2 
total reads: 13548
min_bank_accesses = 0!
chip skew: 2465/2040 = 1.21
average mf latency per bank:
dram[0]:       2948      2577      3172      3074      3579      3427      3054      3048      3041      2998      6440      6873     14518     13655     21476     21691
dram[1]:       2643      2745      3048      3090      3408      3376      3144      3138      3029      3045      5700      6720     13525     13898     20396     19795
dram[2]:       2843      2754      3099      3060      3754      3643      3251      3128      3219      3099      6041      6691     13747     14179     21063     21550
dram[3]:       2612      2604      2820      2967      3536      3399      3174      3381      2781      2830      5888      6169     13528     13694     19853     21187
dram[4]:       3825      3053      4079      3334      4624      3398      4804      3654      3767      2951     41327      7108     18792     14514     28932     24449
dram[5]:       2735      2829      2826      2896      3335      3369      3139      3222      2855      2942      6535      6518     13578     14590     22435     21518
maximum mf latency per bank:
dram[0]:        894       917       858       943       886       931       926       986       844       934       910      1010       951       971      1144       871
dram[1]:        971       952      1116       986      1008       984       908       953       935       998       976      1046       893       983       999       980
dram[2]:       1059       939       932       932       844      1023       940       955       875       964      1024       913       884       978       936      1134
dram[3]:       1071       916       940       885       970       875       847      1047      1006       920      1062      1001       980       957      1089       938
dram[4]:       1102       890      1085       856      1066       861      1113       864      1078       884      1145       961      1066       923      1130      1124
dram[5]:        909       982       882      1035      1027      1003       871       958       918       920       875       961       905      1021      1071      1044

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007232 n_nop=991395 n_act=2775 n_pre=2759 n_req=10303 n_rd=8154 n_write=2149 bw_util=0.02046
n_activity=155997 dram_eff=0.1321
bk0: 487a 999451i bk1: 546a 998312i bk2: 517a 999051i bk3: 524a 998270i bk4: 494a 1000857i bk5: 515a 1000664i bk6: 616a 998856i bk7: 591a 998785i bk8: 554a 1000028i bk9: 567a 999243i bk10: 525a 999875i bk11: 519a 999838i bk12: 418a 1003241i bk13: 440a 1002886i bk14: 421a 1004766i bk15: 420a 1004851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.042862
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007232 n_nop=989952 n_act=3155 n_pre=3139 n_req=10986 n_rd=8521 n_write=2465 bw_util=0.02181
n_activity=172547 dram_eff=0.1273
bk0: 528a 998879i bk1: 530a 1000014i bk2: 511a 998642i bk3: 529a 998542i bk4: 532a 998934i bk5: 552a 998965i bk6: 614a 997766i bk7: 633a 997528i bk8: 589a 997866i bk9: 579a 998081i bk10: 560a 998932i bk11: 522a 999444i bk12: 451a 1002341i bk13: 454a 1003142i bk14: 457a 1004185i bk15: 480a 1004857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0369597
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007232 n_nop=991547 n_act=2682 n_pre=2666 n_req=10337 n_rd=8165 n_write=2172 bw_util=0.02053
n_activity=153473 dram_eff=0.1347
bk0: 522a 999575i bk1: 517a 999025i bk2: 511a 999744i bk3: 514a 999476i bk4: 476a 1000708i bk5: 497a 1001234i bk6: 561a 1000101i bk7: 589a 999787i bk8: 552a 1000079i bk9: 580a 999187i bk10: 551a 998938i bk11: 544a 998708i bk12: 449a 1002940i bk13: 450a 1002752i bk14: 426a 1004633i bk15: 426a 1004964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0396334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007232 n_nop=990269 n_act=3072 n_pre=3056 n_req=10835 n_rd=8413 n_write=2422 bw_util=0.02151
n_activity=168214 dram_eff=0.1288
bk0: 554a 998052i bk1: 530a 998070i bk2: 567a 998306i bk3: 520a 999345i bk4: 483a 1000608i bk5: 509a 1000237i bk6: 580a 999559i bk7: 571a 999875i bk8: 597a 998211i bk9: 579a 997926i bk10: 565a 998282i bk11: 553a 998430i bk12: 447a 1002503i bk13: 459a 1002744i bk14: 464a 1004142i bk15: 435a 1004802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.036775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007232 n_nop=992354 n_act=2468 n_pre=2452 n_req=9958 n_rd=7918 n_write=2040 bw_util=0.01977
n_activity=148431 dram_eff=0.1342
bk0: 493a 1000677i bk1: 476a 1000885i bk2: 514a 999627i bk3: 504a 999961i bk4: 506a 1000440i bk5: 523a 999832i bk6: 534a 999593i bk7: 523a 1000599i bk8: 592a 999765i bk9: 569a 999415i bk10: 508a 1000028i bk11: 509a 1000147i bk12: 439a 1002786i bk13: 435a 1002896i bk14: 416a 1005122i bk15: 377a 1005426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0384936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=16 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007232 n_nop=990621 n_act=3003 n_pre=2987 n_req=10621 n_rd=8321 n_write=2300 bw_util=0.02109
n_activity=165945 dram_eff=0.128
bk0: 534a 999272i bk1: 523a 998838i bk2: 557a 997912i bk3: 578a 997276i bk4: 511a 1000148i bk5: 528a 999367i bk6: 574a 999702i bk7: 578a 999381i bk8: 584a 998257i bk9: 575a 997777i bk10: 534a 1000165i bk11: 545a 998774i bk12: 441a 1003310i bk13: 440a 1003262i bk14: 392a 1004869i bk15: 427a 1004908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.037892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82247, Miss = 4032, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 293
L2_cache_bank[1]: Access = 82742, Miss = 4122, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 178
L2_cache_bank[2]: Access = 82350, Miss = 4242, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 109
L2_cache_bank[3]: Access = 83338, Miss = 4279, Miss_rate = 0.051, Pending_hits = 17, Reservation_fails = 1
L2_cache_bank[4]: Access = 81774, Miss = 4048, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[5]: Access = 82990, Miss = 4117, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 24
L2_cache_bank[6]: Access = 82630, Miss = 4257, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 83141, Miss = 4156, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 122595, Miss = 4002, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 260
L2_cache_bank[9]: Access = 83587, Miss = 3916, Miss_rate = 0.047, Pending_hits = 15, Reservation_fails = 124
L2_cache_bank[10]: Access = 82740, Miss = 4127, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 54
L2_cache_bank[11]: Access = 83696, Miss = 4194, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 1033830
L2_total_cache_misses = 49492
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 1046
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 578134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 703
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3516628
icnt_total_pkts_simt_to_mem=1447590
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.88933
	minimum = 6
	maximum = 38
Network latency average = 9.17787
	minimum = 6
	maximum = 33
Slowest packet = 2066878
Flit latency average = 7.73584
	minimum = 6
	maximum = 29
Slowest flit = 4961667
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0265074
	minimum = 0.0219236 (at node 9)
	maximum = 0.0311174 (at node 18)
Accepted packet rate average = 0.0265074
	minimum = 0.0219236 (at node 9)
	maximum = 0.0311174 (at node 18)
Injected flit rate average = 0.0795222
	minimum = 0.0219236 (at node 9)
	maximum = 0.155587 (at node 18)
Accepted flit rate average= 0.0795222
	minimum = 0.0275813 (at node 24)
	maximum = 0.127298 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.3877 (9 samples)
	minimum = 6 (9 samples)
	maximum = 307.111 (9 samples)
Network latency average = 21.2192 (9 samples)
	minimum = 6 (9 samples)
	maximum = 252.333 (9 samples)
Flit latency average = 16.0403 (9 samples)
	minimum = 6 (9 samples)
	maximum = 249.889 (9 samples)
Fragmentation average = 0.030461 (9 samples)
	minimum = 0 (9 samples)
	maximum = 149.889 (9 samples)
Injected packet rate average = 0.0515871 (9 samples)
	minimum = 0.0399181 (9 samples)
	maximum = 0.0921454 (9 samples)
Accepted packet rate average = 0.0515871 (9 samples)
	minimum = 0.0399181 (9 samples)
	maximum = 0.0921454 (9 samples)
Injected flit rate average = 0.128579 (9 samples)
	minimum = 0.05246 (9 samples)
	maximum = 0.250038 (9 samples)
Accepted flit rate average = 0.128579 (9 samples)
	minimum = 0.0687803 (9 samples)
	maximum = 0.218289 (9 samples)
Injected packet size average = 2.49246 (9 samples)
Accepted packet size average = 2.49246 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 37 sec (397 sec)
gpgpu_simulation_rate = 42352 (inst/sec)
gpgpu_simulation_rate = 1922 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 396128.593750 (ms)
Result stored in result.txt
