<profile>

<ReportVersion>
<Version>2022.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu50-fsvh2104-2-e</Part>
<TopModelName>C_drain_IO_L1_out_159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_s</TopModelName>
<TargetClockPeriod>3.00</TargetClockPeriod>
<ClockUncertainty>0.81</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.127</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>4613</Best-caseLatency>
<Average-caseLatency>4613</Average-caseLatency>
<Worst-caseLatency>4613</Worst-caseLatency>
<Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
<Interval-min>4613</Interval-min>
<Interval-max>4613</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
<Slack>2.19</Slack>
<TripCount>4608</TripCount>
<Latency>4611</Latency>
<AbsoluteTimeLatency>13833</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
<InstanceList>
</InstanceList>
</VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>444</FF>
<LUT>383</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>2688</BRAM_18K>
<DSP>5952</DSP>
<FF>1743360</FF>
<LUT>871680</LUT>
<URAM>640</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out.159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out.159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out.159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out.159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out.159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out.159_Pipeline_VITIS_LOOP_695_1_VITIS_LOOP_697_2_VITIS_LOOP_699_</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5375_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5375</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5375_num_data_valid</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5375</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5375_fifo_cap</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5375</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5375_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5375</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_5375_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_5375</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4374_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4374</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4374_num_data_valid</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4374</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4374_fifo_cap</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4374</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4374_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4374</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_1_4374_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_1_4374</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>local_C_V_address0</name>
<Object>local_C_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>local_C_V_ce0</name>
<Object>local_C_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>local_C_V_q0</name>
<Object>local_C_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
