{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700243566955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700243566955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 14:52:46 2023 " "Processing started: Fri Nov 17 14:52:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700243566955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243566955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243566955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700243567120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700243567120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderOPCODEULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderOPCODEULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOPCODEULA-comportamento " "Found design unit 1: decoderOPCODEULA-comportamento" {  } { { "decoderOPCODEULA.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/decoderOPCODEULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572255 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOPCODEULA " "Found entity 1: decoderOPCODEULA" {  } { { "decoderOPCODEULA.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/decoderOPCODEULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFD-comportamento " "Found design unit 1: DecoderFD-comportamento" {  } { { "DecoderFD.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderFD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572256 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFD " "Found entity 1: DecoderFD" {  } { { "DecoderFD.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderFUNCTULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderFUNCTULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFUNCTULA-comportamento " "Found design unit 1: decoderFUNCTULA-comportamento" {  } { { "decoderFUNCTULA.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/decoderFUNCTULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572256 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFUNCTULA " "Found entity 1: decoderFUNCTULA" {  } { { "decoderFUNCTULA.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/decoderFUNCTULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaBit31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaBit31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaBit31-comportamento " "Found design unit 1: somaBit31-comportamento" {  } { { "somaBit31.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaBit31.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572256 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaBit31 " "Found entity 1: somaBit31" {  } { { "somaBit31.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaBit31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1bit-comportamento " "Found design unit 1: muxGenerico2x1bit-comportamento" {  } { { "muxGenerico2x1bit.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/muxGenerico2x1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572257 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1bit " "Found entity 1: muxGenerico2x1bit" {  } { { "muxGenerico2x1bit.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/muxGenerico2x1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorCarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorCarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCarry-comportamento " "Found design unit 1: somadorCarry-comportamento" {  } { { "somadorCarry.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somadorCarry.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572257 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCarry " "Found entity 1: somadorCarry" {  } { { "somadorCarry.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somadorCarry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ULAMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572258 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ULAMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaBit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaBit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaBit-comportamento " "Found design unit 1: somaBit-comportamento" {  } { { "somaBit.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaBit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572258 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaBit " "Found entity 1: somaBit" {  } { { "somaBit.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaBit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572259 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572259 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572259 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572260 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderInstru-comportamento " "Found design unit 1: DecoderInstru-comportamento" {  } { { "DecoderInstru.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderInstru.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572260 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderInstru " "Found entity 1: DecoderInstru" {  } { { "DecoderInstru.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderInstru.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572260 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572261 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572261 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULASomaSub.vhd " "Can't analyze file -- file ULASomaSub.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700243572261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572261 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572261 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "romMIF.vhd " "Can't analyze file -- file romMIF.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700243572262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572262 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572262 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bancoRegistradores.vhd " "Can't analyze file -- file bancoRegistradores.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700243572262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-arquitetura " "Found design unit 1: MIPS-arquitetura" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572263 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700243572263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572263 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoriaRAM.vhd " "Can't analyze file -- file memoriaRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700243572263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700243572312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habEscritaR3 MIPS.vhd(47) " "Verilog HDL or VHDL warning at MIPS.vhd(47): object \"habEscritaR3\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700243572313 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OpULA MIPS.vhd(49) " "Verilog HDL or VHDL warning at MIPS.vhd(49): object \"OpULA\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700243572313 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode MIPS.vhd(58) " "VHDL Signal Declaration warning at MIPS.vhd(58): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700243572313 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ProgramCounter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ProgramCounter\"" {  } { { "MIPS.vhd" "ProgramCounter" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:SomaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:SomaPC\"" {  } { { "MIPS.vhd" "SomaPC" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM1 " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM1\"" {  } { { "MIPS.vhd" "ROM1" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572331 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700243572331 "|MIPS|ROMMIPS:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:Banco " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:Banco\"" {  } { { "MIPS.vhd" "Banco" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ULA\"" {  } { { "MIPS.vhd" "ULA" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaBit ULAMIPS:ULA\|somaBit:SOMABIT0 " "Elaborating entity \"somaBit\" for hierarchy \"ULAMIPS:ULA\|somaBit:SOMABIT0\"" {  } { { "ULAMIPS.vhd" "SOMABIT0" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ULAMIPS.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1bit ULAMIPS:ULA\|somaBit:SOMABIT0\|muxGenerico2x1bit:MUXA " "Elaborating entity \"muxGenerico2x1bit\" for hierarchy \"ULAMIPS:ULA\|somaBit:SOMABIT0\|muxGenerico2x1bit:MUXA\"" {  } { { "somaBit.vhd" "MUXA" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaBit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCarry ULAMIPS:ULA\|somaBit:SOMABIT0\|somadorCarry:SOMADOR " "Elaborating entity \"somadorCarry\" for hierarchy \"ULAMIPS:ULA\|somaBit:SOMABIT0\|somadorCarry:SOMADOR\"" {  } { { "somaBit.vhd" "SOMADOR" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaBit.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaBit31 ULAMIPS:ULA\|somaBit31:SOMABIT31 " "Elaborating entity \"somaBit31\" for hierarchy \"ULAMIPS:ULA\|somaBit31:SOMABIT31\"" {  } { { "ULAMIPS.vhd" "SOMABIT31" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ULAMIPS.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXRTIME " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXRTIME\"" {  } { { "MIPS.vhd" "MUXRTIME" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXRTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXRTRD\"" {  } { { "MIPS.vhd" "MUXRTRD" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS.vhd" "RAM" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:Extensor " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:Extensor\"" {  } { { "MIPS.vhd" "Extensor" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:Somador\"" {  } { { "MIPS.vhd" "Somador" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderInstru DecoderInstru:DecINSTRU " "Elaborating entity \"DecoderInstru\" for hierarchy \"DecoderInstru:DecINSTRU\"" {  } { { "MIPS.vhd" "DecINSTRU" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFD DecoderInstru:DecINSTRU\|DecoderFD:FD " "Elaborating entity \"DecoderFD\" for hierarchy \"DecoderInstru:DecINSTRU\|DecoderFD:FD\"" {  } { { "DecoderInstru.vhd" "FD" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderInstru.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572358 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "9 8 DecoderFD.vhd(24) " "VHDL expression error at DecoderFD.vhd(24): expression has 9 elements, but must have 8 elements" {  } { { "DecoderFD.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderFD.vhd" 24 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1700243572358 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DecoderInstru:DecINSTRU\|DecoderFD:FD " "Can't elaborate user hierarchy \"DecoderInstru:DecINSTRU\|DecoderFD:FD\"" {  } { { "DecoderInstru.vhd" "FD" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderInstru.vhd" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700243572358 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700243572430 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 14:52:52 2023 " "Processing ended: Fri Nov 17 14:52:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700243572430 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700243572430 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700243572430 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700243572430 ""}
