.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
100000000000000000
000000000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
011000000000000000
000000000000000000
110000000000000001
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000101001100001001000100000000
000000000000000000000000001011101110001010000010000001
111000000000010000000000000011111000000111000100000000
100000000000101101000010110011111111000010000010000010
110000000000000000000010100000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000000000000000101000010100111001010000110100100000000
000000000000000000100100001011011100000000100000000001
000000000000000101000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110101101111000010000100000000
000000000000000000000010100011101101000011100000000001
000000000000000011100111111011001111000001110100000000
000000000000000000000111010101011110000000100010000100
110000000000001101100000000001101111000001110100000000
100000000000000101000000000011001110000000010010000001

.logic_tile 2 1
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000110100111100001000000001000000000
000000000000000000000010110000101111000000000000000000
000000000000001000000000000101001001001100111000000000
000000000000000101000010110000001111110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000001101000010100000101001110011000000000000
000000000000000000000000000001101001001100111000000000
000010000000000000000010010000101111110011000000000000
000001100000000000000000000111101001001100111000000000
000011100000000000000000000000101011110011000000000000
000000000000100000000000000101101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000010000111101000001100111000000000
000000000000000000000110010000101011110011000000000000

.logic_tile 3 1
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001100000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000111100000001000001100111000000001
000000000000000000100100000000001101110011000000000000
000000000000000000000000010111101000001100111000000001
000000000000000000000011110000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000011100000001011110011000000000001
000000000000001000000000000101001000001100111000000000
000000000000000011000000000000000000110011000000000001
000000000000001000000000000111001000001100111000000000
000000000000000011000000000000000000110011000000100000
000000000000000111000000000000001001001100110000000001
000000000000000000000000000000001011110011000000000010

.logic_tile 4 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000111111110001100111010100000
000000000000000000000000000000010000110011000000000000
000000000110000000000011100111001000001100111000000000
000000100000000000000100000000100000110011000000000001
000000000001000011100000000101001000001100111000000000
000000000000101111100000000000100000110011000000000101
000000000000000000000000000101101000001100111000000100
000000000000010000000000000000000000110011000000000000
000000000000000011100000000101101000001100111000000100
000000000000000000100010000000000000110011000000000000
000000000000000000000000000000001001001100111000000101
000000000000000000000010000000001101110011000000000000
000000000000000111100011101000001000001100110000000000
000000000000000000000000000011000000110011000010100000

.logic_tile 5 1
000000000000000111100000000000000001000000001000000000
000000000000001001100000000000001010000000000000001000
000000000000000000000000010001011010001100111000000000
000000000000000000000011100000000000110011000000000100
000000000000001000000000000101001001001100111000000000
000000000000000111000011100000001100110011000000000100
000000000000000111100000000011101000001100111000000000
000000000000000000100000000000001011110011000000000001
000000000000000000000000000111001001001100111000000000
000000000001010000000000000000101001110011000000000100
000000000000000000000010000011101000001100111000000000
000000000000000001000000000000001000110011000000000001
000000000000000001000000000011101001001100111000000000
000000000000000000000010000000101100110011000000000001
000000000000000000000000000111001000001100111000000100
000000000000000000000000000000001111110011000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000111000001000000001000000000
000000000000001001000000000000101101000000000000001000
000000000000000000000010000111100000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000001001000000000000101110000000000000000000
000000000000000011100000010101100000000000001000000000
000000000000001001000010100000001111000000000000000000
000000000000001101100010000011100001000000001000000000
000000000000000101000010010000001001000000000000000000
000000000000000101100110100011100000000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000010010011000001000000001000000000
000000000000000001000010100000001111000000000000000000

.logic_tile 9 1
000000000000000111000000000000000000000000001000000000
000000000000000111000000000000001110000000000000001000
000000000000000111000000010001001110101010101000000000
000000000000000000000011010000000000101010100000000000
000000000000000000000000000011101001110011001000000000
000000000000000000000000000000101001001100110000000000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000111001001110011001000000000
000000000000000011000000000000001111001100110000000000
000000000000000000000011000111101001110011001000000000
000000000000000000000100000000101000001100110000000000
000000000000000011100000000111101000101010101000000000
000000000000000111100000000000000000101010100000000000
000000000000000000000011000011001001110011001000000000
000000000000000001000100000000001101001100110000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000010110100000000000
000000000000000000000100001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000101000000000000001000000000
000000000000000101000000000000100000000000000000001000
000000000000000000000010100111000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000001000001100111000000000
000000000000000000000011100000001000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 2 2
000000000000100001000110000001001001001100110000000000
000000000000000000100000000000001101110011000000010000
011000000000000000000000000000001100000010100000000000
100000001100000000000000001001010000000001010000000000
000000000000000000000000000000000001001111000010000000
000000000000000000000000000000001110001111000010000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001001000000101001010000100000
000000100000000001100110000011000000010110100010000000
000000000000000000100110110000000000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 3 2
000000001100001111000000000000000000000000001000000000
000000000000001101000000000000001010000000000000001000
000000000000000011100111100001000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000001000000000000000000000001100000000000001000000000
000000000000000000010000000000101000000000000000000000
000000000000000000000111000001000001000000001000000000
000000000000000001000000000000001000000000000000000000

.logic_tile 4 2
000010000000100000000000000111000001000000001000000000
000001000001000000000000000000001000000000000000001000
000000000000001000000010110101000001000000001000000000
000000000000001111000111010000101111000000000000000000
000000001110000000000010100001100001000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000011100000000011000001000000001000000000
000000000000000000100010010000101011000000000000000000
000000000000100000000110010011000001000000001000000000
000000000001000000000110010000101001000000000000000000
000000100000000001100010010111000001000000001000000000
000001000000000001100010010000101110000000000000000000
000000000000000000000010000011100001000000001000000000
000000000000001001000000000000001100000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000001001000011100000101101000000000000000000

.logic_tile 5 2
000000000000000111000111110111001001001100110000000000
000000000000000000000111110000101000110011000000010100
000000000000001111000010001000001010100001000000000000
000000000000001101000111101111001001010010000000000000
000010100000000111100111100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000111100111110000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000000000000111000000001011011011001100110000000000
000000001110000000100000001001011100000000000000000000
000000000001001000000010101101101001100010000000000000
000000000000101111000100001001011010001000100000000000
000000000000000000000000001111111001100000000000000000
000000000000010000000010000111001111000000000000000000
000000000000001001100110011101101010100010000000000000
000000000000000001000010001011111000000100010000000000

.ramt_tile 6 2
000000000001010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000001000000001000000000
000000000000000011000000000000001011000000000000001000
000000000000000011000000000001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000111000111100101100000000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000011000000000000101010000000000000000000

.logic_tile 8 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000110000111000000000000001000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000001010000000000000000111000000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000001000000000000000101101000110011001000000000
000000000000100111000000000000001000001100110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000100000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000100000000000000000000000000000001000000000
000000000000000000000011110000001001000000000000001000
000000000000100001000000010000000000000000001000000000
000000000001000000100011010000001101000000000000000000
000000000000000111000000000111100000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000011000101100001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000100000000000010000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000001000010000101100001000000001000000000
000000000000000000000010000000001101000000000000000000
000001100010000000000000000001100001000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000000000000000000000001000
000000000000001000000111110111100001000000001000000000
000000000000001111000111100000001101000000000000000000
000000000000001000000010110001100001000000001000000000
000000000000000111000010010000101011000000000000000000
000000000000000001000111100001100001000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000000000010100011000001000000001000000000
000000000000010000000000000000101000000000000000000000
000000000000000011100011100001000001000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000011100000000101000000000000001000000000
000000000000000000000010000000101010000000000000000000

.logic_tile 12 2
000001000000000111000111100001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000000000000000111100000000000000000001000000000
000000100000000000000011110000001010000000000000000000
000000000101010000000011000001101001001100111000000000
000000000000001111000100000000101011110011000000000000
000000000000001111000011110101001000001100111000000000
000000000000001011000111010000101001110011000000000000
000000000010000000000000000001101001001100111000000000
000010000000000000000000000000101001110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000100000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001100100000000000000101101001001100111000000000
000000000001000000000000000000001001110011000000000000

.logic_tile 13 2
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000101011001110011000000000000
000000000000000000000010001001001111000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000101101000001100110000000000
000000000100000000000000000000000000110011000010010000
111000000000001000000110000000000000001111000000000000
100000000000000011000000000000001100001111000000000000
110000000000000000000000000000011000000100000100000001
110000000000000000000000000000010000000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000010001100000010110100000000000
000000000000000000000011010000000000010110100000000000
000000000100000000000111001000000000010110100000000000
000000000010000001000100001111000000101001010000000000
000000000000000000000010000011100000110110110000000000
000000000000000000000000000000101110110110110000000000

.logic_tile 2 3
000000000000100000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000110100000000001001111000000000000
100000000000000000000000000000001111001111000000000100
110000000000000111100111100101011000101011010000000000
010000000010000000000111110000111111101011010000000000
000000000000000000000000000101000000000000000110000000
000000000000000000000011110000100000000001000000100001
000001000000000000000000010001011010111111110000000000
000000000000010000000010000101111001011110100000000110
000000000000000101100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000010000000001001111000000000000
100000000000000000000010100000001100001111000010000000

.logic_tile 3 3
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000010000
111000000000001001100000000000001000111100001000000000
100000000100000001000000000000000000111100000000000100
010001000000000000000011100011111000001100110000000000
110010100110000000000100000000101111110011000000000000
000000000000000111100000000011011001001000000110000001
000000000000000000100000000011101100001101000000100000
000000000000000001100000010000011000001100110000000000
000000000000001111100010001111000000110011000000000000
000000000000000111010011001000000001000110000110000001
000000000000000000100100000001001100001001000010100000
000000000000001001100110000111011100000001010100000000
000000000000001001100000000011001110000001100011000010
110000000000000000000000000000001110000011110000000000
100000000000000000000000000000010000000011110000100000

.logic_tile 4 3
000000100001010111000111110101100001000000001000000000
000000000110000000000011000000001011000000000000010000
111000000000000001100000010011001000000000000000000000
100000000000001111000011010011101111001000000000000000
010000000001010001100011100001101000010000000100000110
010001000000000111100011100101011110110000000000000001
000000000000000011100111000111100000010110100000000000
000000000000001001000000000000100000010110100000000000
000000000000000101000000001101001011110011000000000000
000000000000000000000011100011011110000000000010000000
000000000000001001000010001001101010100010000000000000
000000000000000111000110011111011000000100010000000000
000010000000000001100000011011111101100010000000000000
000000000000000000000011001001101101001000100010000000
000000000000000111000111100101111110001100110000000000
000000000000000000100110010000010000110011000000000000

.logic_tile 5 3
000000000000001000000000010111000001000000001000000000
000000000100101111000011010000001001000000000000001000
000000000110001111100000000001000000000000001000000000
000000000000001111000011110000101100000000000000000000
000000100000101000000111000101100000000000001000000000
000001000101000011000000000000001011000000000000000000
000000000000101000000000000001000001000000001000000000
000000000001001011000011100000001101000000000000000000
000001100000000001000111000101000001000000001000000000
000010000000100000000100000000001000000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000001010011100010000001100001000000001000000000
000001000000000111000000000000001110000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000100000000000000000001011000000000000000000

.ramb_tile 6 3
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 3
000000000110000111000110000101000000000000001000000000
000000000000000000100000000000101011000000000000010000
000000000000001000000111110011100000000000001000000000
000000000000000001000011110000000000000000000000000000
000000000110000000000011100000001000111100001000000100
000000000000000111000011110000000000111100000000000000
000000000000000001100111100111001100110011000000000000
000000000000001111000100000111111000000000000000000000
000000000001001000000011111001011011100000000000000000
000001000000000011000111010111101010000000000000000000
000000000000000111000000000101101101100010000000000000
000000000000001001100000001011101100001000100000000000
000000000000001000000111100000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000111100000000001111001110111110000000000
000000000000000000100000000101101001101111110001000000

.logic_tile 8 3
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001010000000000000010000
000011000000000000000000000101000000000000001000000000
000010100000000000000000000000000000000000000000000000
000010100000000001100000000000001000111100001000000000
000000000000000000100000000000000000111100000010000000
000001000110100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 9 3
000000100000100000000000000101000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000110100111100000000000000001000000001000000000
000000000000010000100000000000001000000000000000000000
000000000001001000000000000101101000110011001000000000
000000000100001111000011110000101111001100110000000000
000001000000000000000000010111001000110011001000000000
000000100000000000000011110000101010001100110000000000
000000000001000000000000000011101000110011001000000000
000000000110100111000000000000001111001100110000000000
000000000000100111000000000001001000101010101000000000
000000000001010000000000000000000000101010100000000000
000000000001010000000011000000001000110011001000000000
000001000000000000000111100000001100110011000000000000
000000001110100000000000000111001000110011001000000000
000000100001010000000000000000101111001100110000000000

.logic_tile 10 3
000000000000000000000000000011000001000000001000000000
000000000000010000000000000000101100000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000100000000011100000001000111100001000000000
000000001010000000000000000000000000111100000000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 3
000000100001010000000000000001100001000000001000000000
000001000000000000000000000000101100000000000000010000
000000000000100000000111110001100001000000001000000000
000000000001010000000011110000101111000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000111100000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000001000000000000111000000000000001000000000
000000100000000101000000000000000000000000000000000000
000000000001000101100000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000001000000000101100110110111000000000000001000000000
000010100000000000000010100000000000000000000000000000

.logic_tile 12 3
000000000001010000000000000101001001001100111000000000
000000000100000000000000000000101000110011000000010000
000000001100001101000000000001101000111100001000000000
000000000000001011000000000000000000111100000000000000
000010000000001000000000001101001000010100000000000000
000000000110000001000010001101000000000000000000000000
000000000000100000000010100111000000010110100000000000
000000000001010000000010100000000000010110100000000000
000000000001010000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000100000000000000000000000001111000000000000
000000000001000000000000000000001010001111000000000000
000000000001000101100000000101100000010110100000000000
000000000000100000000000000000100000010110100000000000
000000100000100000000000000000011010000011110000000000
000000000001010000000000000000010000000011110000000000

.logic_tile 13 3
000000000001010111100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000000101001100001100110000000000
000010100000000000000000000000000000110011000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100011111101110011000000000000
000000000000000000000000000011011111000000000000000000
000000000000000001100110000111011100110000000000000000
000000000000000111000000000111111001000000000000000001
000000001110001001100110010000000000000000000000000000
000000000000001011100011110000000000000000000000000000
000001000000000111000000011000001100101000000000000100
000000000000000000000010011101010000010100000000000000
000001001100100011100111110111111111000100010000000000
000000100001000000100010010001101100100010000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000101000000000000000001000000001000000000
000000000000010000000000000000001011000000000000001000
000000000000000101000111000011000000000000001000000000
000000000000000000000110100000101110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000001000000000
000000001110000000000110000000001011000000000000000000
000000010000000000000000010000000001000000001000000000
000000010000000000000011100000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000001000000000000001100000000000001000000000
000000010000000111000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000

.logic_tile 2 4
000000000010000000000010010000000001000000001000000000
000000000000000000000111000000001011000000000000001000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000000101000011100001000000000000001000000000
000000000000100000000000000000101001000000000000000000
000000000000000000000110000000000001000000001000000000
000000001110000000000100000000001111000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000000000010000000001101000000000000000000
000000010000000001100000000101000000000000001000000000
000000010110000000100000000000101001000000000000000000
000000010000000001100000000001000001000000001000000000
000000010000000000100000000000101001000000000000000000
000000010001000000000000010101000000000000001000000000
000000010000100000000010010000000000000000000000000000

.logic_tile 3 4
000000000000000000000110000011000000000000001000000000
000000000000000000000110110000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000001101100000000000100000000000000000000000
000000010001010000000011100111000000000000001000000000
000000010110000000000000000000100000000000000000000000
000000010000000011100000000001000000000000001000000000
000000010000011011100000000000100000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000011110000000000000000000000000000
000000010100000000000000000000000001000000001000000000
000000010000000000000000000000001100000000000000000000

.logic_tile 4 4
000000000000000000000011100001100001000000001000000000
000000000000000111000000000000001110000000000000001000
000000000000000001000000000111100001000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000001100010000000001000000000000000000000
000000000000000011100111000011000000000000001000000000
000000000000001111000000000000101010000000000000000000
000000010000000111000000000101000000000000001000000000
000000010000000000000011100000101111000000000000000000
000000010000000001000000000101100001000000001000000000
000000010000000000100000000000001111000000000000000000
000000010000000000000010000011000001000000001000000000
000000010000000000000100000000001011000000000000000000
000000010000000001100110000101000000000000001000000000
000000010000000000100110000000001001000000000000000000

.logic_tile 5 4
000000000000000000000000000101000001000000001000000000
000000000000000000000010000000001010000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010110000000011100000010011011100100010110000000000
000000010000000000100011011011011001010110110000000000
000000010000000000000111000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000111011111111101000000110000000000
000000010000000000000111011111101010000000100000000001

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000111000000000111000000000000001000000000
000000000000000001100011100000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000000000000000001000000001000000000
000000000010000000100000000000001011000000000000000000
000000000000000111000010000101000001000000001000000000
000000000000000000100010000000001011000000000000000000
000000110000000000000000000111100001000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000001110000000000000000000
000000010000000000000010000000000000000000001000000000
000000010000000000000111100000001001000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000001001000010010000101000000000000000000000

.logic_tile 8 4
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000001000000000000000000000
000000001100000000000000010001000000000000001000000000
000000000000000001000011110000001100000000000000000000
000000110000000111100000000101000000000000001000000000
000001011010000000000000000000001111000000000000000000
000000010000000000000011100001000001000000001000000000
000000010000000000000100000000001101000000000000000000
000000010000000000000010000101000001000000001000000000
000000010000000000000111100000001111000000000000000000
000000010000000000000010000000000000000000001000000000
000000010000000000000100000000001111000000000000000000

.logic_tile 9 4
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001110110011000000010000
000000000000000000000000000111001001110011001000000000
000000000000000000000000000000001100001100110000000000
000000100001000000000000000000001000111100001000000000
000000001000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000010011100001000000001000000000
000000000000000000000011100000001100000000000000001000
000000100000000000000000000011100000000000001000000000
000001000000000000000000000000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101101000000000000000000
000010110000000011100110010111100000000000001000000000
000000010000000000100110010000001001000000000000000000
000000010110000011100110010111100000000000001000000000
000000010000001001000110100000001110000000000000000000
000000010010000111000011110111100000000000001000000000
000000010000000111000011010000101110000000000000000000
000001010000001001100111010111000001000000001000000000
000010010000001001100010010000101101000000000000000000

.logic_tile 11 4
000000000000000001100000000001000000000000001000000000
000000000110000000100000000000000000000000000000010000
000000000110000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000011000000000000001000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000100111000000000000000000000000001000000000
000000000001000000000000000000001000000000000000000000
000000010000000000000000001101001000000000000000000000
000000010000000000000000000101000000101000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000001000011100101010100000000000
000000010000000000000000000111000000010101010000000000
000001010000100001000000000000000000000000000000000000
000000110001000000100000000000000000000000000000000000

.logic_tile 12 4
000000000000000111000000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000000000000000000000000000011100000110011000000000000
000000000000000000000000000001101010001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000111100000000000000000001000000000
000000000000000000000110010000001001000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000001110000001000111110000000001000000001000000000
000000000000000000100111110000001011000000000000000000
000000010000001111000000000001000000000000001000000000
000000010000000111100000000000100000000000000000000000
000001010000000000000000000101100000000000001000000000
000010110000000000000000000000100000000000000000000000
000000010000001111000000000101000000000000001000000000
000000010000001011100000000000001110000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
001000000000001000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
010000010000000000000000000000011100000100000100000000
010000010000000000000000000000000000000000000100100000

.logic_tile 2 5
000000000000000000000000010000001001111100001000000000
000000000110000000000010000000001110111100000000010100
111000000000000000000000000000001000000011110100100000
100000000000000000000000000000000000000011110001000000
010000000010000000000000000000011110111101010000000000
010000000000000000000000001111010000111110100000000000
000000000000000001000000000000011101000011000010000000
000000000000000000100000000000001101000011000000000000
000000010100100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000001000000010000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010010010000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001000000010000000000000000000000000000
110000010000000000000011000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000100000000000000000010000
101000000000000001000110010001101001000010100000000000
100000000000000000100010001101101010000000010000000100
000000000000000111100000011000000000010110100000000000
000000000000000000100011011101000000101001010000000000
000000000000001111100111100011100000010110100000000000
000000000000001111100100000000100000010110100000000000
000000010000000000010000000000011000000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000000000000001000000011110000000000
000000010000000000000011100000010000000011110000000000
000000010000000000000000000000000001001111000110000100
000000010000000000000000000000001001001111000100000100
010000010000000000000000000000001010000011110000000000
110000010000000000000000000000000000000011110000000000

.logic_tile 4 5
000000000000010000000011100001000001000000001000000000
000000000000000000000000000000101000000000000000010000
000000000110000000000000000000001000111100001000000000
000000000000001111000010110000000000111100000000100000
000000000000000000000010100000000001001111000000000000
000000000000000000000110110000001001001111000000000000
000100000000000000000010100000000000001111000000000000
000000000000001101000100000000001011001111000000000000
000000010000000000000000001111101010110011000000000000
000001010000000000000000001001111111000000000000000000
000000010000000000000000000101000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000011000010000000010000000011010000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000000000101100000010110100000000000
000000010000000000000010000000100000010110100000000000

.logic_tile 5 5
000000000000000000000011110111000000000000001000000000
000000001010000000000010100000001100000000000000001000
000000000000001101100010110001100001000000001000000000
000000000000001011000110100000001011000000000000000000
000000000001000111000110100001000000000000001000000000
000000001010000000000000000000101011000000000000000000
000000000000000000000110100101000001000000001000000000
000000000000000000000010110000001000000000000000000000
000000010000010000000000000011100001000000001000000000
000000010000001001000000000000101001000000000000000000
000000010000000000000010000111000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010001010001000000010111100000000000001000000000
000000010000000001000011010000101001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000010000000101111000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101110000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000101110000000000000010000
000000000000001000000000000001100000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000100000000000000000000001000111100001000000000
000010000000010000000000000000000000111100000000000100
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011010000010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000111100000000000000001000000001000000000
000010000000001111100000000000001000000000000000001000
000001000000001000000000010000000000000000001000000000
000010000000001111000011100000001010000000000000000000
000000000000001000000111100111100000000000001000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000000000000101111000000000000000000
000000010100000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000001000111100001000000000
000000010000001011000011110000000000111100000000100000

.logic_tile 10 5
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000100000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000001001100000010000000000000000001000000000
000000010000001001100010010000001101000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000011000000000000001000000000
000000110000000000000000000000100000000000000000000000

.logic_tile 11 5
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000010100000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000001000000000000000000000000000000000000000
000010010000000011000000000000000000000000000000000000
000000110000000000000000001001111011000001010000000010
000001010110000000000000000001101100010010100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000010100000000000000000000101100001000000001000000000
000000000000000111000000000000101101000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000000000011100000101100000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000001101000000000000000000
000000010100000000000110100111100001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000101100111100001000001000000001000000000
000000010000000001000110100000001100000000000000000000
000000010000000001000000010111100001000000001000000000
000000010000000000000010100000101110000000000000000000
000000010000001111000110110111100001000000001000000000
000000010000000101100010100000101101000000000000000000

.logic_tile 13 5
000000000000001000000000000101100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000000000001011000001100111000000000
000000000000000000000010110000011101110011000000000000
000010000000000000000000010101001000101010101000000000
000000000000000000000011110000100000101010100000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000010110000001100110011000000000000
000000010000001000000011110111001000101010101000000000
000000010000010011000111010000100000101010100000000000
000000010000000001000000000111101000110011001000000000
000000010000000000100000000000101101001100110000000000
000000010000000000000000010000001000110011001000000000
000000010000000000000011000000001101110011000000000000
000001010000000000000010000011001000101010101000000000
000010110000000000000100000000000000101010100000000000

.logic_tile 14 5
000000000000000000000000000000001000111100001000000010
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001010001111000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000001000010000001000000000000001000000000
000000000000000000100100000000101010000000000000001000
000000000000000101000010100111001001001100111000000000
000000000000000000100100000000001000110011000000000000
000000000001010011100010100001101000001100111000000000
000000000000000000000100000000101110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000010110000001000110011000000000001
000000000000000111000000000011001001001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000101000010100000001011110011000000000000
000000000000000111000000000011001000001100111000000000
000000000000000000100000000000001011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 2 6
000000000010010111000010000101100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000111100000010011101000101010101000000000
000000000000000000000011100000100000101010100000000000
000000000000000000000000000101001001110011001000000000
000000000000000001000010010000001011001100110000000000
000000000000000000000111000101101001110011001000000000
000000000000000000000000000000101000001100110000000000
000000000000000000000010000000001000110011001000000000
000000000000000000000000000000001011110011000000000000
000000100100000000000000000001001000101010101000000000
000011000000000000000000000000000000101010100000000000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 3 6
000010100000001000000110110011100000000000001000000000
000000000000010011000010100000001000000000000000001000
000000000010001101100010110101000001000000001000000000
000000000000000101000110100000001001000000000000000000
000000000010001001000000000011000000000000001000000000
000000000100001111000000000000101001000000000000000000
000000000000000000000110100011000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000010000011000001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000000000000101000000000000000000000
000010100010000000000000000101000001000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000010000000101111000000000000000000

.logic_tile 4 6
000001000000000111100000010000000001000000001000000000
000000001000001111100011110000001010000000000000001000
000000000000000111100111110111111011001100111000000000
000000000000000000000111010000001000110011000000000100
000000000000010000000000010001101000001100111000000000
000000000000000000000011100000001000110011000000000000
000000000000000011100111100000001001001100111000000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000100101000000000000000001101001001100111000000000
000000000010000000000000000000001011110011000000000000
000000000000000011100000000001101001001100111000000000
000000000000000000000000000000101000110011000000000010

.logic_tile 5 6
000000000000000111000011100001000001000000001000000000
000000001000101101000100000000001001000000000000010000
111010000000001111100011101011101000010000000000000000
100000000000000001100010110001001010000000000000000001
000000100101001111100000000111101011001000000000000000
000000001010000111000010110111011110100000000000000000
000000000000000101100110100101101011101010000000000000
000000000000001111000000000011101001000101010000000000
000000100000000101000110001011001000100000000000000000
000001000000000000100000000101111000000000010000000000
000000000000000000000000000001111111010000110100000110
000000000000000001000000001111011010110000110000000000
000001000000000111100000010011000000010110100000000000
000000000010100000000010000000000000010110100000000000
000000000001001001000010000000011010000011110000000000
000000000000101001000000000000000000000011110000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000011000000000000001000000000
000010100000001001000000000000001010000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000001000111100000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000001011000000000000101100000000000000000000
000000000110000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001111000010000111000000000000001000000000
000000000000001011000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000010000000100000000000000000000000

.logic_tile 8 6
000000100000000111100000000011000000000000001000000000
000001001010000000100011100000000000000000000000001000
000000000110001001000000000101000001000000001000000000
000000000000001011100000000000001100000000000000000000
000000000000100111100000000001000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000001000100000000000010000000001000000001000000000
000000000000010000000011010000001000000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000100111000000000111100000000000001000000000
000000100000000001000000000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010000011100000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 9 6
000001000011010000000000000000000001000000001000000000
000000001010001111000000000000001010000000000000001000
000001001100100000000000000001000001000000001000000000
000000100001010111000000000000001110000000000000000000
000000000001001000000000000101000000000000001000000000
000000000100101111000011100000000000000000000000000000
000001000000000101000000000111100000000000001000000000
000010100001010000100000000000000000000000000000000000
000001000001000011100000000111100001000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010011000000000000001100000000000000000000
000000000101000000000000000111000001000000001000000000
000000000000100000000011100000101100000000000000000000
000000001100100001000000000011100000000000001000000000
000000000001000011000000000000001011000000000000000000

.logic_tile 10 6
000000000001000000000000000000000001000000001000000000
000010000000010000000000000000001010000000000000010000
000000000000100000000000000101100000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000010100000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000011100000000000000000001000000000
000000000000100000000000000000001111000000000000001000
000000000000000111000000010111000000000000001000000000
000000000000000000000011010000001101000000000000000000
000000100000000000000000000101100000000000001000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000011100011100001000001000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000000000010010000101100000000000000000000
000000000010000011100111000011100001000000001000000000
000000000000000000100110000000001101000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 12 6
000010100001010000000000000000000000000000001000000000
000010001010000000000000000000001100000000000000010000
000000000000100000000000000111000000000000001000000000
000000000001010000000000000000000000000000000000000000
000010000001010000000000000000000000000000001000000000
000000001010000000000000000000001101000000000000000000
000000001110000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000000000000000001000000000
000010000110000101000010100000001101000000000000000000
000001000000000000000000000011000000000000001000000000
000000100000000000000000000000100000000000000000000000
000011100001000101100000000000000000000000001000000000
000000000100100000000000000000001101000000000000000000
000000001110000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 13 6
000010100000000101000000000111001000110011001000000000
000001001100000000000010010000001001001100110000010000
000000000000000000000110000111101000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000010011100000000000001000111100001000000000
000000001110000000100000000000000000111100000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000011000110000000000000000
000000000000000000000000000000011111110000000000000000
000000000000000000000010101101001111010111100010000000
000000000000000000000010000111001010001011100000000000
000000000000000101100110100111100000010110100000000000
000000001010000001000000000000100000010110100011000111
000001000000001111100111001111111100100010000000000000
000000100000000001000110111011011000000100010000000000

.logic_tile 14 6
000000000000000000000010100000011000000011110000000000
000000000001000000000110110000000000000011110000000000
000000001110001101000000001011101011100000000000000000
000000000000001011100000001101111101000000010000000000
000001000000000000000011100101100000010110100000000000
000010000000000000000011110000100000010110100000000000
000000000000000000000011100011001001100010000000000000
000000000000001101000110111101011010000100010000000000
000000001011010000000000000101100000010110100000000000
000010100000001111000000000000000000010110100000000000
000000000000000000000110010000001000000011110000000000
000000000000000000000011000000010000000011110000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000001001111010110011000000000000
000000000000000000000000000001011001000000000000000000

.logic_tile 15 6
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001001000000000000001000
000000000000001101100000010111100000000000001000000000
000000000000000101000010100000101111000000000000000000
000000000000011000000111110111100000000000001000000000
000000000000000101000111110000001011000000000000000000
000000000000000000000111110011100001000000001000000000
000000000000000000000011100000101011000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000101000000000010001100000000000001000000000
000000000000001111000010010000101011000000000000000000
000010001000000000000000000011000001000000001000000000
000000000000000000000011100000101000000000000000000000
000000000000001000000111000011100000000000001000000000
000000000000000111000000000000001010000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000101000000001011001000001100110000000000
000000001000000000100010100011000000110011000000010000
111000000000000101000010100111011110000001110100000000
100000000000001101100110100101001110000000100010000011
110000000000001101000000001101111111110110110100000000
010000000000000001000010110001001110110101111010100000
000000000000000101000010101001111111000001010110000000
000000000000000101000010111101101110000010010010100001
000000000000000001100000001001111111000110000110000000
000000000000000000000010001101101110001010000010000000
000000000000000000000000001111101010010000100110000000
000000000000001001000000000111001000010100000010100001
000000000000001111100000001001111111001001000110000101
000000000000000011000000000101001110000101000000000010
110000000000001111000000000111101001010000000100000001
100000000000000011100000001101011110010110000010000010

.logic_tile 2 7
000000000000001111000110000101001000101010100000000000
000010000100001011000011100000000000101010100000010000
111000000000001000000111001001000000111001110010100000
100000000000000101000000000101001001010110100000000000
110000000000000111000111010000000000000000000000000000
110000001000001111100110100000000000000000000000000000
000000000000000000000000000001001010101000000000000000
000000000000001111000000000000100000101000000000000000
000000100000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000010
000010100000000000000000000001001011111110110000000000
000000000000000000000010010000101010111110110000100000
000000000000000000000110000101000000010110100000000000
000000000000000000000000000000100000010110100000000010
000010100000000000000000001101011100111101010110000000
000001000000000000000000001001111000111111010000000000

.logic_tile 3 7
000010000000010000000000010101000001000000001000000000
000001000000000000000010000000001011000000000000010000
111000000000000000000011110000001000111100001010000000
100000000100000000000111010000000000111100000000000000
010000000000011001000110110101111011001000000000000000
110000000000100101000011010011101100000000000000000000
000000000000001000010111110000000001001111000000100000
000000000001010001000110000000001110001111000000000000
000000000111011111000000011001111111000000010000000000
000000000000100111000011100111111101000000000000000000
000000000000000000000000010101001000111111010100100000
000000000010001111000011100000011011111111010000000000
000000000000000000000000000111011110000000000000000000
000000000000000000000011111011100000101000000000000000
000010100000000101000000000001100000100110010000000000
000010000000001101100011110000101100100110010000000000

.logic_tile 4 7
000000100000000000000000000111001000001100110000000000
000000000110000111000000000111000000110011000000010000
000000000000000000000000000001001100001100110000000000
000000001110000000000000000000001100110011000000000000
000010100001010000000000001000001100101011110010000001
000000001000100000000000000111010000010111110001000010
000000000000000000000000000111101110010110100000100000
000000000000000000000000001011010000111110100000000000
000000000000000111000010000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100001000111000111100000000001010000100010000000
000011001000001111000000001111001110100000010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000010100000001001100111101101111110101110000000000000
000000000100000101000000001111101000101101010000000000
111000000000001000000000000001100000100110010100000010
100000000000000001000000000000001000100110011010000000
010000100000000000000011100011001001101011010000000000
110010100010000000000100000001111100000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000110001000000000010110100110000000
000000000000000000000100000001000000101001011000000000
000010100001011000000000000000000000000000000000000000
000001000000101011000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000001001000000000000000000000001000001111000000000000
110000000000001000000011100000000000000000000000000000
100000000000001001000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000010000
000000000000010000000000000000000001000000001000000000
000001000000100000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000001000000000000000000000000000001000000001000000000
000010000100000000000000000000001111000000000000010000
000001000000100000000000000101101001000000100000000000
000000000001010000000000001101001010000010100000000001
000010000000010000000000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000001110001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100011000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000100001000000000000000000000001000000001000000000
000010000010000000000000000000001000000000000000010000
000001001110000000000000000000000000000000001000000000
000010000000000111000000000000001010000000000000000000
000000100001101000000000000000001000111100001000000000
000001001010101111000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110010000101
000000000000000000000010100000010000000011110001000000
000010000001110000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 10 7
000000000000001000000000000000000001000000001000000000
000000000110001111000000000000001010000000000000001000
000000000000000111100010000001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000001000001000111100000000011100000000000001000000000
000000001010100000000000000000001010000000000000000000
000100000000000101100000010111000000000000001000000000
000100000000000000000011110000001101000000000000000000
000000100011011000000010000011100000000000001000000000
000011000000000111000000000000001100000000000000000000
000000000000000001000000000000000001000000001000000000
000000000001010000000000000000001000000000000000000000
000010100001000001000000000001100000000000001000000000
000010000100100000000000000000101110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000001000000000
000000001000000000000011100000001001000000000000010000
000000000000000000000010100111101001000100000000000000
000000001100000000000100000000101001000100000000000100
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 7
000010000000000011100000010000000000000000001000000000
000000000100000000100010010000001001000000000000010000
111000000001111000000000000001000000000000001000000000
100000000001111011000000000000100000000000000000000000
110010000001010000000000000001001000001000000000100000
010000000000000000000000000000001100001000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000001000000000010111111110001100110110000111
000001001010000111000011010000010000110011000010100011
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000011010000100000101000011
000000000000000000000000000000010000000000000011000101
010000000000001000000000010000000000000000000000000000
010000000000000001000010000000000000000000000000000000

.logic_tile 13 7
000000100001010000000111100000000001000000001000000000
000001000100010000000011110000001001000000000000001000
000000000000000000000010100011100001000000001000000000
000000000000000000000110100000001001000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000011100000101100000000000000000000
000001000000000000000000000011100001000000001000000000
000000100000000000000000000000001100000000000000000000
000000100000000000000010000001000001000000001000000000
000001000000000000000100000000101100000000000000000000
000001001110100001000000000111100000000000001000000000
000000100001000001000000000000100000000000000000000000
000000000101000000000000000101000001000000001000000000
000000000100110000000000000000101100000000000000000000
000000001100000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 14 7
000000000000000000000000000111100000000000001000000000
000000001111010111000000000000100000000000000000001000
000010000000000000000011100111100000000000001000000000
000000000000001111000100000000101111000000000000000000
000010000011010000000000000000001000001100111000000000
000001100000000000000000000000001111110011000000000000
000000000001000011100111100101101000001100111000000000
000000000000000000100000000000000000110011000000000000
000010000100000000000000000001101001001100111000000000
000001000000000000000000000000101101110011000000000000
000000000000100000000000000001001000001100111000000000
000000000001010000000010000000001111110011000000000000
000000000000000000000111000000001001001100111000000000
000000001010000000000110000000001000110011000000000000
000000000000000000000010110101101000001100111000000000
000000000000000000000110010000100000110011000000000000

.logic_tile 15 7
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000000101000111110001100001000000001000000000
000000000000000000100011100000101101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000100000000000000010100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101000000000000001001001100111000000000
000000000000001001000010100000001000110011000000000000
000000000000100000000010100000001001001100111000000000
000000000001010000000000000000001011110011000000000000
000000000000000000000010110000001001001100111000000000
000000000100000000000010010000001100110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000101100000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000000101000000000000000000110011000000000000

.logic_tile 2 8
000000000000000000000110100000000000010110100000000000
000000000000000000000000001101000000101001010000000000
111000000000001000000000001000001011001100110000000000
100000000000000111000000001101011010110011000000000000
110000100000001000000111000000000000000000000000000000
110001000000000001000100000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000001000000100001000000001011011110010100000100000001
000010100001010000000000000001011110100000010000100000
000000000000000000000000000001111010111001010100000000
000000000000000000000000001001011100111111011000100010
000000000000000001100011100101101010001100110000000000
000000000000000000000000000000000000110011000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001101100000000000011000001100111000000000
000000000000000101000011110000001111110011000000000000
000010000000000000000111100111101001001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000111100000000001101001001100111000000000
000000000000000000100011110000101000110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001111000000010101001001001100111000000000
000000000000001001100010010000101011110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000011100000001001110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000011000000000000001011110011000000000000

.logic_tile 4 8
000000000000000101100110110001100000000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000001101100000000001100000000000001000000000
000000000000000101100011100000101000000000000000000000
000000000001000000000000000011000000000000001000000000
000000000000100000000000000000101001000000000000000000
000000000000000101100110110011000000000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000111100011100001000000001000000000
000000000000000000000010000000101000000000000000000000
000010100000000000000011100101100001000000001000000000
000000000000001001000100000000001111000000000000000000
000000000000000000000110000101100001000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000001001000010010000101110000000000000000000

.logic_tile 5 8
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000110000000000000
000000000000000000000011010101001000001001000010000001
000000000000000000000000001001101101011100000000000000
000000000010000000000000000101011101111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 8
000000000000000111000011100011100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000001010001000000010000000001000000001000000000
000000000000000000100011110000001110000000000000000000
000001000000000111000000000111000000000000001000000000
000010100000000000000000000000101001000000000000000000
000000000000000000000010000001000000000000001000000000
000001000000000000000100000000000000000000000000000000
000010000000000001000010000111100000000000001000000000
000001000000000000100100000000100000000000000000000000

.logic_tile 8 8
000000000100000111000000000001100000000000001000000000
000000000000000000100000000000000000000000000000001000
000001000000000001100000010000000000000000001000000000
000010100000000000100011100000001100000000000000000000
000011000000000000000011100001000001000000001000000000
000000001010000000000100000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100011100011100001000000001000000000
000000000000000000100000000000001001000000000000000000
000000001110000111000011100001100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000100000000000000000111000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 9 8
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001010000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000011100000001000000000000000000000
000000100000000101000000010111000001000000001000000000
000000000001000000000011100000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001111000000000000000000
000010001000001000000011100101000000000000001000000000
000010000000000011000111100000101111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000111000011100000101111000000000000000000

.logic_tile 10 8
000000000000000000000000000111000000000000001000000000
000000000000000000000010010000100000000000000000010000
111000000000001000000000000000000001000000001000000000
100000000000000011000000000000001010000000000000000000
010000000000011111000000000101001000000000000000000100
010000000110000011100000000101001101001000000000000000
000001000000001000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000101
000000000100000000000011100000001110000000000011000010
010000000000100001100000000000000000000000000000000000
010000000000010000100000000000000000000000000000000000

.logic_tile 11 8
000010100000000000000000000000000001000000001000000000
000010000000001111000000000000001100000000000000001000
000010100000000000000000000000000001000000001000000000
000001000000001111000000000000001100000000000000000000
000000000101010000000000000000000000000000001000000000
000000000100000000000000000000001111000000000000000000
000001000000000000000000000001100000000000001000000000
000010100000001111000000000000001111000000000000000000
000000000000000000000000000101100001000000001000000000
000000000100000000000000000000001110000000000000000000
000010000000000111000000000001100000000000001000000000
000001000000000111100000000000001110000000000000000000
000010000001000000000011100000000000000000001000000000
000000000000000111000011100000001000000000000000000000
000000000000000001000000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000010100000000000000000000111100001000000001000000000
000000000110000000000000000000001111000000000000010000
000000000000000000000000000101100000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000100000000111000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011100011100000010110100010100101
000000001000001001000100000000000000010110100000100011

.logic_tile 14 8
000010000000000000000000000111101000001100111000000000
000000000110000000000000000000001011110011000000010000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001010110011000000000000
000000000101001000000010000000001000111100001000000000
000000000000100001000000000000001011111100000000000000
000000000000000000000010100000001000000100000000100000
000000000000001111000000000101001100001000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000001111000000000000
000000000001010000000000000000001100001111000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000111000000000000010000000011110000000000

.logic_tile 15 8
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000001000000000000000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000100000000000000000000000000111100000000100000
000000001100000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000011001000001100110000100000
000000000000000000000000000000100000110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000010100011100000000000001000000000
000000000000001011000100000000100000000000000000000000
000000000000100000000000000001100000000000001000000000
000000000001010000000010110000100000000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000001101100010110000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000100000000101100000000000000000000

.logic_tile 3 9
000000000000000000000000001101001000001100110000000000
000000000000000000000000001111000000110011000000010000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000110100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000000001000000100100000000
010000000000000000000000000000001101000000001000100000

.logic_tile 4 9
000000000000000000000010110101000000000000001000000000
000000000000000000000111100000001010000000000000010000
111000000000000000000111100000001000111100001000100000
100000000000000000000000000000000000111100000000000000
010000000000001001000111111000011100101000000000000000
010000000000000101000010001101000000010100000000000100
000000000000000001000010001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000101011110111101110000000000
000000000000000000000000001101111001111111110010000000
000000000001100000000000000101001100101011110001000000
000000000000000000000000001101110000101001010000000000
010000000000000000000110001000001100001000000000000000
110000000000000000000000000011001101000100000000000000

.logic_tile 5 9
000000100000000000000011100000000000000000001000000000
000000000010010111000100000000001000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000011000001000000000000000111000000000000001000000000
000000000000100000000011110000101101000000000000000000
000000000000000111000000000011100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001000111100000000011100000000000001000000000
000000000000100000000011110000001110000000000000000000
000000000000001011100000000101100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000001111100000010001000000000000001000000000
000000001010000011000011000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101110000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000010000000000000101100001000000001000000000
000000000000000000000000000000101110000000000000010000
000000000000000000000000000000000001000000001000000000
000000000001010000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000010
000000000100000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000

.logic_tile 8 9
000010000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000010000001000111100001000000000
000000000110000111000011100000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010101111111101000000000000000000
000010000000000101000000001111001101000000100001000000
000000100100000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 9 9
000000000000000000000000010001100000000000001000000000
000000000000000000000010100000100000000000000000010000
000000000000000111100111100000000001000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000100000000010100101101000000100000010000000
000010000001010000000110110000001001000100000000000001
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101011111000000000000000000
000000000100000000000000001101101010010000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 10 9
000001000000000000000000000101100000000000001000000000
000000000000010000000000000000100000000000000000001000
000000000000000111100000010001100001000000001000000000
000000000000000000100011010000101010000000000000000000
000000000011010000000111100001100000000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000000000101000000000000001000000000
000000000000001111000010100000101101000000000000000000
000000001110100000000010100111100000000000001000000000
000000000000000000000110110000001110000000000000000000
000000001010000101000010100111100001000000001000000000
000000001110000000100110110000101100000000000000000000
000000000100000001000010100111000001000000001000000000
000000000000000000000010100000101101000000000000000000
000000000000000000000110100111000001000000001000000000
000000000000001101000000000000101101000000000000000000

.logic_tile 11 9
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000010100010
000000000000000000000000000000001111001111000011100111
000000000011010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000010000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001111110011000000000000
000000000000000101000000000000011110110011000000000000

.logic_tile 12 9
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000001000000000111110011000000000000001000000000
000000000000000000000111100000100000000000000000000000
000000100000000000000000000111000000000000001000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000010011000001000000001000000000
000000000100000000000011100000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001001000010010000101001000000000000000000
000010100000000000000000000000001001111100110000000000
000000000000000000000000000000001001111100110000100001
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000

.logic_tile 13 9
000000000001010011100000000001100001000000001000000000
000000000000000000000000000000001110000000000000001000
000001000000000111000011100101100000000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000000000000011100111000001000000001000000000
000000100000000000000100000000101011000000000000000000
000010000000000011100111000111000001000000001000000000
000000000000100000100100000000101001000000000000000000
000000000000000111100010100011100001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000001000111100000010111100000000000001000000000
000000000000110000100011000000101100000000000000000000
000000000000001000000010100111000000000000001000000000
000000000000000011000110110000001101000000000000000000
000010100000000111100111100101000000000000001000000000
000000000000000000000100000000101101000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000111100111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000001000000000000000011110101100000000000001000000000
000010100000000000000011010000101111000000000000000000
000000000000000000000011100111000000000000001000000000
000000001100000000000111100000101110000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101111000000000000000000
000010000000000001000010000001100000000000001000000000
000000000000000000000011100000101101000000000000000000
000000000001000001000000000000000000000000001000000000
000000000000000000000010000000001101000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000010110000101011000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000111000011100000101111110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000011110000101101110011000000000000
000000000000001000000000000111101001001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000000000000010111101001001100111000000000
000000000000000000000010100000001100110011000000000000
000100000000001101100110110001101001001100111000000000
000100000000000111000010100000101110110011000000000000

.logic_tile 2 10
000000000000000111100110100000000000000000001000000000
000000000100000000100010110000001111000000000000010000
111000001100000101100000000000001000111100001000000000
100000000000001101000010110000000000111100000000000000
110000000100000000000010111001001000110100010100100000
010000000000000000000110100011011011110000110000000011
000100000000001101000000011011111010000111110100000000
000100000000000101100010100001001000000001110000000100
000000000000000000000110001001011011110100010100000000
000000000000000000000010000011011001110000110000100010
000000001110001000000000000000000000001111000000000000
000000000000001011000000000000001101001111000000100010
000000000000000000000010101101111111110000010110000000
000000000000000000000100000011001000110001110000100000
000000000000000000000000000011101000111000000110000000
000000000000000001000000001101011000111110000000000010

.logic_tile 3 10
000000000000000101100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100000000111000000010110100110100000
010000000000000000100000000000100000010110100001000010
000010100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000001011010000100100000000000
000000000000000000000000000101001111000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 4 10
000010100000000000000010110000001100000100000100000000
000001000000000000000010000000010000000000001000100000
111000000000000000000111110000000000000000000000000000
100000000000000111000010000000000000000000000000000000
010000000000000111000000001000001011000001110000000000
010000000110000000100010101011011001000010110000000000
000000000000000000000110000101111001100000000000000000
000000000000000000000000000000101111100000000000000001
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000001011101000110100000000000
000000001110000000000000000000101111000110100000000000
110000000000000111000110110101001111000000000000000000
110000000000000000000111010011011001000000100000000000

.logic_tile 5 10
000000000000000000000000000011100000000000001000000000
000000001000000000000000000000000000000000000000010000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001110000000000000000000
000000000001000000000000000000001000111100001000000001
000001000000000000000000000000000000111100000000000000
000010100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000001001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000100000000111000000000001000000001000000000
000000000000010000000100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000001000000010100000000001000000001000000000
000000000000000011000000000000001100000000000000000000
000010100001010101000000000000000000000000001000000000
000001000000100101000010100000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100000000001000000001000000000
000000100000001111000011110000001100000000000000000000

.logic_tile 8 10
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000001010001000000000000101000000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000001010111100000000111000001000000001000000000
000000000000000000100000000000001000000000000000000000
000010100000000000000000010011000000000000001000000000
000001000000000000000011010000001000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000010100000001001000010000000000001000000001000000000
000000001000001011000000000000001111000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 9 10
000010000001000000000000010111100000000000001000000000
000000001000000000000010000000000000000000000000001000
111000001010000000000000000000011111001100001000000011
100010000000000000000000000000011111001100000000000001
110000000000000000000000000000001000001100111110100011
010000000000000000000000000000001001110011000010000111
000010101111011000000110010000001000001100111110100011
000001100000100001000010000000001101110011000011000110
000000000000000000000110000101101000001100111110000000
000000000000000000000010000000000000110011000011100111
000001000000100001100000000000001001001100111110000000
000010100101010000000000000000001100110011000011100111
000000000000000000000000000101101000001100111100000101
000001000000100000000000000000100000110011000011100001
110010100110000011100111000101101000001100111110000011
110011100000000001000010010000100000110011000011100111

.logic_tile 10 10
000000000000000000000000000111100000000000001000000000
000000000000100000000000000000001100000000000000010000
000010100000010000000000000111100000000000001000000000
000001000000100000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001101000000000000000000
000100001000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000000000011100000000000001000000000
000001000000001101100000000000100000000000000000000000
000010100000000000000110110000000001000000001000000000
000001100000000000000010100000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001011010000000000000000100000000000000000000000
000000000000001101100000000000000001000000001000000000
000000001110000101000000000000001101000000000000000000

.logic_tile 11 10
000010100000000000000000000000000000000000001000000000
000001000001010000000000000000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001110000000000000000000
000001000000100000000000000011101000110011001000000000
000010000011000000000000000000001110001100110000000000
000010100011000000000000000000001001110011001000000000
000001000000000000000000000000001111110011000000000000
000000000000000101000000000111001001110011001000000000
000000000000000101000000000000101111001100110000000000
000000000000001101100000000011001000110011001000000000
000000000010000011000000000000001111001100110000000000
000000101010000011100110110011001001110011001000000000
000001000000000000100011010000001100001100110000000000
000000000000011000000110110000001000111100001000000000
000000100001100101000010100000000000111100000000000000

.logic_tile 12 10
000001000000100000000000000000000000000000001000000000
000010001100010000000000000000001100000000000000001000
111000000001000000000000000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
110010100110000000000110000000001000001100111110100010
110011000000000000000000000000001101110011000001100110
000000000000110001100000010101001000001100111111100000
000000000000000001000010000000100000110011000001100110
000000000000000000000000010111101000001100111110000100
000000001110000001000010000000000000110011000001100110
000000100000001000000110000101101000001100111110100101
000000000000000011000000000000000000110011000001100000
000010100000010000000011100101101000001100111110100101
000001000001110000000000000000100000110011000001100000
110000001100001000000000000000001001001100111110100101
010000000000100001000000000000001101110011000001100110

.logic_tile 13 10
000010100001010000000000000111100000000000001000000000
000001000000100000000000000000000000000000000000010000
000010100000000000000000000111100000000000001000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000110000000000000000000000001000000001000000000
000000100001000000000000000000001101000000000000000000
000000000000010000000000010011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000001000010000000000000000000001000000001000000000
000000001100000000000000000000001101000000000000000000
000000000000001101100000000011100000000000001000000000
000000001010000101000000000000100000000000000000000000

.logic_tile 14 10
000010000000000000000011100000000000000000001000000000
000001000000000000000000000000001111000000000000001000
000000000000000000000010000111100001000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000000000000000011101001110011001000000000
000000000000000000000000000000001011001100110000000000
000000000001000000000010000101101000110011001000000000
000000000000000000000100000000101001001100110000000000
000000000000000000000011100001101001110011001000000000
000000000000000000000100000000101100001100110000000000
000000000001000101000000000000001000110011001000000000
000001000010001101100000000000001101110011000000000000
000000000000000000000010100000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000100000000000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010100
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000001111000000000000001001001100110000000000
000000000000000001000000001101001100110011000000010000
111000000000001000000010110000000000000000000000000000
100000000000001001000010010000000000000000000000000000
110000000000000111000110000011111000010010100100000000
110000000000000000000000000101111100010111100000000000
000000000000000000000110000001001100101001010100000000
000000000000000000000100000111001000010101100000000010
000000000000101000000000000000000001001111000000000000
000000000000000011000000000000001000001111000000000000
000000000000000000000110100000011000000011110000000000
000000000000001001000000000000010000000011110000000000
000000000001000000000111110000001110000011110000000000
000000000000000101000010000000010000000011110010000010
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 2 11
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000001000
000000000000000101000010100000000001000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000001010000000000010000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000010100000000000000000000000001001001100111000000000
000001000000000000000000000000001011110011000000000000

.logic_tile 3 11
000000000000100011000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000111100000000000000000000000000000
100000000000000101000100000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000111000110001000000000001100110000000000
000000000000000000100100001011001011110011000000000000
000000000000000001000110001001101101001000000000000100
000000000000000000000000000111101010000000000010100000
000010000000000011100110001101111000100000000000000000
000001001100000000000000000011101000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000100001100000000111001010110000010110000000
000001000000010000000000000111101101110001110000100010

.logic_tile 4 11
000000000000000000000010000000000000000000001000000000
000000000000000001000010010000001001000000000000001000
000010000000010000000000000000000001000000001000000000
000001000100100111000000000000001110000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000001000011110000000000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000001110000000000000000000100000000000000000000000
000010000000000000000000000001100000000000001000000000
000001000000000000000000000000001001000000000000000000
000000100000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000001100001111000000000000000000000000000000000000

.logic_tile 5 11
000000100001000111100011100000000000000000001000000000
000000000010000000000100000000001110000000000000001000
000000000001010111000000000000000000000000001000000000
000000001110100000100000000000001000000000000000000000
000000100000000000000111100000000000000000001000000000
000001000010100000000000000000001011000000000000000000
000110100001010000000011100000000001000000001000000000
000101000000100000000100000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000010000000000000111000001000000001000000000
000000000000000000000010000000101111000000000000000000
000000100001001011100111000000000001000000001000000000
000000000000000011100000000000001011000000000000000000
000110100001010000000000000000000000000000001000000000
000001000000100000000010000000001110000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011001001010000000000000000000000000000
000011000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000010001001000000000000000000000000000000
000001001100100000000000000000000000000000

.logic_tile 7 11
000000000000000000000010000101000000000000001000000000
000000000000000000000100000000101101000000000000010000
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000011100000000000111100000000000010
000010000001000000000000000000000000000000000000000000
000001001111100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001001010010000000000000000000000000000000000000000
000010001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000110100000100000000000000000000000000000000000000000

.logic_tile 8 11
000010000000000000000110010101000000000000001000000000
000000001000000000000110010000100000000000000000010000
000000000000000001100000000000001000111100001010000000
000010101111010000100000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000001000010000000000011100000000000000000000000000000
000000001110011000000110000000000001001111000010100011
000000000000101001000100000000001000001111000001000011
000000000000000000000000000101100000010110100010000100
000000000000000000000000000000000000010110100001100111
000010100001000000000000000000011010000011110010000100
000000101100100000000000000000010000000011110001100111
000000000000000000000000000000000000001111000010000100
000000000000000000000000000000001001001111000001100101
000000001011000000000000000000000000001111000010000100
000000000000100000000000000000001001001111000011100100

.logic_tile 9 11
000000000000000001100000000000001000001100111110100011
000000000000001001000010000000001100110011000011010111
111000000000000000000000000000001000001100110110100011
100000000000000000000000000001000000110011000010000110
010000000000010000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000000100001110000000000000000000000000000000000000000
000001100100110000000000000000000000000000000000000000
000000000000000000000000000001001100000010000000000000
000000000010000000000000000001001100000000000000100100
110000000000000011100000000000000000000000000000000000
110001000010100000000000000000000000000000000000000000

.logic_tile 10 11
000010100000000000000000000001100000000000001000000000
000001000001000000000000000000100000000000000000010000
000000101010000000000110000000000001000000001000000000
000001000000100000000100000000001001000000000000000000
000000001111000000000000000001100000000000001000000000
000000001100000000000000000000100000000000000000000000
000010000001001111000000000000000001000000001000000000
000011101110001011000000000000001001000000000000000000
000001000000000000000000000000001000111100001000000001
000000100000000000000000000000000000111100000000000000
000010101010110000000000001011111010101000000000000101
000001001100110001000000000101000000010110100000000101
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001001000000000000001000000000000110000000100100
000000100101110000000011111111001110001001000000100011

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010010000000110011011011000000000000000000000
000001000100100000000110011001011100000100000000000100
000010000001000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001001101000000000000000000000000000000000000000000
000000000000001101100110100011000000010000100000000000
000001000010000101000000000000101011010000100000100000
000010100000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000101001000001100111110100001
000000000000000000000000000000000000110011000001110110
111000101001000000000010100000001000001100110111000000
100001001100110000000000000011000000110011000001100011
110000000000001000000000000000000000000000000000000000
110000000011000001000000000000000000000000000000000000
000110100010000111000000000011100001011001100000000000
000001101010100000000000000000001101011001100000100000
000000001110000001100000000001100000010110100010000001
000000000000000000000000000000100000010110100011100111
000000000000011000000111000000000000000000000000000000
000010000000111101000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000010000000000000000000000000000000000000000
110001000111100000000000000000000000000000000000000000

.logic_tile 13 11
000010000000101000000000000101100000000000001000000000
000001100001000101000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000001000000100000000000000000001011000000000000000000
000000000000000000000000000101001000001000000010000000
000000000000001001000000000000001100001000000000000000
000010000000000000000000010011100000010110100010100101
000000000000000000000010010000000000010110100011100111
000000000000001000000110000000000000010110100010100101
000000000000000011000100000001000000101001010011100011
000000000000011000000000001000000000010110100010000101
000010100001101001000000001111000000101001010011100110
000000000000000000000000000011000000010110100010000100
000000000000000000000000000000100000010110100011000110
000000000000110001100000010111100000010110100010000111
000000001100000000100010010000000000010110100011000011

.logic_tile 14 11
000001000001000000000000000101100000000000001000000000
000000100000100000000000000000100000000000000000001000
000000000000000011100111100000000001000000001000000000
000001000110100000000000000000001000000000000000000000
000000001110000000000000000111100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000001000000001000000000
000000001000000000000010000000001111000000000000000000
000010100000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001000000000011100001000000001000000000
000000000000000111000011100000001111000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000001001000110010000001001000000000000000000

.logic_tile 15 11
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000000011100000000000000000000000001000000000
000000000000100000100000000000001000000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000111100000000101000001000000001000000000
000000001000000000000000000000001110000000000000000000
000000000000000000000111010111100000000000001000000000
000000000000000000000111100000100000000000000000000000
000000000000000111100000010011100000000000001000000000
000000000000000000100011100000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000100111000011110000001100000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001100000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010101000010100101100001000000001000000000
000000000000100101000000000000001111000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000010000000001010000000000000000000
000000000100000111000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000000000011110000100000000000000000000000

.logic_tile 2 12
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001111110011000000010000
000000000000000000000110001000000000010110100000000000
000000000000000000000100000011000000101001010000000000
000000000100101000000111101111101100000010000000000000
000000000000000111000100000111101101000000000000000100
000000000000000000000010010101100000010000100010000010
000000000000000000000111101111101010000000000000000100
000000000000000101100010000000011000000011110000000000
000000000000000000000110010000010000000011110000000000
000000000000000001000000001111001011011111110000000000
000000000000000000000000001101011111000111110000000000
000000000000000101000110000011001111011101010000000000
000000000000000000100110001101111110000110100000000000
000000000000000101000000010111000000010110100000000000
000000000000000000100010100000100000010110100000000000

.logic_tile 3 12
000000000000001111100000000101111001110100010000000001
000000000000001111100011101001001001110000100000000100
111000000110000001100110010001111111110110100100000000
100000000000001001000010101011001111101001000000000000
000000000000000111100011111011101110101000000000000000
000000000000000000100010001101111110110110110000000000
000000000000001101100010010011001010010110110000000000
000000000000000001000010000011101110101010010000000000
000000000000000001100110010101011100101001110000000000
000000000000000000000011100001111011101000100000000000
000000000000001000000111011101111100111101010000000000
000010100000000011000011001011010000101000000000000000
000000000000000001100000011111111001100011110100000000
000000001000000111000011010111111100000011100000000000
000000000000000011100111000111101101001011100000000000
000000000000000000100110010001111011000111000000000000

.logic_tile 4 12
000000000000000000010111000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000010000000000010000001000111100001000000001
000000000000100000000010000000000000111100000000000000
000000000001010111000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001001010000000000000000000
000001000000000001000000000101110000101000000000000000
000000000000010000000000000001101111100000000000000000
000000001100100000000000000000101010100000000000100000

.logic_tile 5 12
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000010000
000010100000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000100000000000000110000111100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000001010001000000011100101000001000000001000000000
000000000000001001000100000000001011000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000001100110010001100001000000001000000000
000000000000000000100110010000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000001010000000000000000000101010000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000010000000000000000000000000001010000000000000000000
000010000110000000000000000101000001000000001000000000
000000000000000000000010100000001100000000000000000000

.logic_tile 8 12
000000000000000000000010110000000001000000001000000000
000000000000000000000111110000001011000000000000001000
000000000110100000000010100001000001000000001000000000
000000000000010000000010100000101011000000000000000000
000000000000000000000010110000000001000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000000101000010000000000001000000001000000000
000000001011000101000110110000001001000000000000000000
000010100001000000000000000101100000000000001000000000
000000000010000000000000000000001001000000000000000000
000000100000000000000000000101000000000000001000000000
000001000000000000000000000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000000001010000000000000000000101001000000000000000000
000001000110000000000000000101100000000000001000000000
000010000001000000000000000000000000000000000000000000

.logic_tile 9 12
000100000000100000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000001000
000010000000000000000000000000000001000000001000000000
000001001010000000000000000000001111000000000000000000
000000000000010000000000000011100000000000001000000000
000000000100000000000000000000100000000000000000000000
000011100000000000000000000011100000000000001000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000110000011000000000000001000000000
000010100000000000000100000000100000000000000000000000
000000000001011001100110000111000000000000001000000000
000010100000001001100110110000100000000000000000000000
000000100000000000000010100011100001000000001000000000
000001000000000000000100000000001111000000000000000000
000000100001010101000011110111100001000000001000000000
000001000110011111100110010000001110000000000000000000

.logic_tile 10 12
000000000000000111100000000101000000000000001000000000
000000000110000000100011110000100000000000000000001000
000000000001000000000000000000000001000000001000000000
000000000110100000000000000000001011000000000000000000
000000000000100000000010000000000000000000001000000000
000000000001001111000011100000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000100100000001000010000000001010000000000000000000
000001001101010000000000000001000000000000001000000000
000000100000000000000011100000001110000000000000000000
000000000001010000000000000001000001000000001000000000
000010100000010000000000000000101010000000000000000000
000000000000100111100011100101100000000000001000000000
000000001001010000100000000000001101000000000000000000
000000100000000000000000000111000001000000001000000000
000001001011010000000000000000101010000000000000000000

.logic_tile 11 12
000000000000001000000000010001100000000000001000000000
000000001000001111000011110000000000000000000000001000
000000000000000111000111000001100001000000001000000000
000000001110001111000100000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000001000000000000010010000101110000000000000000000
000000101001000001000000000101100000000000001000000000
000001000001100000100000000000001101000000000000000000
000000000000000000000010000011100001000000001000000000
000000001000000000000100000000001100000000000000000000
000000000110000011100111000011100001000000001000000000
000000000000000001000010000000101101000000000000000000
000000100000000001000000000111000000000000001000000000
000000001000000001000010000000001000000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000000000000000000000101111000000000000000000

.logic_tile 12 12
000000001110000000000000001000000001010000100010000000
000000000000000111000011100101001011100000010000000100
000000000001000000000000000101000000010110100010000011
000000000001100000000000000000000000010110100011000100
000000000000001101000000000101000000000000000000000000
000000000100000001000000001001001000100000010010000000
000010100000000001000010000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000001010000000000000000000000001111000000000000
000000000000000000000011100000001101001111000000000000
000011000101010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000101100010100111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000010100000000000000010100001100000000000001000000000
000010000110100000000010100000101111000000000000000000
000000001100000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000010000101000000000000000001000000001000000000
000000001010000101000000000000001001000000000000000000
000001000000000000000000010000000001000000001000000000
000000100000000000000011100000001010000000000000000000
000000000000000000000000000011000001000000001000000000
000001000110001111000000000000101110000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000011100000001100000000000000000000
000000000010001000000000000000000000000000001000000000
000000000100001001000010000000001000000000000000000000

.logic_tile 14 12
000000000000000111100000000001000000000000001000000000
000000000000000000100000000000001101000000000000010000
111001100000100111000000000111000000000000001000000000
100000001010000000000000000000000000000000000000000000
010000000001010111000111100111101000111011110100000000
110000001110000000000100000101001111110011110000000001
000001100001000000000011101101100000111111110000000000
000011100000100000000000000001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000111000110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000101111000000000000000000000000000000000000

.logic_tile 15 12
000010100000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000100010000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000001
000000000100000000000000000000000000111100000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000110000000001000111100001000100001
000000000000000001000100000000000000111100000000010110
111000000000000011100011101101111101110110100100000000
100000000000000000100111100101011001101001000000000000
000000000000000001100000001101101101000010000000000000
000000000000000000000000001001101111000000000000000100
000000000000001011100000000111101111010110000000000000
000000000000000001100010110111001101010111000000000000
000000000100000001100110000111011100010010100000000000
000000000000000000000000000101011110100011010000000000
000000000000000000000011100001011101110110100100000000
000000000000000000000010101011011000101001000000000000
000000000000001001000000000011101111001111100000000000
000000000000000011100000000111101111101110000000000000
000000000000000001100110010101111101101110000110000000
000000000000000000000010001001011111001111000000000000

.logic_tile 2 13
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000000001010000000111100111100000000000001000000000
000000001110100000000110010000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000111100010000000000000000000001000000000
000000001110000000000100000000001110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000000111000011100000000001000000001000000000
000000000000001001100100000000001001000000000000000000

.logic_tile 3 13
000000000000000111000000000001000000000000001000000000
000000000000000000100011110000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000001000111100101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000010000000000001000000000011100001000000001000000000
000001001010000000000000000000101100000000000000000000
000000000000000001000111000001000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011000000100000000000000000000000

.logic_tile 4 13
000001000000000000000111100101100000000000001000000000
000000100000000000000011110000000000000000000000001000
000000000000010111000111100001100000000000001000000000
000000000000101111100100000000000000000000000000000000
000001000000000000000000000001000000000000001000000000
000000000000100001000000000000100000000000000000000000
000000000000101000000111100000000001000000001000000000
000000000100010111000000000000001000000000000000000000
000010000001000001000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000110110000000000000101100000000000001000000000
000000001100110000000000000000100000000000000000000000
000000100001010000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001010000000000000000000

.logic_tile 5 13
000000100000001111100011100001100000000000001000000000
000000000000001111000100000000000000000000000000001000
000001000000000011100111100011000000000000001000000000
000010000000000000100000000000101000000000000000000000
000000000000000111100000000111000000000000001000000000
000001000010100000100000000000101010000000000000000000
000000000000010000000000000111100000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000011100000010111000000000000001000000000
000000001000000000100011100000101000000000000000000000
000011000000000000000000000011000000000000001000000000
000010001100000000000000000000101100000000000000000000
000000000000000000000000010001000000000000001000000000
000001000000000000000011100000101101000000000000000000
000010100111010011100000000000000001000000001000000000
000001000000100000000000000000001001000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000001001101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000010000
000000001000110000000000000000001000111100001010000000
000000000000110000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011011000000000000000000000000000000000000000
000000001110100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001110000000000000010000
000010000001110001100000000011100000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000101000000000000000000000000001111000010000011
000000000100010000000000000000001100001111000011000111
000000000000000001000000000000000000010110100010000101
000000000000000001000010001011000000101001010011100101
000010101000001101100000000011000000010110100010000111
000000001101010001000000000000000000010110100001100101
000000000000000000000000000000011100000011110010000101
000000000000000000000000000000000000000011110011100110
000000001010000011100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000

.logic_tile 9 13
000000000000001000000111010000000001000000001000000000
000000000000001011000011010000001000000000000000010000
111000000000001000000000010000001000010100000000000000
100000000100000101000010001101000000101000000000000000
110000001111100011100000010000000000000000000000000000
110000000001111001000010100000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000100000001000010000000000000000000000000000000
000000000000000001000000001011101100010000110010000001
000000000000000000100000001001101110110000110000000000
000000100000000000000110000111100000001100110110000100
000001000000000000000000000101000000110011000010000111
000000000000000001100011100101111010000000000000000000
000000000000000000000100000001011001000010000000100000
010010000001000001100000000111101010000000100000000000
110000000101110000000000001001001010000000000001000000

.logic_tile 10 13
000001000000000111000011100001000000000000001000000000
000010100001000000100000000000000000000000000000010000
000010100000001000000111000000000001000000001000000000
000000001010100001000100000000001011000000000000000000
000000001100000111000000001111101000010100000000000011
000000000000000000000000000001001101000100000000000000
000000000001001111100000010000000000000000000000000000
000000000010001111100011110000000000000000000000000000
000001000000100000000000000011111011000001000000000000
000010100001000000000010000101101010000000000000000000
000011000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100001010000000000001000000000100000010000000000
000001000110001111000000001001001001010000100010100000

.logic_tile 11 13
000010000000110000000000000011000001000000001000000000
000001000000110000000000000000001000000000000000010000
000000000001011000000000000011100000000000001000000000
000000001010001111000000000000001101000000000000000000
000000000001110001100000000000000000000000001000000000
000000000000010000100000000000001100000000000000000000
000001000000100000000000000101000000000000001000000000
000000001111010000000000000000000000000000000000000000
000000001110100001000010000000000000000000001000000000
000000000001000001000000000000001010000000000000000000
000000001010000000000000000101000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000100000010000000000000000000000000000001000000000
000001000000100000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000001000000001000000000000000000001000000001000000000
000000100000001111000000000000001010000000000000001000
000011100001000000000111000001000001000000001000000000
000000000100110101000100000000001010000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000000000000101100000000000000000000
000010001010011111100000000111100001000000001000000000
000000000110001111100011100000101011000000000000000000
000000001110001000000000010111100001000000001000000000
000000000000001101000011100000101100000000000000000000
000010100101010000000010100001100000000000001000000000
000000000100001111000100000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000000000000001011000000000000000000
000010000001001000000110100011000001000000001000000000
000000000110001011000010110000101101000000000000000000

.logic_tile 13 13
000000001100000000000000000011001000111100001000100000
000000000000000000000000000000100000111100000000010001
000000000001010111000000001101101000000100000000000000
000000000000000000000000001011001010001100000001000000
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000100001010011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000100000000111000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000001000000000000000000001100000001100110000000100
000000000000000000000000000101000000110011000000000000
000011100000010000000000000000000001001111000000000000
000000000110010000000000000000001011001111000000000000

.logic_tile 14 13
000000000110001111000010100001100000000000001000000000
000010100000001011100000000000101000000000000000001000
000000000100000111000111100001100000000000001000000000
000000000010100000100111110000101001000000000000000000
000001001110000000000111100101100000000000001000000000
000000100111011111000000000000101101000000000000000000
000010000000000111000000000111000000000000001000000000
000000001010000000000011100000101010000000000000000000
000000001100100000000000010111100001000000001000000000
000000100001000000000010100000001010000000000000000000
000000000000000101100000010101000001000000001000000000
000001000110000000000010100000101100000000000000000000
000000000000100000000110100001000001000000001000000000
000000000000010000000000000000001101000000000000000000
000000100000001000000110100111100001000000001000000000
000000001000000101000000000000101000000000000000000000

.logic_tile 15 13
000000000000000000000111010001100000000000001000000000
000000000000001001000111110000000000000000000000001000
000000000000000111100000000101000000000000001000000000
000000000000100000100000000000000000000000000000000000
000000000000000111100000000001001000101010101000000000
000000000000000000100000000000100000101010100000000000
000000000000000000000000010011101000110011001000000000
000000000000000000000011100000001100001100110000000000
000000000000000111000000000011001000110011001000000000
000000000000000000000000000000001000001100110000000000
000000000000001000000000000001001000110011001000000000
000000001000000011000000000000101100001100110000000000
000010000000000111000000000101101000101010101000000000
000000000000000000100000000000100000101010100000000000
000001000000110000000000000111001000110011001000000000
000000100001010000000000000000001100001100110000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000100000001001100111101111001011110001010100000000
000000000000001111000011101101011111110011110000000000
111000000000000011100011111001001111001001000000000000
100000000000000000100110000001111100011111000000000000
000000000000000000000000010000000000100000010000000000
000000000000000000000010001011001000010000100000000000
000000000000000000000011101011011110101001000100000000
000000001100000000000000001011111111110110100000000000
000000010000000111000110000001011000101000000000000000
000000010000000000100010010000110000101000000000000000
000000010000000001100110000111101100100110100100000001
000000011110000000000000000001111100101001010000000000
000000010001001000000010001111111111111000100100000001
000000010000000001000010001101011001101000000000000000
000000010000001000000111011111001000110010100000000000
000000011110000001000010100001111101110000100000000000

.logic_tile 2 14
000000000000000111100000010011100000000000001000000000
000000001000000000100010000000100000000000000000010000
111010100000011000000000010000001000111100001000100000
100001000000100001000011100000000000111100000000000000
000000000100001000000110111111101100111100000000000000
000000000000000101000011111111110000101000000000000000
000000000001001001100000000101001110000101010000000000
000000000000100111000011100001101010011110100000000001
000000010000000000000111001011111011001011100000000000
000000010000000001000111110011011010101111000000000000
000000010000001011100111010001111101110110100100000001
000000010000000011100110001101011110010110000000000010
000000010000000001000000011000000000000110000000000000
000000010000000000100011011001001100001001000000000010
000000010000001000000110011001001100110110100100000100
000000010000000101000011000101111111010110000000000001

.logic_tile 3 14
000100000000000111100011110111000000000000001000000000
000100000000000000100111110000000000000000000000010000
111000001100001000000011110000001000111100001000000000
100000000000001111000110100000000000111100000000000100
000001000000000000000000001011011101100110100100000001
000000001010000111000000001001101111010110100000000001
000000000000000000000110011001101101010111100000100000
000000000000000000000011111011011011110111110000000000
000000010100000111000011110011011000000001010000000100
000000010100000000000010001001010000000000000001000100
000000110000000111000110011001111111100100010100000000
000001010000000000000010000111101111101000010000100000
000000010000000001000000000001001011001111100000000000
000000010000000001010010000111001011001001000000000000
000010010000000001100011110011111000110110100110000000
000001011100000001000110101001111111010110000000000000

.logic_tile 4 14
000000100010001111000111100101000000000000001000000000
000000000000000111100100000000000000000000000000010000
000000000000100000000000000000001000111100001000000000
000000000001000000000000000000000000111100000000000000
000000000000000000000000010101001000000000000010100000
000000000000000111000011110011110000101000000001000100
000000000000010001100010000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000010010000000000000000000001000000001001000010000001
000001011100000000000000001101001000000000000000000000
000000010000000000000000001000000001100000010000000000
000000010000000000000000001101001010010000100000000000
000010010000000000000000000001000000000000000010000100
000001010000000000000000001101001000001001000001000001

.logic_tile 5 14
000000000000000101100000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000010100001010000000000000000000000000000001000000000
000001001110100000000000000000001110000000000000000000
000000000000000111000000010101001001010100000000000000
000000000000000000000011010101101100000100000000000000
000001001010000000000000001011011110010110100000000000
000010100110000000000000001111101000010100100000000100
000000010000000000000000010000000000000000000000000000
000000010100000000000010000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000011100000000000000000000000000000
000000010001010011100000000000000000000000000000000000
000000011110000000010010000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001001110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010011011000000000000000000000000000000
000000011010100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000010000000000000000000000000000
000010011010010000000000000000000000000000

.logic_tile 7 14
000000000000000000000110000000000000000000001000000000
000000000000000111000100000000001000000000000000001000
000010100000000000000000010001100000000000001000000000
000001000000000000000010010000100000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000001110000001000010000000000000000000001000000000
000000000110000000000011100000001101000000000000000000
000000010000000001000010000111100001000000001000000000
000000010000000000000000000000001010000000000000000000
000001010001001000000000000000000001000000001000000000
000010010000100011000000000000001011000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000000000000000000000101100000000000000000000
000000110010001000000000000101100000000000001000000000
000001010000000011000000000000100000000000000000000000

.logic_tile 8 14
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000100001000000000111000001100000000000001000000000
000001000110100000000010100000100000000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000110000000001100000000000000000000
000010000010100011100010000101000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000010000000000000000010111000001000000001000000000
000000010000000001000011000000001010000000000000000000
000000110100000000000000000011000000000000001000000000
000011110101000000000000000000101011000000000000000000
000000010000001000000000000001000000000000001000000000
000000010000000011000000000000101101000000000000000000
000001010000010000000000000000000001000000001000000000
000000010000100000000000000000001001000000000000000000

.logic_tile 9 14
000001000000100000000000000000000001000000001000000000
000010100001000000000000000000001011000000000000001000
000010000001010000000000010000000001000000001000000000
000000001010000011000011000000001111000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001011000011000000000000000000000000000000
000010000100001000000111000001100001000000001000000000
000000001010000011000011100000001011000000000000000000
000000010000000000000110000101100000000000001000000000
000000010000000000000100000000000000000000000000000000
000001010011000000000000000001100000000000001000000000
000000011010110000000000000000001011000000000000000000
000000010000000000000000000011000001000000001000000000
000000010000000000000000000000101000000000000000000000
000010010001000000000000010001100000000000001000000000
000000011010100000000010010000100000000000000000000000

.logic_tile 10 14
000000000000001001000000010000000001000000001000000000
000000000000000011100011000000001000000000000000001000
000010000000001000000000010000000000000000001000000000
000000000000000111000011000000001010000000000000000000
000000000000001000000010010001000000000000001000000000
000000001010001111000011010000001011000000000000000000
000001000001000000000000000011000000000000001000000000
000000000000101001000000000000101101000000000000000000
000000010000000000000010000001000001000000001000000000
000000010000000000000010010000001001000000000000000000
000010010000000000000000000001000001000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000101101000000000000000000
000000010100100000000000000001000000000000001000000000
000000010110000000000000000000001000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000010101000010100011000000000000001000000000
000010000110000000100100000000100000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000010000000000000111100000000000000
000000110000000000000000000101100000010110100000000000
000011010000000000000000000000100000010110100000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001001001111000000000000
000010110000010000000000000101100000010110100000000000
000000010000000000000000000000000000010110100000000000

.logic_tile 12 14
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000101000000000000000010000
000000000000010000000010100101100001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000010101100000000000000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001110000000000000000000
000010010000100000000010000111100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000001000000001000000000
000000010000000000100000000000001110000000000000000000
000000010100110011100000000111100000000000001000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000011100000000000000001000000001000000000
000000000000000000100010010000001001000000000000001000
000000000010000000000000000001000000000000001000000000
000001000110100000000011100000101111000000000000000000
000000000000000000000111000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000001011100111000101000000000000001000000000
000001000100010011000000000000100000000000000000000000
000000010000000001000000000011000000000000001000000000
000000010000000000100010000000001101000000000000000000
000010110000010000000000000101100000000000001000000000
000000010110000000000000000000100000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000010010000001001000000000000000000
000010110001010000000000000101100000000000001000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000001010000000000000000000000000000001000000000
000000000110000000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100001000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000010000000101100000000111000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000010000000000000000001000000000
000000010000000000000011000000001111000000000000000000
000000011110001000000000010111000000000000001000000000
000000010000000101000010100000100000000000000000000000
000010010000000000000000000000000000000000001000000000
000000010100000000000000000000001111000000000000000000

.logic_tile 15 14
000100000000000000000000000001101001110011001000000000
000000000000000000000000000000101100001100110000010000
000100000000010000000111100011001000101010101000000000
000000000000000000000100000000000000101010100000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000010110001001000000000000000000000000000000000000000
000000010000100011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000010100000000101000110001101101100110110100100000000
000010000000001111100011101111111001010010100001000000
111000000000001000000010110001101011100000000000000010
100000000000001011000111010001001001000000000000000000
000000000001000001000010100101011100000010000000000000
000000000100100101000011101101001100000000000000000000
000000000000001011100110011101100001110000110000000000
000000000000000011000010000011001111100000010000000000
000000010000001000000111001101001111101001010100000000
000000010100001011000100001101111110100110100000000000
000000010000001001100010001111101000101110000100000000
000000010000001111000100001011111001001111000000000000
000000010000001000000000000111011011010110000000000000
000000010110000001000010000001001001110111100000000000
000000010000001111100010001001011101111001010000000000
000000010000000001100010000111001010010000100000000000

.logic_tile 2 15
000010100000000111100111100001100000000000001000000000
000000000000000000100100000000000000000000000000001000
000000100000001011100000000001100001000000001000000000
000001000000000111000000000000001110000000000000000000
000000000000001001000000000111100001000000001000000000
000000000000001111100000000000001010000000000000000000
000000000000001111100000000111000000000000001000000000
000000000000001111100000000000001010000000000000000000
000000110000000000000000000001000000000000001000000000
000001011010000000000000000000001110000000000000000000
000000110000000000000000000111000001000000001000000000
000001010000010000000000000000001010000000000000000000
000000010001010001000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
000001010000000000000000000000000000000000001000000000
000010110000000001000000000000001001000000000000000000

.logic_tile 3 15
000000000000010111000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000111000000000000101000000000000000000000
000000000001000001000000000101000001000000001000000000
000000000000100001000000000000001000000000000000000000
000010100001011000000010000000000000000000001000000000
000000001100001111000110000000001110000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000000000000010000000001011000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000100000000000000000001011000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000001000000000000101000000000000000000000
000000110000000000000000000001100001000000001000000000
000001010000000000000010000000001010000000000000000000

.logic_tile 4 15
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000001000
000000000000011011100000000001100001000000001000000000
000000000000101011100000000000001010000000000000000000
000000000001000001000010000001100000000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000000001000111100101100001000000001000000000
000000000000001111000100000000001000000000000000000000
000000010000000001000010000011000001000000001000000000
000000010110000000000000000000101000000000000000000000
000010110000010000000000000000000000000000001000000000
000001010000000000000000000000001100000000000000000000
000010110000010000000000000001100000000000001000000000
000000010000000000000000000000001001000000000000000000
000000110000000000000000000101000000000000001000000000
000001010110000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000010000000001000000001000000000
000001000000000000000011000000001011000000000000001000
000000101010000000000000000001100000000000001000000000
000001001110001001000000000000001110000000000000000000
000000000000000001000010000011000001000000001000000000
000000000010000000000010000000001111000000000000000000
000010000011100001000011100101100000000000001000000000
000000000110100000000100000000001110000000000000000000
000000010000000001000000000111000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010001000000000000000101000000000000001000000000
000010010000110000000000000000101110000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000001000000000000001001000000000000000000
000011110000010000000010000000000000000000001000000000
000000010000000000000000000000001011000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000010000000000000000000000000000
000000001010100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000010000000000000000000000000000
000001010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000010110000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000010000
000010000001000000000000010000000000000000001000000000
000000000110100111000010000000001110000000000000000000
000000000000001001000011100011101001011100000000000000
000000000000001011000010001111101001111100000010000000
000010000100000000000111110001101010000000100000000000
000000000000000000000111111111001010000000000000000000
000000010000000111000000001101101111001000000010000000
000000010000000000000000000001111011000000000000000001
000000010000000000000110000000000000000000000000000000
000000010100001111000011110000000000000000000000000000
000000010000000000000110011111101101000000000000000000
000000010000000001000011001011001100000000010000100000
000000010010000000000000000000011011000000110000000000
000000010000000111000000000000011011000000110000000000

.logic_tile 8 15
000000000000100001000000000101000001000000001000000000
000000000001010000000000000000101001000000000000010000
000011100001100111000000000000000000000000001000000000
000000000000101001000011100000001010000000000000000000
000000000000001000000110011011001000011100000000000000
000000000000000011000011001101101011111100000001000000
000010100100010001100110000000011100000011000000000000
000000001110000001000010010000011111000011000000000000
000000010000000000000110101111111011000010000000000000
000000010000000000000000000111001111000000000000000000
000000010000001000000000000001111101000000000000000000
000000010000000001000010000001001011001000000000100000
000000010000000011100000001111111000000000000010000000
000000010000000000100010000101101110010000000000000000
000000110000000001000010001111111111001000000000000000
000001010000000001000010000101011110000000000001000000

.logic_tile 9 15
000000001000100000000000010011000000000000001000000000
000000000001000000000010000000101011000000000000010000
000000000000001000000000000101000000000000001000000000
000000001010000011000000000000000000000000000000000000
000000000000001011100111010000001000111100001000000000
000000000000001011000010100000000000111100000000000000
000000000101100000000111100111001101000000000000000000
000000001010100000000000000101101100100000000000000001
000000011110000000000011001000000001001001000000000000
000000010000000011000100001111001000000110000001000010
000001111010000011000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000001010000000000000011000111101011100010110000000000
000010110000000000000000001001011011010110110000000000
000010010000010000000010000000000000000000000000000000
000000010000001111000000000000000000000000000000000000

.logic_tile 10 15
000000001100000000000000000101000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000010010000000000010000000001000000001000000000
000010000110000000000010100000001010000000000000000000
000000000000001000000000001011001001000100000000000010
000000000000001011000000001001001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000010000001111000010000111001100100000000000000000
000000010000001011000100000000011100100000000000000000
000010010000011000000000000000000000000000000000000000
000000010100010001000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000010010101110000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000011100011100001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010100000000000000010000011000000000000001000000000
000000000100000000000100000000100000000000000000000000
000000000000000000000011100101001001001100111000000000
000000000000000001000010000000001011110011000000000000
000010000001000000000011100101101000001100111000000000
000000000110100001000000000000101011110011000000000010
000000010000000000000000000000001001001100111000000000
000000010000000000000010000000001110110011000000000000
000010010001010000000000000101001001001100111000000000
000000010000000000000000000000101001110011000000000000
000000010000000000000010000101101000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000001000000000111001000001100111000000000
000000011010000000000000000000101001110011000000000000

.logic_tile 12 15
000000000000000000000110110111000000000000001000000000
000000000000000000000010100000100000000000000000010000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000000000000000001000000000
000000001010000101000010100000001111000000000000000000
000000010000000111000000001011001000000000000000000000
000000010000000000100000000011000000010100000000000000
000000010000011000000010001111001000100010000000000000
000000010000001001000000001011111001001000100000000000
000000010000000000000010000000011010000011110000000000
000000010000000000000010110000000000000011110000100000
000010010101010000000000001000000000010110100000000000
000000010000000000000000001101000000101001010000000000

.logic_tile 13 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000010000
000010000001000000000000000000001000111100001000000000
000000000000100000000000000000000000111100000000000001
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001110000000010000000000000000000000000000000
000001010100000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000010000000000000000000000000000000000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000001000000000000000000001000111100001000000001
000000000100100000000000000000000000111100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000001000010001011001110001110100000000000
000010000000000000100011101011011011001101000000000000
111000000001010001100011111111000000101001010000000000
100000000000100000000110000011100000000000000000000000
000010100000000101000110001001011111100110100100000000
000000000000000000100010101001011110101001010000000000
000000000000011000000000000001001101100011110100000000
000000000000000001000011110001101111000011100000000100
000000000000001111000000011001111010111100000000000000
000010001000000001000010001111010000111101010000000000
000000000000001101100000001001011101111000110100000000
000000000000000111000010011001101010010000110000000000
000000000000000000000110100011001111010110000000000000
000000001010000000000011101011011101101011000000000000
000000000000000111000111000101000000100000010000000000
000000000000000000100110011101001001000000000000000000

.logic_tile 2 16
000000000000000111000111000001000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000001010001101100111010000000001000000001000000000
000000000000001111000110000000001001000000000000000000
000000000000001000000010000111101000010100000000000000
000000000110001111000000001011101100001000000010000000
000000000000001101100111101101011100000010000000000000
000000000000001111000011100111101110000000000000000000
000010100000100000000000001001001011010111110000000000
000000001110001001000010000101101011011011110000000000
000000000000001001100000000111111001000010000000000000
000000000000000101100000001001101000000000000000000000
000000000001011101000000000101111101111001100000000000
000000000010001001000000000111101011110000010000000000
000000000000001000000010011001101111101000010000000000
000000000000001001000011000111101010101010110000000000

.logic_tile 3 16
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001101000000000000010000
111000000000000111100110100000001000111100001000000000
100000000000001101100000000000000000111100000000000001
000000000000001101000000000011011001100000010000000000
000000001000001111100010001001111011110001110000000000
000000000000101000000111001101011100111101010000000000
000000000001010101000100000101010000010100000000000000
000000000000000000000110001011101011100110100100000000
000000000000001111000010000111101000010110100000000000
000000000001011111000110011111001101101001010000000000
000000000000000001000010001111101000011000100000000000
000000100000000000000011101011101011011111100000000000
000000000000000000000000000011011111011111010000000000
000000000000001101100010011111001101001011100000000000
000000000000000001000010100001101110101111000000000000

.logic_tile 4 16
000000100000000111000010000101000000000000001000000000
000000001000000000000010010000000000000000000000010000
111010100000011101100000000000000001000000001000000000
100001000000100001000000000000001111000000000000000000
000000000000000011100111110111001000010100000000000000
000000000000001111100110101111001011001000000000000000
000000000000000001000010000101111100100010110000000000
000000001110000000100111101101101000010110110010000000
000000000000000000000110101111011111000000100000000000
000000000000000000000100000101101101000000000000000000
000000000000001000000000000000001000000011000000000000
000000000110000101000010000000011011000011000001000100
000000100000001000000010011001111011101001010100000000
000001000000000011000010000111011100011001010001000000
000010100000000001100000000001101010110000000000000000
000001000000001111000010001001001101010000000000100000

.logic_tile 5 16
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000010000000000000000000000111100000000000000
000000000001000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000111100000100000010000000000
000000000000000000000000000000001111100000010001000000
000000000001010000000000000000000000000000000000000000
000000000110110000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000011100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000001000000111000010101111101111000001000000000000
000000000000000000000000000001011111000000000010000000
000010000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110100001001100000000000000000100
000000000000000000000100001101110000000001010000000001
000000000000000011100000010101111011000000000000000000
000000000000000000100011000001011100100000000000100000

.logic_tile 8 16
000001100001000000000010110000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000010000110010000000000000000000000000000000000000000
000001001100000000000000001111101000000000000000000000
000010100000000000000000001111110000010100000000000000
000011100000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001000000000011100000011111000000110000000100
000000000000100000000000000000011111000000110000100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000011010000000010001000001001100000000010000000
000000000000000000000010001011011010010000000001000010

.logic_tile 9 16
000000001100100011100000010000000001000000001000000000
000000000001000000000011000000001001000000000000001000
000000000000010111100000010011100000000000001000000000
000000000001010000000011100000001101000000000000000000
000000000001010000000000000001100001000000001000000000
000000000000100000000000000000001100000000000000000000
000000100001010000000000010000000001000000001000000000
000011000110000000000011000000001101000000000000000000
000000000000000000000111000001000001000000001000000000
000000000000000000000100000000001100000000000000000000
000010000000000000000111000001000001000000001000000000
000001000100001111000000000000101110000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000011000000101100000000000000000000
000010100001010000000000000011100001000000001000000000
000001000100001111000000000000001011000000000000000000

.logic_tile 10 16
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000001000
000000000000001000000111100000000001000000001000000000
000000000000000111000000000000001110000000000000000000
000001001111000000000000000000000000000000001000000000
000010100000100000000000000000001100000000000000000000
000000000000000000000111000011100000000000001000000000
000000000001010000000110000000000000000000000000000000
000001001110100000000000000101100001000000001000000000
000000100001011111000010000000101000000000000000000000
000000000000011000000111000011000001000000001000000000
000000000000001011000100000000101001000000000000000000
000000001110000111100011100011100000000000001000000000
000000000000000000100100000000101110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000001111000000000000100000000000000000000000

.logic_tile 11 16
000000000000000001100110010000001000001100111000000000
000000000000000000000011110000001110110011000000010000
000000000000001101000010110101001001001100111000000000
000000000100000001000011100000101011110011000000000000
000000000000000111100010000101101000111100001000000000
000000001000001101100010000000100000111100000000000010
000010001000001111100110010011001000010100000000000000
000000000000001001100011000001000000000000000000000000
000010100000001000000110100001011000101000000000000000
000000000000000001000000000101100000000001010000000000
000000000000000000000000001101111010001000000000000000
000000000000000000000000000101011010010110100000000000
000000000000000001000000000101001110000001010000000000
000000001000000001000000001001100000101000000000000000
000000000000010000000000001001111000011111110000000000
000000000000000000000000001001011101111111100000000000

.logic_tile 12 16
000010100000000000000000010101000000010110100000000001
000000000000000000000011000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000011011001110100110000000000000
000000000100000101000010001011011111100100010000000000
000010000000001101000000000101101001100000000000000000
000000000000000001000000001101011010000000000000000000
000000000000000001000000001111101111100010010000000000
000000001010000000000000001011111100000110010000000000
000010101000011000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000111010000000000001111000000000000
000000000000000000000111100000001010001111000000000100
000000000111110000000000010000000000000000000000000000
000010100000010000000011000000000000000000000000000000

.logic_tile 13 16
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000011100000000000000000001000000000
000000000000100111000000000000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000011100000100000000000000000000000
000001100000000000000111000101100001000000001000000000
000001000000000000000000000000101110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100000000000000001000000001000000000
000011001010000000100000000000001001000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000010000000001000000000000000000000
000000100000000000000000000111000000000000001000000000
000001000100001111000000000000000000000000000000000000

.logic_tile 14 16
000000000000100111000000000111100000000000001000000000
000000000001010000000000000000100000000000000000001000
000000000001000011100000000101000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000000001000000000000001010000000000000000000
000000100000000000000010010000000001000000001000000000
000001000000000000000011010000001000000000000000000000
000000001110000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000011100000000101100001000000001000000000
000001000000000000100000000000101100000000000000000000
000010000000100000000000000001000000000000001000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000010000000001010000000000000000000

.logic_tile 15 16
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111110001100001000000001000000000
000000000000001111000011110000001001000000000000000000
000000000100000000000000010101000001000000001000000000
000000000100000000000011110000101000000000000000000000
000000001100000000000010000001100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000001010000000000000000000100000000000000000000000
000010100000001001000111000001100001000000001000000000
000000000000001011000100000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000001110000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000110001101101111011010100000000000
000000000000000000000000000011111111010111100000000000
111010100000001001100000000011011011000010000000000000
100001000000000111000010011101011011000000000000000000
000000000000000111000000001101101010010000110000000000
000000000000000000000010100001111010100110110000000000
000010000000000000000110010111111101001111100000000000
000001001110001111000010001111101101001001000000000000
000000000000000000000010111001111111101101010100000000
000000000010001001000011100111001101000100000000100000
000000000001011000000110010001101110101000000000000000
000000000000100011000011000000110000101000000000000000
000000000001001000000010100011001111100010110100000000
000000000000000001000011101011101110000011110000000000
000000000000001101000111000111011111110110100100000000
000000001100000001000000001001101010101001000000000000

.logic_tile 2 17
000000100000000000000000000101000000000000001000000000
000001000000000000000000000000100000000000000000001000
000010100000000000000000000101000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011100010000111000000000000001000000000
000000000000000000000111110000001111000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000101100000000000000000000
000000000000001001000000000111000000000000001000000000
000000000000000011100000000000101100000000000000000000
000000000000000000000000000101000000000000001000000000
000000001110000000000000000000101111000000000000000000
000001000000000000000010000101100000000000001000000000
000000000000001111000110010000000000000000000000000000
000000000000000000000011100111100000000000001000000000
000000000110000000000100000000101111000000000000000000

.logic_tile 3 17
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000010001101100001100111000000000
000000000000001001000011100000100000110011000011100100
000000000000000111000000010000001000001100110000100001
000000000000000001000010001111001101110011000001000110
000000000000001001000000000001111011010110100000100000
000000001110001111100000000101001010101010000000000000
000000000000000000000000000001001010000000000000000100
000000000000000001000011100101010000000010100000100100
000000000001010000000000000101000000000000000010000001
000000000000100000000000001101001000100000010010000000
000000000000000111000010000001001010000000010010000000
000000000000000000100000000000011110000000010010100001
000000000010000000000000000111000000000000000010000011
000000000000000000000000001101001000001001000000100000

.logic_tile 4 17
000000000000000111000000000000000001000000001000000000
000000000000000000000011100000001110000000000000001000
000000000000000111100000010001100001000000001000000000
000010100100000000000011100000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000001100000111000000000000101000000000000000000000
000000000000000001000000000101000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000010000000000000000011100000000000001000000000
000000000110000001000000000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000000001000000000000001000000000
000001001100000000000000000000100000000000000000000000

.logic_tile 5 17
000000000000000101000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000001001011011100011100000000001000000001000000000
000000000000101011100000000000001001000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000100010000000001000000000000000000000
000010100000000011100010000101000000000000001000000000
000010000000000000000000000000001101000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001000000011100000000001000000001000000000
000000000000001011000100000000001010000000000000000000
000011000000000000000000000101101000010000000000000000
000000001100000000000000000000101000010000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010000000111000000000001000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000111000011100000000000001000000000
000000000000000000000100000000000000000000000000000000
000011100000000000000000010000000001000000001000000000
000010000000000000000011110000001101000000000000000000
000000000000000000000011110011000001000000001000000000
000000000000000000000011000000101100000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000001010000000000000111000000000000001000000000
000000000000000000000000000000101111000000000000000000

.logic_tile 8 17
000000000000001000000000000001100000000000001000000000
000000000000001111000011100000000000000000000000001000
000000000001010011100000000101100000000000001000000000
000000001110000000100000000000101010000000000000000000
000000000000001000000000010101100000000000001000000000
000000000000001111000011000000000000000000000000000000
000000100100011000000111000011000000000000001000000000
000011101110001011000100000000101010000000000000000000
000000000000100000000000000101000001000000001000000000
000000000001010000000011000000001100000000000000000000
000001000001010000000000000001000000000000001000000000
000010100100100001000000000000101010000000000000000000
000000100000000000000000010111000000000000001000000000
000000000000000000000010110000101000000000000000000000
000010001011010000000000000000000000000000001000000000
000001000110100000000000000000001011000000000000000000

.logic_tile 9 17
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
111010101111010000000000000111101001011100000000000000
100000001100000000000000001111001101111100000000000000
110000001110000011100000000101101010000000010000000000
010000000000000001110000000101101110000000000000000100
000000000001010111100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000110110110110000000
000000000001010000000000000001001110111001110000000000
000000000000000101100000010000000000000000000000000000
000000000000001101100010000000000000000000000000000000
000000000011010101100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000

.logic_tile 10 17
000001000000001000000000000000000001000000001000000000
000010100000001111000000000000001010000000000000010000
000010000000001111000011110001101001011100000000000000
000000000110000011000011111101001000111100000000000001
000001000000000001000011110000011110101000000000000000
000010100000000000000010100001000000010100000000000001
000000000001010011100000010001101111000000000000000000
000000001100000000000010000011111111000001000000100000
000000001110000111100110000111001100101000000000000000
000000000000000000000000000000110000101000000010100000
000000000110000000000000001000001010000010100000000000
000000000000000000000000001001010000000001010000000010
000000000000000000000010010111100000000110000010000000
000000000000000000000010000000101111000110000010100000
000000000000101001100000000101011111100000000000000000
000000000110001101000010001111001011000000000010000000

.logic_tile 11 17
000000000000000000000110011101100001100000010000000000
000000000000001001000011110101101111000000000000000000
000011100000011101000000010001101011010001000000000000
000010000000000011000011100111111111000100010000000000
000000000000000001000010000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000001100010001001011010010001000000000000
000000000001010001000010100111111011000100010000000000
000000100000000001000000000001111101110000000000000110
000001000000000000000000000001011000110100000000000000
000000000000001000000111000111011100001000010000000000
000000000000000011000100001001001100000000000000000000
000000101010000001100111100000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000110000101001111000000000000000000
000000001110001111000010000101011010000000110000000000

.logic_tile 12 17
000000000000001000000000000101100000000000001000000000
000000000000001011000000000000100000000000000000001000
000010000000001000000000010001100001000000001000000000
000000000000011111000011000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010000000001000000010000001100001000000001000000000
000000001010011111000010000000001111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000010000000101000000000000000000000
000000000010010000000000000011000001000000001000000000
000000001010000001000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000001000000000000000000000
000010000010010000000000000011100000000000001000000000
000011000100000000000010000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001001000000000000010000
000000000000000000000000000111001000111100001000000000
000010000000001101000000000000000000111100000000000000
000000000000000001100000000000001000101000000010000001
000000000000000000000000000011000000010100000000000000
000000000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000001000000010000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000100000000000000000000001100000010110100000000000
000001000000000000000000000000000000010110100000000000
000000000000000111100000000011011110001001000010000000
000000000000000000000000000011111010000010000000000010
000010000000100000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001110111100000000010100
000000000000000000000000000101001000010100000000000000
000001000100000000000000000111100000000000000000000100
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000010000000000000000000000000011110000011110000000000
000000000000000000000010110000000000000011110000000000
000000000000001001000000000000000000001111000000000000
000000000000000101100000000000001101001111000000000000
000010000000000101000000000011100000010110100000000000
000000000100000000100000000000100000010110100000000000

.logic_tile 15 17
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000101000011111111001011111000000000000000
000000000000000000100011010011111010111001000000000000
111000000000000001100010111001111111000010000000000000
100000000000000101000111010111111001000000000000000010
000000000000000000000110000000011000111001000000000000
000000000000000001000010101101001100110110000000000000
000000000000001111100010111001001110010110110000000000
000000000000000011100011011001101000111110110000000000
000000000000000000000110101111011101111000000000000000
000000000000001111000000000001011111111010100000000000
000010000000001101100110111101101111011111100000000000
000001000100000001000010001101101010011111010000000000
000000000000000011000000010101001100101000000000000000
000000000000001111000010000000010000101000000000000000
000000000000001000000110001011111110101101010100000000
000000000000000101000000000011111001000100000000000000

.logic_tile 2 18
000000000000001001100111100011100000000000001000000000
000000000000000101100000000000000000000000000000010000
111000000000001000000000000000000001000000001000000000
100000000000001011000011110000001101000000000000000000
000000000000001111100000011001001001010100000010000000
000000000110001111100011100101101001001000000000000000
000000100001000011100000010000001100001100000000000000
000001000000101101000011010000001011001100000000100000
000000000000000001000000000111101101110110100100000000
000001000000000001000000001111101110010010100000000000
000000000000001011100011100001000000000110000000000000
000000000000000001100000000000001010000110000000100000
000000000000000000000110001111111011011010100000000000
000000000000000000000000000011011000101011010000000000
000000000000000001100000011101011100111001010000000000
000000000000000111000010000101001000011001000000000000

.logic_tile 3 18
000000000000000111000000010000000001000000001000000000
000000000000000111000011010000001001000000000000001000
000000100000001000000000010001000000000000001000000000
000011000000001111000011000000100000000000000000000000
000000000000000000000000010101000000000000001000000000
000000000010000000000011110000100000000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000011000000000011100001000000001000000000
000000000000100000000000000000101000000000000000000000
000000100000000000000111000101100001000000001000000000
000001000000000000000000000000101111000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000010100000000000000111010000000000000000001000000000
000000000000000000000011000000001000000000000000000000

.logic_tile 4 18
000000100000000111100111000000000001000000001000000000
000000000000000000000100000000001011000000000000010000
111000000000001000000111100101000000000000001000000000
100000000000001111000000000000100000000000000000000000
000000000000000111100011101000001000010100000000000000
000000000000000000100000000111000000101000000000000010
000010100000000000000111001000001010000000010000000000
000000000000000001000111111101001111000000100000100010
000000000000001000000000000111111011010000000100000101
000000000000000101000000000000001101010000000001000010
000000000000100000000000010011001011000000010000000000
000000001010000000000011000001001001000000000000000000
000000000000000001000000010111001000000000000000000000
000000000000001101000010100111010000010100000000000001
000000000001001001100000000001101010100000000010000000
000000000000100001000000000000001000100000000000000000

.logic_tile 5 18
000000000000000111100000010001101101000001000000000100
000000000000000000100010000000111010000001000001000000
000010000001000000000011100000000000000000000000000000
000001000100100000000100000000000000000000000000000000
000010100000000000000000010011001100000001010000000000
000001000000000000000011110000010000000001010000000100
000000000111000001000010101101101000001001010000000000
000000000000101111000000000101111000101001010010000000
000000000000000001000010000111000000001001000000000000
000000000000000001000010000011001101000000000010000000
000011000001011000000000000000011100101000000000000000
000011001110100001000000001101000000010100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000001000000000100000010000000001
000000000100100000000000001001001110010000100001000100

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000011000000000000000000000000000000000000

.logic_tile 7 18
000000000000001000000010000111100000000000001000000000
000000000000000011000100000000101011000000000000010000
000010100000000000000000000000000000000000001000000000
000001000000010111000000000000001001000000000000000000
000000000000000000000010001111001000000100000000000000
000000000000000000000100000001001111001100000010000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100111001001011111000000000000000000
000000000000000000000100001011001100010000000001100000
000000000000001000000110101011100000001001000000000000
000000000000000111000100000111101000000000000001000000
000001000001000101000000010000000000000000000000000000
000000000001110000000011000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000011011001001111100000000000000
000000000000000000000010011001101010011100000000010000
000000000000001000000000010000000000000000000000000000
000000000100001111000011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000010100100010001000000010001101000100000000000000000
000000000000100000000011010111011011000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000001000110000010000000
000010100000000000000000000101001011001001000011000101
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011001010010100000000000000
000000000110000000000000000000010000010100000010000100

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011100000000000000000000000000000000000000000
000000100100110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100101000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001110000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000001000000000011100000000000001000000000
000000000000000000100000000000000000000000000000001000
000010000000001111100000000101000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000001100000000000001000000000
000000001010000000100011100000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000001010000000011100000000001000000001000000000
000000000000100000000110010000001000000000000000000000
000010100001000001000000000111000000000000001000000000
000000000110100000000000000000101000000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100001010000000010000111101001100000000000000000
000001001100110000000000000000101010100000000000000000

.logic_tile 11 18
000000000000000000000000001000000000100000010000000000
000000000000000000000000001101001101010000100000000010
000010100001010111100000010000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000001000011101000010110000000000
000000000000000000000000001101001001000001110000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000000000101100000000001101100000110100000000000
000000000000000000000000000011011110001001000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000001000000100000000000000101000000000000001000000000
000010100001000000000000000000100000000000000000010000
000000000000000000000000000000001000111100001010000000
000000000110000000000000000000001100111100000000000101
000000000000101000000000010101001000101000000000000000
000000000001010101000011010000000000101000000010000100
000000000000100000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000100011100111000101000000000000001000000000
000000000001010000100010010000000000000000000000001000
000000000000010001000000010000000000000000001000000000
000010001010000000100011000000001001000000000000000000
000000000000001001000010000001001000001100111000000000
000000000000001011000010000000000000110011000000000000
000000100010000000000000000001101001001100111000000000
000001001010000000000000000000101000110011000000000000
000000000000000001000000000001101000001100111000000000
000000000000000000000000000000001010110011000000000001
000000000000100000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000100
000000000000100000000000000001001000001100111000000000
000010001010000000000000000000101011110011000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000001000000000000000111100011100001000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000100101000010100001100001000000001000000000
000000000110000000000010000000101100000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000000001000100000000101011000000000000000000
000000000000000111000000010111100001000000001000000000
000000000000001101100011000000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000001111000011110000001010000000000000000000
000000000100000001100000000101100000000000001000000000
000000000000000000100000000000101011000000000000000000

.logic_tile 15 18
000000000000000000000010100000000000010110100000000000
000000000000000000000100000101000000101001010000000000
000000000001000000000000001000000000010110100000000000
000000000000100000000000000101000000101001010000000000
000000000000100101000000000000001000000011110000000000
000000000001000000100010110000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000011000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101111010100010000000000000
000000000000000000000000000011101010000100010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000001101100000000011100001000000001000000000
000000000000001111000000000000101111000000000000001000
000000000000001011100111000011000001000000001000000000
000000000000000101100000000000101000000000000000000000
000000000000001001000111010011000000000000001000000000
000000000000000101000110100000101000000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000001000010000101000000000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010000011100000000000001000000000
000000000110000000000000000000001000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000011110000000110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000001000000111010101111000011100000100000000
100000000000000001000110000111001001111100100000000001
000000000100000111000111101001101101101110000100000000
000000000110000000100011111011101001001111000000000000
000000000000000001100011100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000010000000000101000000000101101010100010110000000000
000000001010000000000000000101011110100000110000000000
000000000000000001100000000101011111000110110000000000
000000000000000000000010101101011010000001110000000000
000000000000000001100000010111000001110000110000000000
000000000000011111000010001101101011010000100000000000
000000000000000000000110001101101000100110100100000000
000000000000000000000000000011011001101001010000000000

.logic_tile 2 19
000000000000000000000011110001101001101100000000000000
000000000110000000000010000000111101101100000000000000
111000000000000000010011100101011111100110100100000000
100000000000000000000010111011001011101001010000000000
000011000000001101000010100000000000100000010000000000
000000000010000001100000000011001011010000100000000000
000000000000000101000000001000001110100000110000000000
000000000000000111000010111001001001010000110000000000
000000000000000000000110000111111001100000010100000000
000000000000000111000000001001011010010001110000100000
000000000000000000000010110000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000010001001100000000101101011100010110100000000
000000000000001001000000000011001100000011110000000000
000000000000001001000000000101011001110011110000000000
000000000000000001000000000111111101010010100000000010

.logic_tile 3 19
000000000001010000000000010000001000111100001000000000
000000000000000000000011010000000000111100000000010000
111001000000000111000000011001111101101111000100000000
100000000000001101000010100001011100001011000000000000
000000000000000000000110001011011110000010000000000000
000000000000000000000000001001001100000000000000000100
000000000000001000000111111000001001000000010010000000
000000000000001011000111101111011010000000100000100100
000010000000000001100111101011011111110100010100000000
000000000000000001000010001111101000010000100000000000
000000000000001001100000001101101110001111100000000000
000000000000000001000010101101101100001001000000000000
000000000000000111000000001011011010010100110000000000
000000000000000000100000000011001101100100110000000000
000000000000001000000110000101011100101000000000000000
000000000100000001000010000000110000101000000000000000

.logic_tile 4 19
000000000000000000000000000101100000000000001000000000
000000000110000000000000000000000000000000000000001000
000000100000000000000111010000000001000000001000000000
000001000000000111000111010000001001000000000000000000
000000000001010000000010000101100000000000001000000000
000000001010000001000000000000101011000000000000000000
000010000000001000000000010011000001000000001000000000
000000000000000111000011010000001011000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 5 19
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000001000010000000001110000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000000000010000101000000000000001000000000
000000001110000000000000000000101110000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001010000000000000001000
000000000100000000000000000001100001000000001000000000
000000000000000000000011100000101110000000000000000000
000000000000000011100111000011100001000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000000000001000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000010000000101100000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000010100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000100000010000000000
000000000000000000000000000011001011010000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000011001000000100000000000
000000000000100000000000000101001001000000010000000000

.logic_tile 9 19
000000000000000011110000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000111000101000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000011100111000001000001000000001000000000
000000000000000000100110000000001101000000000000000000
000000000100001000000111010000000001000000001000000000
000000000100000011000111000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001010000000000000000000

.logic_tile 10 19
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000010100000000000000000010111100000000000001000000000
000000000000000000000011000000101010000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000001000100000000001011000000000000000000
000000000000000000000111000011000000000000001000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000100000000000000001100001000000001000000000
000000000000000001000000000000101110000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000011100000000000001000000000
000000001100000001000010000000000000000000000000000000

.logic_tile 11 19
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001001000000000000001000
000000000100000000000000010101100000000000001000000000
000000000000000000000011010000101111000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000000011000010000000001011000000000000000000
000010000001010011100011110101100000000000001000000000
000000000000000111000011000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010110000001100000000000000000000
000000000000010000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 12 19
000000000000001011110000010101000000000000001000000000
000000000000001011100011000000100000000000000000001000
000000000000001000000111000101000000000000001000000000
000000000000000011000100000000101010000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000111000010000000101000000000000000000000
000000000000000000000111000001000000000000001000000000
000000000000000001000100000000101010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 13 19
000000000000001000000111000111001001001100111000000000
000000000000000011000110100000001001110011000000010000
000000100000000101000010110111101000001100111000000000
000001000000000111000011010000101001110011000000000000
000000000000100000000010100000001000111100001000000000
000000000001000000000000000000000000111100000000000000
000010100000000000000000000101000000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000010001001001001100010000000000000
000000000000000000000000000101011001000100010000000000
000000000000000000000000001001111100100010000000000000
000000000000000001000000000001011011001000100000000000
000000000000000000000010001000000000010110100000000000
000000000000000000000010111001000000101001010000000000

.logic_tile 14 19
000000000000000000000000010011000001000000001000000000
000000000000000000000010100000101011000000000000010000
000000000000000000000000000001100000000000001000000000
000000001010000000000010110000101010000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001110000000000000000000
000000000000000000000110100001000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001000000000000000001000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000100000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 15 19
000000000000000111000000010101000000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000000001000000000000101111000001100111000000000
000000000000000011000000000000100000110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000000000000010000000001100110011000000000000
000000000000000011100010000001001000001100111000000000
000000000000000000100000000000101000110011000000000000
000000000000000001000000000011001001001100111000000000
000000000000000001000000000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001000111100000000000000

.logic_tile 16 19
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000100000000000100000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000001100000001111011000111101010000000000
000000000100000000000010111101101111100000010000000000
111000000000000001100000011111101111110001010000000000
100000000000000000000011011011001000110000010000000000
000000000000001101000000001011101010101000000000000000
000000000000000001100010101101011001111001110000000000
000000000000001011100011100011111001111000110100000000
000000000000000001000000000011111010010000110000000001
000000000000000101100110011011011100101001010000000000
000000000100000000000011100111111110100100010000000000
000000000000000101100111010011111010100001010100000000
000000000000000000100110100001101100110110100000000000
000000000000000111000110011000000000100000010000000000
000000000110000000000010001011001101010000100000000000
000000000000000111000110101101011110101000000000000000
000000000000000000000011111111011010111101000000000000

.logic_tile 2 20
000001000000001101000111100101001010111100100000000000
000000000000000001000100000000101111111100100000000000
111000000000011001100111100001111010000010100000000000
100000000000000111000000000000010000000010100000000100
000010000000000001000110011101111000000110110000000000
000000000000001111000111101011001100000001110000000000
000000000000010001000110101001001010100001010100000000
000000000000100111000000001111011100111001010000000000
000000100000010001100000010001001111000010000000000000
000001000000010111000010001111011110000000000000000100
000000000000000101000000011011011010100110100100000100
000000000000000000000011010011101110010110100000000000
000000100100001000000110010001011000101000000000000100
000000000100000101000010010000110000101000000000000000
000000000000001001100000011111001010000101010000000000
000000000000001101000010000111101000011110100000000000

.logic_tile 3 20
000000000000000000000000010000001010010100000010100010
000000000000000000000010001011010000101000000000000100
111000000000001111000111101101111101101001000000000000
100000000000000001000110100111111000110110010000000000
000000000000000011100000011000011001101001000000000000
000000000000000000000011110101011111010110000000000000
000000100000010111100010111011011101101110000000000000
000001000110001101100110001101001111011110100000000000
000000000000101001100000000111011010000010100000000010
000001000011010001000011110000010000000010100000000000
000000000000001001100000011111011110110000010000000000
000010000000000011000010010001011100111001100000000000
000000000000000101000000000101111101100000010000000000
000000000000000001100010000101001001110001110000000000
000000000010000000000110011001101000100011110100000000
000000000000000001000010101111011111000011010000000000

.logic_tile 4 20
000000000000001000000000000001100001000000001000000000
000000000000000011000000000000101101000000000000010000
111000000000001111100111100000000001000000001000000000
100000000000000001100000000000001010000000000000000000
000000000000000000000110100000001000111100001000000000
000001000000000000000011110000000000111100000010000000
000000000000001000000010000001001011011111110100100000
000000000000000011000000000000011000011111110010000001
000000000000000001000000001101000001110110110000000000
000000000000000000000000001111101011010110100000000000
000000000000010000000000000000000000000000000000000000
000000000100000001000010000000000000000000000000000000
000000000000000000000000000011001011100000000010000000
000000000000100000000000000000011100100000000000000110
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000100000000000000000000001000111100001000000000
000000000110010000000000000000000000111100000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101011000000000000010000
111000000000001000000000000101000000000000001000000000
100000000001011111000011100000000000000000000000000000
000000000000001001000010001011001000101011110010000000
000000000000000011000000001001001100111011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111100111100011001111000011010000000100
000001000000000101100100000000101101000011010000000000
000000000000000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000001000000000110100101000001111001110100000000
000000000000000001000000001111001111111111110000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 8 20
000000000000001000000000001101101110001000000000000000
000000000000000111000000000101001101000000000000000000
000000000000100101000000001001011001000001000000000000
000000000000000111000000001111001011000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001111111100001001010000000000
000010100000000001000011101011001100101001010000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000100000000001000110100000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000010000000011000101000000000000000
000000000000000001000000001111000000010100000000000000
000010100000000001000000001000001101100000000000000000
000000000000010000000010000001001100010000000010000000

.logic_tile 9 20
000000000000000000000111000000001000111100001000000000
000000000000000111000000000000000000111100000000010000
000000000000000000000000010001100000101001010000000000
000000000100000000000011001001100000000000000000100000
000000000000101011100111000000000000000000000000000000
000000000000011111100100000000000000000000000000000000
000000000000001011100111000101011010101000000000000000
000000000000000111000000000111110000000000000000000000
000000000000000000000110001011011100000001000000000000
000000000000000000000000000101101000000000000000000000
000000100000000001000110001000001011001000000000000000
000001000000000000000100001011001010000100000000000000
000100000000000011100000000000001010010100000000000000
000100000000000001100000000111000000101000000000000000
000001000000000000000000001001101010000000000000000000
000000000000000000000000000101101001000010000010000000

.logic_tile 10 20
000000000000001000000111101011101000000100000000000000
000000000000001111000110001011001000001100000000010000
000000000000001111100110110000001101100000000000100001
000000000000000001100010100101011001010000000001000000
000000000000000101100111100011011001100000000000000000
000001000000000001000100001001101011000000000000000000
000000000000000101100010011001111000000001000000000000
000000000111010000000110001011011110000110000000000000
000000000000000111000111111011001000000000000010000000
000000000000000000100010000111011010010000000000000000
000000000000001001100010010101001010000000010000000000
000000000000001101000010000101011100000000000000000000
000000000000001000000000000011011001010000000000000000
000001000000000001000000001001101011000000000000000000
000000000000000101100000011101111101010100000000000000
000000000000000000000011101111001011001000000001000000

.logic_tile 11 20
000000000000000011100000000001000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000010100001101000111100001000100000
000000000110001111000100000000000000111100000000000000
000000000000000001000010001001101001000000000000000000
000000000000000001100000001111101110010000000000000001
000000000000000001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000001111101011100000000000000000
000000000000000000000000000101101101000000000000000000
000000000000000001000000001101001010000000000000000000
000010100000000000000010000011101111000000100000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000111100000000000000000000000000000

.logic_tile 12 20
000000000001010000000000010111000000000000001000000000
000000000000000000000011010000100000000000000000010000
000000000010001000000000000001101000000100000000000000
000000000000000101000000000000001101000100000000000100
000000000000000000000111100000000001100110010000000000
000000001110100000000100001111001010011001100010000000
000000000000000011100000010000000000000000000000000000
000000000000010000100011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000101100110100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000010100000000000000010010000011101001100110000000000
000000000000000000000010110000011010110011000000000000
000000000000100000000000001101001001000010000000000000
000000000000000000000000001101111100000001010010000000

.logic_tile 13 20
000000001110000011000000011101000000001001000000000000
000000000000000101000010101101101010000000000000000000
000000000000011101000110000000001010000011110000000000
000000001010000011000010100000000000000011110000000000
000000000000001101000000000001001010000100000000000000
000000000000000001000010101001001000100000000000000000
000000000000001000000111010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000001001111001100000000000000000
000000000000000000000000001011101001000000000000000000
000001000000001001000000010000011101100011110000000000
000000000000010101000010001111001010010011110000000000
000000000000000001000010010101111100110011000000000000
000000000000000000000010001111101110000000000000000000
000000000000000000000010000111111000101010100000000000
000000000000000000000000000000100000101010100000000000

.logic_tile 14 20
000000000000000000000011110000000000000000001000000000
000000000000000000000010010000001101000000000000010000
000000000000001000000000000011000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000010010000001101000000000000000000
000001000000000000000000000011000000000000001000000000
000010100000000111000000000000100000000000000000000000
000000000000001111000000010000001001001100000000000000
000000000000001001000010010000001101001100000000000000
000000000000000000000000000111111101000000010000000000
000000000000001111000010001101101010000001000010000000
000011000000000000000000000000000000010110100000000000
000010100110000000000000000011000000101001010000000000
000001000000000000000110000001101000001000100000000000
000000100000000000000000001001011100100010000000000000

.logic_tile 15 20
000010100000000000000010100101101000000100000000000000
000000000000000000000000000000101110000100000000010000
000000000000000101000110000000001101100100000000000000
000000000000000000000000001001001010011000000000000000
000000000000000000000110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100001011000000000111101100101010100000000000
000000000000001111000010100000110000101010100000000000
000000000000001000000000000000011001010000000000000000
000000000000000001000010011101011110100000000000000000
000001000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000001000010001101100000111111110000000000
000000000001000000000000000001000000000000000000000000

.logic_tile 16 20
000000000000000101100000000011100000000000001000000000
000000000110000000000000000000100000000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000001101000011100000010000000
000000000001000000000000001111001000111100000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000010000011100000011110000000000
000000000000000000000011100000000000000011110000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001001100011100011101111100001010000000000
000000000000000011100011100000111101100001010000000000
111000000000001000000110001001100000100000010000000000
100000000000000011000010101111001011110110110000000000
000000000000000000000110000001011010100110100100000000
000000000000000000000010110011011001101001010000000000
000000000000000101000000011001000000101001010000000000
000000000000000000000010011101000000000000000000000000
000000000000001000000010011011011101000000000000000000
000000000000000001000010111111101010000001000000000000
000000000000010001100111011011101010110000000100000000
000000000000000000000111000011111000110010100000000000
000000000000000000000000011011101000010111110000000000
000000000000000000000010001111011101011011110000000000
000000000000000000000110011011111000110000000100000000
000000000000000000000010001001111000110010100000000000

.logic_tile 2 21
000000000000001000000110001101111000101001010100000000
000000000000001111000000000101011000100110100000000000
111000000000000111100111001111111101100010110100000000
100000000000000000000000000001011010000011110000000000
000000000000001000000000011101000000101001010000000000
000000000000001001000011100111000000000000000000000000
000000000000001001100110010101111111100000010100000000
000000000000001001000011011001111100100010110000000000
000001000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000010011011110101001010000000000
000000000000000000000010001101010000010111110000000000
000010100010100001100000001111100000101001010000000000
000000000000000000000000001111101110001001000000000000
000000000000000101100011111000000000100000010000000000
000000000000000000100011011101001010010000100000000000

.logic_tile 3 21
000000000000001001100110001001101010000010000000000000
000000000000001011000010011111101111000000000000000000
111000000000001000000010111001011100001101000000000000
100000000000000011000010011101111001011101000000000000
000000000000001001000111100000001101101001000000000000
000000000000000101000110111101011111010110000000000000
000000000000000001000010111001111000101111000100000000
000000000000000101000111110101101000000111000000000000
000000000000000001000010001000011110111001000000000000
000000000000000000000110001101011000110110000000000000
000000000000000000000000010000011010000011000000000000
000000000000000000000011000000001011000011000000000100
000000000000000000000110010011001010011111110000000000
000000000000000000000010001111001101001111010000000000
000000000000000000000110010101011001110110100100000000
000000000000000000000010001111011010100001010000000000

.logic_tile 4 21
000000000000000000000111100000000001000000001000000000
000000000000000000000111100000001001000000000000001000
000000000000001000000000010000000001000000001000000000
000000000000001111000011100000001010000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000000011000011010000101001000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 5 21
000000000000000000000000010101100000000000001000000000
000000000000000000000011000000000000000000000000001000
000001000000000011100000010001000000000000001000000000
000000000000000000100011100000100000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000011000000101010000000000000000000
000000000000000111000000000111000001000000001000000000
000000000000010001000011110000001000000000000000000000
000000000000100000000000000101100001000000001000000000
000000000001000000000000000000101101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000011110000001011000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000011100101100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000001100001000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000000000000000000101011000000000000000000
000001000000000000000010000011000000000000001000000000
000000000000000001000011100000001001000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000001000000000000101010000000000000000000
000001000000000101100000000001100000000000001000000000
000010000000000000100000000000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000001000111100001000000000
000010000000000000000000000000000000111100000000100000

.logic_tile 8 21
000000100000000101000000010101100000000000001000000000
000001000000000000000011000000000000000000000000001000
000000000000001000000000000111100000000000001000000000
000000000000001001000010100000101111000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000001001000011010000100000000000000000000000
000001000000001000000000010111100000000000001000000000
000000000000001011000010010000101110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000011101001001010100000000000001
000000000000000001000010110001001001000100000010000000
000000000000000000000111010011100001100000010000000000
000000000000000000000110110001101011000000000000000100

.logic_tile 9 21
000000000000000111000111000000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000000111100000000011000000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000111000000000001100000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000010000000011100111100001000000001000000000
000000000000100000000100000000001101000000000000000000
000001000000000000000000000111000000000000001000000000
000010000000000000000011110000100000000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000101000000000000000000000

.logic_tile 10 21
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000001000000111100101111000110011001000000000
000000001010000011000111100000111110001100110000000010
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000011110011000001000000001000000000
000000000000001111000011100000001010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000001000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000111000010110000001100111100000000100000
000000000000000000000000011000001000001000000000000000
000000000000000001000011100111001111000100000001000001

.logic_tile 11 21
000000000000000101000000010011111100111101010000000000
000000000000000000000010000000010000111101010000100000
000000000000000011100010111001011000111001110000000000
000000000000001111100110000111111110111101110000000000
000000000110000001100000010001000000000110000000000000
000000000000000000100011010000001111000110000000000001
000000000000001000000110010000001111010000110000000000
000000100000001011000110101101001011100000110000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000001001100110000101001100101000000000000100
000010000000001101000100000000010000101000000000000000
000000000000001001000110001001111011111001010000000000
000000000000001101000100001101101100111110100000000000
000000000000000000000000001101011000101000000000000000
000000000000100001000000000001000000111100000000000101

.logic_tile 12 21
000000000000001011100000000000000001000000001000000000
000000000000001011000000000000001111000000000000001000
000000000000000000000000000011100000000000001000000000
000000000100000000000000000000001101000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000000101100000000000001000000000000000000000
000000000100000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100011100011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101001000001000000000000000
000100000000000001000000000001001010000000000010000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111010000000000000000001000000000
000010000000000000000111010000001110000000000000000000
000000000000000111100111000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000110001011100001011111100000000000
000000000000000000010010100001001101111111110000100000
111000000000000001100000011011011111111000110100000000
100000000000001111000011000111101000100000110000000000
000000000000000001100010100001001101011111100000000000
000000000000000001000100000101101001011111010000000000
000000000000000000000000000011011101111100010100000000
000000000000000101000010111111101110101100000000000000
000000000000000101100000000001011010111100000000000000
000000000000000000100010001101110000111101010000000000
000000000000001101100010010101001011110001110000000000
000000000000000001100010000000011011110001110000000000
000000000000000101100000001101011010100000000000000000
000000000000000000000011111111001110000000000000000000
000000000000000111000110000101001001000010000000000000
000000000000000001000000001001011101000000000000000000

.logic_tile 2 22
000000000000001101000010100001111010100011110100000000
000000000000000001100010101101001100000011010000000000
111000000000000001100000000011011111000010000000000000
100000000000000000100000001001101100000000000000000000
000000000000000000000010000001101100100001010100000000
000000000000000001000000001011011001100010010000000000
000000000000011101000010100011011110110001010000000000
000000000000000001100110001001111000110001100000000000
000000000001010101000010110011001111010110100000000000
000000000000000001100110000001011100101010000000000000
000000000000000101100000001011011011111100010100000000
000000000000001101000000000001011011011100000000000000
000000000000000101100000000001101011101111000100000000
000000000000000000000010110011001010001011000000000000
000000000000000001100010001000001110101101010000000000
000000000000000000000010111111001101011110100000000000

.logic_tile 3 22
000000000000101011100110000011001001000010000000000000
000000000001010101000011110111011011000000000000000000
111000000000001101000110101111111101111000100100000000
100000000000011111000000000101001001110000110000000000
000000000000000101000110100111101101101000110000100000
000000000000000101100010111101011010101000010000000000
000000000000000101000010111011101011100011110100000000
000000000000000001100111100011001010000011010000000000
000000000000001001100010001011011010011100000000000000
000000000000000001100010111101111000011101010000000000
000000000000001011100000000001011101110110100100000000
000000000000001101000010001101111000100001010000000000
000000000000000001100000000001001010100000000010000000
000000000000000000000000000011001101000000000000000000
000000000000001101100000001001101110010111110000000000
000000000000000001100000001101001001101111010000000000

.logic_tile 4 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000101100110011001001001000011100000000000
000000000000000000000011001001001111000010100010010000
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111001111111010000000100000000000
000000000000000000000100000111001011000000000000000000
000000000000001000000111001101101000000000000000000000
000000000000001111000010000001111100010000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110001011000000100000010000000000
000000000000000001000000001101101001000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000001001000111100000000001000000001000000000
000000000000000011000110000000001010000000000000001000
000000000000001111100000000001000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111000001000000000000001000000000
000000000000000000000111100000001011000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000111100001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 8 22
000000000000000011100111010101100000000000001000000000
000000000000000000000011010000100000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000100010000000100000000000000000000000
000000000000000011100000010001000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001100000000000000000000
000100000000000101100000000011000001000000001000000000
000100000000000000100000000000001110000000000000000000
000001000000000101100000000011000000000000001000000000
000010000000000000100000000000101001000000000000000000

.logic_tile 9 22
000000001110001000000111100001100000000000001000000000
000000100000001011000100000000001110000000000000010000
000000000000001001000000000000000001000000001000000000
000000000000000001100000000000001100000000000000000000
000000000000000000000111001000001000010100000000000000
000000000000000000000100000001000000101000000000000000
000000000000001000000010010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000001110100001000000000101101001000000010000000000
000000000001010001000000000001111011000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100001000000000101101100000000100000000000
000010100001010000000000001101001100000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000010101100000000000001000000000
000000000000000000000011110000000000000000000000001000
000001000000001101100000000101100001000000001000000000
000000000000000111100000000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001111100000010001100000000000001000000000
000000000000001111100011110000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000001000001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101110000000000000000000
000001000000001011100000000000000001000000001000000000
000000000000001011000000000000001110000000000000000000

.logic_tile 11 22
000000000000100101000110001001001001100000010100000001
000000000001010111000011111001011111110000101000000000
111000100000000001100110010101011001001100000000000000
100001000000001101100010001101101101101100000000000001
010000000000001111100010101011011000010000100000000000
010000000000000011100010100011111011100000110000000000
000000000000000011100010101101100001000000000000000000
000000000000001101000011100101101101010000100000000000
000000000000000000000110101001101001111111110000000000
000000000000001111000110001001011111011111110000100000
000000000000000001000110001001011111110000000110000000
000000000000001001000100000011011111110100001000000000
000000000000000101000000000101101010001001000000000000
000000000000000000100000001011101110001000000000000000
010000000000000000000010110101001100000001010000000000
110000000000000000000110000000000000000001010000000000

.logic_tile 12 22
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000100111000000000000000000000000001000000000
000000000000010000000011000000001001000000000000001000
000000000000001101000000010000000000000000001000000000
000000000000100101000011010000001111000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000010010000101011000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001100000000000001000111100001000000000
000000000000000000000000000000001011111100000000000000
000000000000000000000010111001101000111100000000000000
000000000000000000000011000001001111011100000000000000
000000000000000000000000001000000000100000010000000000
000000000000000000000000000011001000010000100000000000

.logic_tile 14 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000100000011000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000010000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000001000
111000000000000000000000000000011011001100111110100000
100000000000000000000000000000011010110011000010100011
110000000000000001100000000000001001001100110110100001
010000000000000000000000000000001101110011000010000011
000000000000000011100010101101000000001111000010100001
000000000000001101000100000111001111001001000010000000
000000001110000000000110010000000001000000100110000001
000000000000000000000011110000001011000000001010100000
000000000000000000000000010001000000110110110000000000
000000000000000000000010100000001101110110110001000000
000000000000000000000000010111011110000010000000000001
000000000000000000000010000000101010000010000000100010
010000000000001000000000001000001010001000000000000000
110000000000000001000000000111001111000100000000000000

.logic_tile 2 23
000000000000000101100000010101101110000111010000000000
000000000000000111000010101001001010000011100000000000
111000000000000000000111001011011000111000110000000000
100000000000000000000010100111111011011000100000000000
010000000000000101100110111101001111000010000000000000
110000000000000101000011111001001100000000000000000000
000000000000001101000111000001001100101000000000000000
000000000000000101000100000000000000101000000000000000
000000000000000000000000001101011001011111100000000000
000000000000000111000010001101111010101011110000000000
000000000000001000000000000001101001010110110000000000
000000000000000101000000000001111010010101100000000000
000000000000001101000000000000000000000000000100000000
000000000000000101100000000111000000000010000000000000
000000000000001000000000000001011011111000000000000000
000000000000000101000000000001101010111000100000000000

.logic_tile 3 23
000000000000001111000010111101101010101110000100000000
000000000000000101000011010111111000001111000000000000
111000000000001101000110010011011100001101010000000000
100000000000000001000010000111101001001110000000000000
000000000000000000000110110001101111010110100000000000
000000000000000001000011001011001100010001100000000000
000000000000001101000000010011011010001111100000000000
000000000000000101000011011111001010011111110000000000
000010100000001000000110001101011110100001010100000000
000001000000000001000011110001111011100010010000000000
000000000000000000000000001001000000100000010000000000
000000000000001111000000000101101101110110110000000000
000000000000001000000011000111011001001111110000000000
000000000000000111000010001011011100000001110000000000
000000000000000001000000000001101110110110100100000000
000000000000000000000011110001111011010010100000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000100111000000000000000001000000001000000000
000000000001000000000000000000001100000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001100000000000000000000
000100000000000000000000000000001000111100001000000000
000100000000000001000000000000000000111100000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000011001101001000100000000100000
000000000000000000000011111101101110000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000011100001000001000000001000000000
000000000000000000000000000000101000000000000000010000
111000000000001000000000000000000001000000001000000000
100000000000001011000000000000001010000000000000000000
000000000000000000000111000011001001010100000100000000
000000000000000000000100001101101100000100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000001100000000000000000101000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000111100110010001000000000000001000000000
000000000000000000100011010000000000000000000000010000
000000000000001000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000000111000000001001000000000000000000000000
000000000000000000000000000011100000101001010000000000
000000000000000000000000011001001101000001000000000000
000000000000000000000011110011111011000010100000000000
000000000000000000000000010111000000100000010000000000
000000000000000000000010010000001010100000010000000000
000000000000001001000000000101001000101000000000000000
000000000000001101100000000000010000101000000000000000
000000000000001000000000000101100000101001010000000000
000000000000001101000000001001100000000000000000000000
000000000000000001100000000111111000000010100000000000
000000000000000000000000000000000000000010100000000000

.logic_tile 11 23
000001000000000101100010100101111101010000100000000000
000010100000000000000010101111001100100000110000000000
000000000000001000000011110011101000101001010000000000
000000000000000111000010100101111011000000010000000000
000000000000000000000111011001111101110111110000000000
000000000001001111000110101011101001111111110000000000
000000000000001101100110101000011110000010100000000000
000000000000001011000010101101010000000001010000000000
000000000000000000000000000011100001000110000000000000
000000000000000000000010010000101001000110000000100000
000010100000001001000110011101101100111111110000000000
000000000000000001000010001101111001011111110000100000
000000000000000000000111001101111100000010100000000000
000000000000000000000100000101110000000000000000000000
000000000000000000000010000001101010000000000000000000
000000000000000000000000000001010000101000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001000001000000000000101100000010110100000000001
000000000000001111000000000000000000010110100000100010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111000000010100000000000
000000000000000000000000000101011101000000100000000000

.logic_tile 13 23
000000000000000011000000011011011010101001010100000010
000000000000000000100011101111000000111101010000000000
111000000000000001100010101001101001000110000000000000
100000000000000000000010101011111010001101000000000000
000001000000000011000010000000000000000000000000000000
000000101110000000100000000000000000000000000000000000
000000000000001011100111101111011101000000110000000000
000000000000001011000100000111101001000000100000000000
000001000000000001100000000011011011111001010100000000
000010100000000000000000000000001011111001010001000000
000000000000001000000110001011101011100001010000000000
000000000000000101000000001001011110000000000000000000
000000001000000000000110101101111000000110000000000000
000000000000000000000000000111001010000100000000000000
010000000000001111000111000000011110001100000000000000
110000000000001001100100000000001000001100000000000000

.logic_tile 14 23
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000100000101000000010000000000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000001000000111000000000001000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000001101000111100000000000000
000000000000000000000010101101000000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101100001000110000000100001
100000000000000000000000000000101011000110000000000010
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000001000000100100000000
110000000000000000100000000000001011000000001000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000111001011101010010110000100000000
100000000000000011000000001001001011101001011010000000
110000000000000101000010100011011011000000110100000000
110000000000000101000010101101101110000010111000000000
000000000000001000000000001101011110010100000100000000
000000000000000001000000000101101010101001001000000000
000000000000000000000010000111111000111101010000000000
000000000000000000000000000000010000111101010000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001100000001000001011001101000100000000
010000000000001001100000000111001001001110001010000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000001000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001101001010101001010100000010
000000000000000000000000001001010000111110100000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000111100000001101000000101001010100000100
110010100000000000100000001001001011110110110000000000

.logic_tile 13 24
000000000000000011100000001001000000101001010100000000
000000000000000000000000001001001101110110110000000001
111000000000001000000000000000000000000000000000000000
100000000000001111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000000000001100001101001010100000000
000000000000000000000000000001101111111001110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000

.logic_tile 14 24
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011100100
000000000000000000000000000000000000000000000001100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000100000000000100
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 13 31
000010000000000010
000111010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000011000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000111110
000000000000010000
001000000000000100
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001111000110010
000000001000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000111000000000
000000001000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000001110000000010
000000001000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.extra_bit 0 691 335
.sym 5 start$SB_IO_IN_$glb_clk
.sym 8 ballvga.invertx_$glb_clk
.sym 10 ballvga.inverty_$glb_clk
.sym 11 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 12 clk_pxl$SB_IO_OUT
.sym 101 ballvga.bally[3]
.sym 102 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 104 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 106 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 107 ballvga.bally[6]
.sym 108 ballvga.bally[5]
.sym 118 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 119 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 120 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 121 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 122 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 123 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 204 ballvga.bally[6]
.sym 226 ballvga.bally[5]
.sym 227 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 269 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 272 ballvga.bally[6]
.sym 276 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 279 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 451 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 452 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 453 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 456 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 457 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 458 ballvga.temp_SB_LUT4_I3_O[0]
.sym 514 ballvga.bally[7]
.sym 565 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 572 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 788 ballvga.bally[9]
.sym 789 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 791 ballvga.temp
.sym 793 ballvga.ballx[6]
.sym 906 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 912 ballvga.temp
.sym 982 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 984 $PACKER_VCC_NET
.sym 1016 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 1027 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 1131 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 1132 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 1133 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 1134 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 1135 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 1136 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 1137 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 1179 ballvga.die
.sym 1180 ballvga.die
.sym 1231 left$SB_IO_IN
.sym 1234 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 1236 ballvga.ballx[7]
.sym 1336 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 1337 ballvga.ballx[9]
.sym 1338 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 1339 ballvga.ballx[7]
.sym 1340 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 1341 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 1342 ballvga.ballx[6]
.sym 1343 ballvga.ballx[3]
.sym 1388 $PACKER_VCC_NET
.sym 1433 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 1437 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 1545 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 1546 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 1547 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 1548 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 1549 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 1550 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 1551 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 1559 ballvga.invertx
.sym 1595 ballvga.ballx[7]
.sym 1597 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 1599 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 1600 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 1601 ballvga.ballx[6]
.sym 1605 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 1615 ballvga.ballx[3]
.sym 1636 ballvga.inverty
.sym 1648 ballvga.ballx[6]
.sym 1753 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 1859 paddlevga.paddlex[2]
.sym 1967 left_SB_LUT4_I3_I0[2]
.sym 1968 left_SB_LUT4_I3_I0[3]
.sym 1969 left_SB_LUT4_I3_I0[4]
.sym 1970 left_SB_LUT4_I3_I0[5]
.sym 1971 left_SB_LUT4_I3_I0[6]
.sym 1972 left_SB_LUT4_I3_I0[7]
.sym 2081 left$SB_IO_IN
.sym 2190 left_SB_LUT4_I3_I0[8]
.sym 2192 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 2193 paddlevga.paddlex[9]
.sym 2194 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 2195 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 2196 paddlevga.paddlex[8]
.sym 2197 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 2239 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 2256 $PACKER_VCC_NET
.sym 2263 $PACKER_VCC_NET
.sym 2272 paddlevga.paddlex[5]
.sym 2282 paddlevga.paddlex[3]
.sym 2287 right_SB_LUT4_I2_I1[7]
.sym 2418 right_SB_LUT4_I2_O[3]
.sym 2445 paddlevga.paddlex[8]
.sym 2459 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 2493 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 2502 brickvga.curr2[2]
.sym 2604 right_SB_LUT4_I2_I1[7]
.sym 2605 brickvga.curr2[4]
.sym 2606 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 2607 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 2608 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 2609 brickvga.curr2[8]
.sym 2610 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 2611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2656 $PACKER_VCC_NET
.sym 2663 $PACKER_VCC_NET
.sym 2701 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 2704 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 2705 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 2706 brickvga.lvl[2]
.sym 2709 right_SB_LUT4_I2_I1[7]
.sym 2711 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 2813 brickvga.curr1[9]
.sym 2814 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 2815 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 2816 brickvga.curr1[8]
.sym 2817 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 2818 brickvga.curr1[6]
.sym 2819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 2820 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 2872 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2904 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 2906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2907 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 2909 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 2911 brickvga.lvl[1]
.sym 2913 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 2915 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 2920 brickvga.lvl[1]
.sym 3025 brickvga.curr1[2]
.sym 3026 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 3027 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 3028 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 3029 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 3030 brickvga.curr1[7]
.sym 3031 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 3032 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 3092 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 3100 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 3131 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 3142 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 3145 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 3146 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 3250 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 3251 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 3252 brickvga.curr0[8]
.sym 3253 brickvga.curr0[4]
.sym 3254 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 3255 brickvga.curr1[4]
.sym 3256 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 3257 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 3312 brickvga.curr1[2]
.sym 3324 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 3325 brickvga.lvl[1]
.sym 3351 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 3352 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 3357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 3456 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 3457 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 3458 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3459 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 3460 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 3461 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 3462 brickvga.curr0[9]
.sym 3463 brickvga.curr0[6]
.sym 3512 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 3522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 3554 brickvga.curr0[4]
.sym 3555 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 3557 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 3558 brickvga.lvl[2]
.sym 3559 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 3664 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3665 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 3666 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 3667 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 3668 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 3669 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 3670 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 3671 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 3712 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 3713 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3728 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 3757 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 3760 brickvga.566.S[0]
.sym 3763 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 3764 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 3766 brickvga.lvl[1]
.sym 3771 brickvga.579.Y[2]
.sym 3874 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 3875 brickvga.curr5[7]
.sym 3877 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 3878 brickvga.del_SB_LUT4_I3_5_O[1]
.sym 3879 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 3880 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3926 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 3967 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3970 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 3971 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 3974 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 3978 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 3980 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 4085 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 4086 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[1]
.sym 4087 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 4088 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4089 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 4090 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 4091 brickvga.del_SB_LUT4_I3_4_O[3]
.sym 4092 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 4153 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 4193 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 4202 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 4203 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4312 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 4313 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4314 brickvga.curr5[5]
.sym 4315 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 4316 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 4317 brickvga.curr5[2]
.sym 4318 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4319 brickvga.curr5[0]
.sym 4386 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 4391 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 4423 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4426 brickvga.lvl[1]
.sym 4427 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 4428 brickvga.lvl[2]
.sym 4430 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 4432 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 4539 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 4540 brickvga.curr5[4]
.sym 4541 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4542 brickvga.curr5[6]
.sym 4543 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 4544 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 4545 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 4546 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 4565 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4650 brickvga.566.S[0]
.sym 4653 brickvga.579.Y[2]
.sym 4656 brickvga.lvl[1]
.sym 4767 brickvga.lvl[1]
.sym 4768 brickvga.lvl[2]
.sym 4769 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 4770 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 4771 brickvga.lvl_SB_DFFESR_Q_E
.sym 4772 brickvga.566.S[0]
.sym 4773 brickvga.566.B_AND_S[10]
.sym 4836 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 4886 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 4992 brickvga.579.Y[2]
.sym 4995 brickvga.lvl_store[1]
.sym 4998 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 5042 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 5044 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 5064 brickvga.lvl_SB_DFFESR_Q_E
.sym 5084 brickvga.lvl[1]
.sym 5086 brickvga.lvl[2]
.sym 5271 brickvga.579.Y[2]
.sym 6675 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 6676 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 6677 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 6678 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 6679 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 6680 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 6719 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 6721 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 6725 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 6726 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 6728 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 6730 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 6732 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6733 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 6734 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 6737 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 6738 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 6740 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6741 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6742 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 6743 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 6744 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 6748 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 6749 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 6750 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6751 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6754 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6755 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 6756 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6757 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 6766 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 6767 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6768 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6769 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 6778 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6779 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 6780 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 6781 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6784 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 6785 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6786 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 6787 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6790 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6791 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 6792 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 6793 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 6794 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 6795 clk_pxl$SB_IO_OUT
.sym 6796 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 6825 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 6826 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 6827 ballvga.bally[8]
.sym 6828 ballvga.diry_SB_DFF_D_Q[0]
.sym 6829 ballvga.bally[7]
.sym 6831 ballvga.bally[4]
.sym 6837 ballvga.bally[3]
.sym 6841 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 6860 $PACKER_VCC_NET
.sym 6870 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 6872 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 6876 ballvga.bally[3]
.sym 6878 ballvga.diry_SB_DFF_D_Q[0]
.sym 6882 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 6884 start$SB_IO_IN
.sym 6887 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 6889 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 6890 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 6891 ballvga.bally[5]
.sym 6902 ballvga.bally[3]
.sym 6908 ballvga.bally[6]
.sym 6909 ballvga.bally[5]
.sym 6912 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 6920 ballvga.bally[8]
.sym 6924 ballvga.bally[4]
.sym 6927 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 6930 ballvga.bally[7]
.sym 6934 $nextpnr_ICESTORM_LC_94$O
.sym 6936 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 6940 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 6942 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 6946 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6949 ballvga.bally[3]
.sym 6950 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 6952 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 6954 ballvga.bally[4]
.sym 6956 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6958 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 6960 ballvga.bally[5]
.sym 6962 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 6964 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 6966 ballvga.bally[6]
.sym 6968 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 6970 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 6972 ballvga.bally[7]
.sym 6974 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 6976 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 6978 ballvga.bally[8]
.sym 6980 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 7009 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 7010 ballvga.play_SB_DFFESR_Q_E
.sym 7011 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 7012 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7015 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 7017 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 7021 ballvga.bally[4]
.sym 7027 ballvga.ballx[6]
.sym 7031 ballvga.bally[8]
.sym 7032 ballvga.ballx[6]
.sym 7033 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7035 ballvga.die
.sym 7039 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 7042 ballvga.ballx[9]
.sym 7043 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 7044 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 7053 ballvga.bally[6]
.sym 7056 ballvga.temp_SB_LUT4_I3_O[0]
.sym 7061 ballvga.bally[9]
.sym 7066 ballvga.bally[3]
.sym 7071 ballvga.temp
.sym 7073 start$SB_IO_IN
.sym 7076 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7080 ballvga.bally[5]
.sym 7083 ballvga.bally[9]
.sym 7085 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 7090 ballvga.bally[3]
.sym 7097 ballvga.temp_SB_LUT4_I3_O[0]
.sym 7113 ballvga.bally[6]
.sym 7118 ballvga.bally[5]
.sym 7125 ballvga.temp
.sym 7126 start$SB_IO_IN
.sym 7128 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7129 clk_pxl$SB_IO_OUT
.sym 7167 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 7168 col[6]
.sym 7169 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7170 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 7171 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 7172 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 7174 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7175 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7179 $PACKER_VCC_NET
.sym 7182 ballvga.ballx[7]
.sym 7187 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7197 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 7201 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 7202 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 7203 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 7206 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 7210 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 7211 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 7214 $PACKER_VCC_NET
.sym 7220 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 7228 $nextpnr_ICESTORM_LC_102$O
.sym 7231 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 7234 ballvga.changey_SB_LUT4_I3_I2[1]
.sym 7236 $PACKER_VCC_NET
.sym 7237 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 7240 ballvga.changey_SB_LUT4_I3_I2[2]
.sym 7242 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 7246 ballvga.changey_SB_LUT4_I3_I2[3]
.sym 7249 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 7252 ballvga.changey_SB_LUT4_I3_I2[4]
.sym 7255 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 7258 ballvga.changey_SB_LUT4_I3_I2[5]
.sym 7261 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 7264 ballvga.changey_SB_LUT4_I3_I2[6]
.sym 7266 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 7270 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 7273 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 7302 start_SB_LUT4_I2_O[0]
.sym 7303 ballvga.die
.sym 7304 ballvga.die_SB_DFFESR_Q_E
.sym 7305 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7316 left$SB_IO_IN
.sym 7318 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 7326 paddlevga.paddlex[5]
.sym 7328 ballvga.ballx[9]
.sym 7329 ballvga.temp_SB_LUT4_I3_O[2]
.sym 7331 start_SB_LUT4_I2_O[2]
.sym 7332 ballvga.diry_SB_DFF_D_Q[0]
.sym 7333 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 7335 start_SB_LUT4_I2_O[0]
.sym 7336 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 7337 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 7338 ballvga.changey_SB_LUT4_I3_I2[7]
.sym 7347 ballvga.die
.sym 7361 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 7363 $PACKER_VCC_NET
.sym 7375 $nextpnr_ICESTORM_LC_103$I3
.sym 7378 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 7385 $nextpnr_ICESTORM_LC_103$I3
.sym 7421 $PACKER_VCC_NET
.sym 7423 start$SB_IO_IN_$glb_clk
.sym 7424 ballvga.die
.sym 7451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 7452 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 7453 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 7454 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 7455 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 7456 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 7464 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7467 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7474 ballvga.ballx[6]
.sym 7475 paddlevga.paddlex[8]
.sym 7476 ballvga.ballx[3]
.sym 7478 start$SB_IO_IN
.sym 7479 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 7482 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 7483 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 7484 ballvga.ballx[4]
.sym 7491 ballvga.ballx[4]
.sym 7493 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 7495 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7497 ballvga.ballx[3]
.sym 7499 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 7501 ballvga.ballx[7]
.sym 7504 ballvga.ballx[6]
.sym 7507 $PACKER_VCC_NET
.sym 7510 ballvga.ballx[8]
.sym 7512 ballvga.ballx[5]
.sym 7515 $PACKER_VCC_NET
.sym 7522 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 7524 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 7525 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 7528 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 7530 $PACKER_VCC_NET
.sym 7531 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7532 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 7534 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 7536 ballvga.ballx[3]
.sym 7537 $PACKER_VCC_NET
.sym 7538 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 7540 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 7542 $PACKER_VCC_NET
.sym 7543 ballvga.ballx[4]
.sym 7544 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 7546 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 7548 $PACKER_VCC_NET
.sym 7549 ballvga.ballx[5]
.sym 7550 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 7552 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 7554 $PACKER_VCC_NET
.sym 7555 ballvga.ballx[6]
.sym 7556 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 7558 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 7560 $PACKER_VCC_NET
.sym 7561 ballvga.ballx[7]
.sym 7562 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 7564 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 7566 ballvga.ballx[8]
.sym 7567 $PACKER_VCC_NET
.sym 7568 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 7596 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 7597 ballvga.temp_SB_LUT4_I3_O[2]
.sym 7599 start_SB_LUT4_I2_O[1]
.sym 7600 ballvga.ballx[8]
.sym 7601 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 7602 ballvga.ballx[5]
.sym 7603 ballvga.inverty
.sym 7623 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 7624 ballvga.ballx[6]
.sym 7626 ballvga.ballx[3]
.sym 7630 ballvga.ballx[9]
.sym 7632 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 7638 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 7639 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 7641 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 7642 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 7643 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 7644 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 7645 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 7646 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 7647 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 7649 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 7650 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 7651 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 7652 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 7654 ballvga.ballx[9]
.sym 7655 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 7657 $PACKER_VCC_NET
.sym 7661 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 7662 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7665 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7666 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7670 $PACKER_VCC_NET
.sym 7671 ballvga.ballx[9]
.sym 7673 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 7676 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 7677 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7678 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 7679 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7682 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 7683 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 7684 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7685 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7688 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 7689 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 7690 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7691 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7694 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 7695 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 7696 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7697 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7700 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7701 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7702 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 7703 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 7706 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 7707 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 7708 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7709 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7712 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 7713 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7714 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 7715 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 7716 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 7717 clk_pxl$SB_IO_OUT
.sym 7718 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 7743 ballvga.velocity[1]
.sym 7744 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 7747 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 7748 ballvga.ballx[4]
.sym 7749 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 7756 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7759 ballvga.ballx[9]
.sym 7761 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 7763 ballvga.ballx[7]
.sym 7764 ballvga.temp_SB_LUT4_I3_O[2]
.sym 7765 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 7767 $PACKER_VCC_NET
.sym 7770 ballvga.ballx[7]
.sym 7772 paddlevga.paddlex[4]
.sym 7774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7776 paddlevga.paddlex[7]
.sym 7778 paddlevga.paddlex[6]
.sym 7788 ballvga.ballx[8]
.sym 7789 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7790 ballvga.ballx[6]
.sym 7795 ballvga.ballx[7]
.sym 7798 ballvga.ballx[5]
.sym 7799 ballvga.ballx[3]
.sym 7800 ballvga.velocity[1]
.sym 7805 ballvga.ballx[4]
.sym 7812 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 7816 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 7818 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 7819 ballvga.velocity[1]
.sym 7822 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 7825 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 7826 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 7828 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 7831 ballvga.ballx[3]
.sym 7832 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 7834 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 7837 ballvga.ballx[4]
.sym 7838 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 7840 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 7842 ballvga.ballx[5]
.sym 7844 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 7846 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 7848 ballvga.ballx[6]
.sym 7850 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 7852 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 7855 ballvga.ballx[7]
.sym 7856 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 7858 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 7860 ballvga.ballx[8]
.sym 7862 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 7903 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 7909 ballvga.ballx[7]
.sym 7914 paddlevga.paddlex[5]
.sym 7920 paddlevga.paddlex[9]
.sym 7921 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 7922 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 7926 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 7950 ballvga.ballx[9]
.sym 7965 ballvga.ballx[9]
.sym 7967 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 8038 right_SB_LUT4_I2_I0[8]
.sym 8039 paddlevga.paddlex[4]
.sym 8040 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 8041 paddlevga.paddlex[7]
.sym 8042 paddlevga.paddlex[6]
.sym 8043 paddlevga.paddlex[5]
.sym 8044 paddlevga.paddlex[3]
.sym 8062 paddlevga.paddlex[8]
.sym 8084 paddlevga.paddlex[8]
.sym 8090 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8092 paddlevga.paddlex[2]
.sym 8096 $PACKER_VCC_NET
.sym 8098 paddlevga.paddlex[7]
.sym 8104 paddlevga.paddlex[4]
.sym 8106 $PACKER_VCC_NET
.sym 8107 paddlevga.paddlex[6]
.sym 8108 paddlevga.paddlex[5]
.sym 8109 paddlevga.paddlex[3]
.sym 8110 $nextpnr_ICESTORM_LC_58$O
.sym 8112 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 8116 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 8118 $PACKER_VCC_NET
.sym 8119 paddlevga.paddlex[2]
.sym 8122 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 8124 $PACKER_VCC_NET
.sym 8125 paddlevga.paddlex[3]
.sym 8126 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 8128 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 8130 $PACKER_VCC_NET
.sym 8131 paddlevga.paddlex[4]
.sym 8132 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 8134 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 8136 paddlevga.paddlex[5]
.sym 8137 $PACKER_VCC_NET
.sym 8138 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 8140 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 8142 paddlevga.paddlex[6]
.sym 8143 $PACKER_VCC_NET
.sym 8144 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 8146 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 8148 $PACKER_VCC_NET
.sym 8149 paddlevga.paddlex[7]
.sym 8150 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 8152 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 8154 paddlevga.paddlex[8]
.sym 8155 $PACKER_VCC_NET
.sym 8156 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 8186 left_SB_LUT4_I3_I1[2]
.sym 8187 left_SB_LUT4_I3_I1[3]
.sym 8188 left_SB_LUT4_I3_I1[4]
.sym 8189 left_SB_LUT4_I3_I1[5]
.sym 8190 left_SB_LUT4_I3_I1[6]
.sym 8191 left_SB_LUT4_I3_I1[7]
.sym 8193 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8194 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8202 left$SB_IO_IN
.sym 8208 right_SB_LUT4_I2_I1[7]
.sym 8210 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 8220 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 8225 left_SB_LUT4_I3_I0[8]
.sym 8226 left$SB_IO_IN
.sym 8229 paddlevga.paddlex[7]
.sym 8231 paddlevga.paddlex[5]
.sym 8232 left_SB_LUT4_I3_I0[7]
.sym 8234 left$SB_IO_IN
.sym 8236 paddlevga.paddlex[9]
.sym 8240 paddlevga.paddlex[3]
.sym 8241 right_SB_LUT4_I2_I1[7]
.sym 8245 $PACKER_VCC_NET
.sym 8248 left_SB_LUT4_I3_I1[7]
.sym 8249 left_SB_LUT4_I3_I1[8]
.sym 8251 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8252 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 8258 paddlevga.paddlex[9]
.sym 8260 $PACKER_VCC_NET
.sym 8261 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 8270 left$SB_IO_IN
.sym 8271 left_SB_LUT4_I3_I1[7]
.sym 8272 right_SB_LUT4_I2_I1[7]
.sym 8273 left_SB_LUT4_I3_I0[7]
.sym 8276 left_SB_LUT4_I3_I1[8]
.sym 8277 left_SB_LUT4_I3_I0[8]
.sym 8278 left$SB_IO_IN
.sym 8279 right_SB_LUT4_I2_I1[7]
.sym 8284 paddlevga.paddlex[7]
.sym 8291 paddlevga.paddlex[5]
.sym 8297 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8303 paddlevga.paddlex[3]
.sym 8304 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 8305 clk_pxl$SB_IO_OUT
.sym 8331 left_SB_LUT4_I3_I1[8]
.sym 8332 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 8333 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 8334 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 8335 right_SB_LUT4_I2_I1[0]
.sym 8336 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8337 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 8338 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 8351 paddlevga.paddlex[2]
.sym 8353 right_SB_LUT4_I2_I1[7]
.sym 8355 $PACKER_VCC_NET
.sym 8358 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 8360 right_SB_LUT4_I2_I1[7]
.sym 8374 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8384 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 8385 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 8387 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 8389 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 8392 right_SB_LUT4_I2_I1[0]
.sym 8394 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 8397 $PACKER_VCC_NET
.sym 8402 $PACKER_VCC_NET
.sym 8403 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 8404 $nextpnr_ICESTORM_LC_36$O
.sym 8407 right_SB_LUT4_I2_I1[0]
.sym 8410 right_SB_LUT4_I2_I1[1]
.sym 8412 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 8416 right_SB_LUT4_I2_I1[2]
.sym 8418 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 8419 $PACKER_VCC_NET
.sym 8422 right_SB_LUT4_I2_I1[3]
.sym 8424 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 8425 $PACKER_VCC_NET
.sym 8428 right_SB_LUT4_I2_I1[4]
.sym 8431 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 8434 right_SB_LUT4_I2_I1[5]
.sym 8437 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 8440 right_SB_LUT4_I2_I1[6]
.sym 8443 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 8446 $nextpnr_ICESTORM_LC_37$I3
.sym 8448 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 8488 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 8492 brickvga.lvl[1]
.sym 8493 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 8495 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8498 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8502 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 8503 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 8504 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 8506 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 8508 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 8509 brickvga.lvl[1]
.sym 8510 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8512 brickvga.lvl[1]
.sym 8514 $nextpnr_ICESTORM_LC_37$I3
.sym 8519 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 8522 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 8524 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8525 brickvga.curr2[2]
.sym 8526 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 8528 brickvga.curr2[4]
.sym 8531 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 8532 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8533 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8536 brickvga.curr2[4]
.sym 8538 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8541 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8542 brickvga.lvl[1]
.sym 8543 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8544 brickvga.lvl[2]
.sym 8548 brickvga.curr2[8]
.sym 8549 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 8550 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 8555 $nextpnr_ICESTORM_LC_37$I3
.sym 8558 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 8559 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8560 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 8561 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8564 brickvga.curr2[2]
.sym 8565 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8566 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 8567 brickvga.curr2[4]
.sym 8570 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8571 brickvga.curr2[8]
.sym 8572 brickvga.lvl[1]
.sym 8573 brickvga.lvl[2]
.sym 8576 brickvga.curr2[4]
.sym 8577 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8578 brickvga.lvl[2]
.sym 8579 brickvga.lvl[1]
.sym 8582 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8583 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 8584 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8585 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8588 brickvga.lvl[2]
.sym 8589 brickvga.lvl[1]
.sym 8590 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 8591 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8594 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 8595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8596 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 8597 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8599 clk_pxl$SB_IO_OUT
.sym 8626 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 8627 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 8628 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 8629 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 8630 brickvga.curr2[9]
.sym 8631 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8632 brickvga.curr1[5]
.sym 8637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8639 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8645 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8646 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 8651 brickvga.curr1[6]
.sym 8653 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8654 brickvga.lvl[2]
.sym 8655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8656 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 8659 brickvga.579.Y[2]
.sym 8660 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8666 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 8667 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 8668 brickvga.lvl[2]
.sym 8669 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 8671 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8673 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8676 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 8681 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 8683 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 8684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8685 brickvga.curr1[8]
.sym 8687 brickvga.curr1[6]
.sym 8689 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8690 brickvga.curr1[9]
.sym 8692 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 8693 brickvga.lvl[1]
.sym 8694 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 8696 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8697 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8699 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 8700 brickvga.curr1[9]
.sym 8701 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8702 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 8705 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8706 brickvga.lvl[2]
.sym 8707 brickvga.curr1[6]
.sym 8708 brickvga.lvl[1]
.sym 8711 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8713 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 8717 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8718 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8719 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 8720 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8724 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 8726 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8729 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 8730 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8731 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 8732 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8735 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 8736 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 8737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8738 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8741 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8742 brickvga.lvl[1]
.sym 8743 brickvga.curr1[8]
.sym 8744 brickvga.lvl[2]
.sym 8746 clk_pxl$SB_IO_OUT
.sym 8785 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 8787 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 8789 del
.sym 8790 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8792 brickvga.curr2[2]
.sym 8793 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 8796 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8797 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8799 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8801 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8806 brickvga.curr1[5]
.sym 8813 brickvga.lvl[2]
.sym 8814 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8815 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8816 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 8817 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 8819 brickvga.lvl[1]
.sym 8820 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 8821 brickvga.curr1[9]
.sym 8822 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 8823 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8824 brickvga.curr1[8]
.sym 8825 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8826 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 8827 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 8828 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 8829 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8832 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 8833 brickvga.lvl[1]
.sym 8834 brickvga.curr1[7]
.sym 8836 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 8837 brickvga.curr1[2]
.sym 8839 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8841 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8842 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 8843 brickvga.579.Y[2]
.sym 8844 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8846 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8847 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 8848 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8849 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 8852 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8853 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 8854 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 8855 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 8858 brickvga.curr1[8]
.sym 8859 brickvga.curr1[9]
.sym 8860 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8861 brickvga.curr1[7]
.sym 8864 brickvga.curr1[7]
.sym 8865 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 8866 brickvga.579.Y[2]
.sym 8870 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 8871 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8872 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 8873 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8876 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 8877 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8878 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 8879 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8882 brickvga.lvl[2]
.sym 8883 brickvga.curr1[2]
.sym 8884 brickvga.lvl[1]
.sym 8885 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8888 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8889 brickvga.lvl[2]
.sym 8890 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8891 brickvga.lvl[1]
.sym 8893 clk_pxl$SB_IO_OUT
.sym 8921 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 8922 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 8923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 8924 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 8925 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 8926 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 8931 brickvga.lvl[2]
.sym 8932 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8937 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 8938 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8939 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 8941 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 8942 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8944 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 8945 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 8946 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 8947 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 8948 brickvga.lvl[2]
.sym 8950 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8954 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 8961 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 8962 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 8963 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 8965 brickvga.curr1[4]
.sym 8966 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8967 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 8969 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 8970 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 8971 brickvga.curr0[4]
.sym 8972 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 8974 brickvga.566.S[0]
.sym 8976 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 8977 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8978 brickvga.curr0[8]
.sym 8980 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 8981 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 8982 brickvga.lvl[1]
.sym 8986 brickvga.lvl[2]
.sym 8987 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 8989 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 8990 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 8991 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 8993 brickvga.lvl[1]
.sym 8994 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 8995 brickvga.curr0[4]
.sym 8996 brickvga.lvl[2]
.sym 8999 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 9000 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 9005 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9006 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9007 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 9008 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9011 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9012 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 9013 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9014 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 9017 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9018 brickvga.curr1[4]
.sym 9020 brickvga.566.S[0]
.sym 9023 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9024 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 9025 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 9026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 9029 brickvga.curr0[8]
.sym 9030 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9031 brickvga.lvl[1]
.sym 9032 brickvga.lvl[2]
.sym 9035 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 9036 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 9037 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 9040 clk_pxl$SB_IO_OUT
.sym 9078 brickvga.lvl[1]
.sym 9082 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9085 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9086 brickvga.566.S[0]
.sym 9087 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 9088 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 9089 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9090 brickvga.lvl[2]
.sym 9091 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 9092 brickvga.lvl[1]
.sym 9095 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 9097 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 9099 brickvga.curr0[7]
.sym 9100 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9110 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9111 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9112 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 9113 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 9116 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9117 brickvga.curr0[8]
.sym 9119 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 9121 brickvga.curr0[9]
.sym 9122 brickvga.curr0[6]
.sym 9123 brickvga.curr0[7]
.sym 9125 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 9126 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9127 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9129 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9130 brickvga.curr0[6]
.sym 9131 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9133 brickvga.lvl[1]
.sym 9134 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9135 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 9136 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9138 brickvga.lvl[2]
.sym 9140 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9141 brickvga.curr0[9]
.sym 9142 brickvga.lvl[2]
.sym 9143 brickvga.lvl[1]
.sym 9146 brickvga.curr0[8]
.sym 9147 brickvga.curr0[7]
.sym 9148 brickvga.curr0[9]
.sym 9149 brickvga.curr0[6]
.sym 9152 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9153 brickvga.curr0[9]
.sym 9154 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9155 brickvga.curr0[8]
.sym 9158 brickvga.lvl[1]
.sym 9159 brickvga.lvl[2]
.sym 9160 brickvga.curr0[6]
.sym 9161 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9164 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9165 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 9166 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9167 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 9171 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 9173 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9176 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 9177 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9178 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9179 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9182 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9183 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9184 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 9185 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9187 clk_pxl$SB_IO_OUT
.sym 9215 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9216 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9217 brickvga.curr0[5]
.sym 9218 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9219 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[1]
.sym 9220 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 9226 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 9227 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9229 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 9230 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 9231 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 9233 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9236 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9239 brickvga.579.Y[2]
.sym 9240 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9244 brickvga.579.Y[2]
.sym 9245 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9246 brickvga.lvl[2]
.sym 9248 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9255 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9256 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9257 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9258 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 9259 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 9260 brickvga.curr0[4]
.sym 9261 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 9262 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 9264 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9265 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 9266 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9267 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9268 brickvga.curr0[4]
.sym 9269 brickvga.curr0[6]
.sym 9270 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9273 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9274 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9275 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9276 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 9277 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 9278 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9279 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9280 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9282 brickvga.curr0[5]
.sym 9285 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9287 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9288 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9289 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9290 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9293 brickvga.curr0[5]
.sym 9294 brickvga.curr0[4]
.sym 9295 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 9296 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9299 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 9301 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9302 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 9305 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 9306 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9307 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9308 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9311 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 9312 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9313 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9314 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 9317 brickvga.curr0[4]
.sym 9318 brickvga.curr0[6]
.sym 9319 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9320 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9324 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 9326 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9329 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9330 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 9331 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9332 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9334 clk_pxl$SB_IO_OUT
.sym 9360 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 9361 brickvga.curr5[9]
.sym 9362 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 9363 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 9364 brickvga.curr0[7]
.sym 9366 brickvga.curr3[7]
.sym 9367 brickvga.959.Y_B_SB_LUT4_O_I1[0]
.sym 9378 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9379 del
.sym 9380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9383 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9385 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9390 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 9392 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9394 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9395 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9403 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9404 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9405 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 9407 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 9408 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 9410 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9411 brickvga.lvl[1]
.sym 9412 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9413 brickvga.lvl[2]
.sym 9414 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9416 brickvga.579.Y[2]
.sym 9418 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9422 brickvga.del_SB_LUT4_I3_5_O[1]
.sym 9423 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9425 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 9426 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9427 brickvga.curr5[7]
.sym 9432 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 9440 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 9441 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9442 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9443 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 9446 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9447 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 9448 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 9449 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9458 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9459 brickvga.lvl[2]
.sym 9460 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9461 brickvga.lvl[1]
.sym 9464 brickvga.lvl[1]
.sym 9465 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9466 brickvga.lvl[2]
.sym 9467 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 9470 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9471 brickvga.curr5[7]
.sym 9472 brickvga.579.Y[2]
.sym 9476 brickvga.del_SB_LUT4_I3_5_O[1]
.sym 9477 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 9478 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 9479 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9481 clk_pxl$SB_IO_OUT
.sym 9507 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9508 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9509 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 9510 brickvga.curr5[8]
.sym 9511 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 9512 brickvga.curr4[0]
.sym 9513 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9514 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9520 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9522 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9523 brickvga.lvl[1]
.sym 9525 brickvga.lvl[2]
.sym 9532 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 9533 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 9535 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 9540 brickvga.lvl[2]
.sym 9542 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9549 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[1]
.sym 9550 brickvga.curr5[5]
.sym 9553 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9554 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 9556 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9557 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9558 brickvga.curr5[7]
.sym 9560 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9561 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 9563 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9565 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9566 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 9567 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9569 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9570 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9571 brickvga.lvl[1]
.sym 9573 brickvga.lvl[2]
.sym 9574 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9575 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9577 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9578 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9579 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9581 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9582 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9583 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9584 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9587 brickvga.lvl[1]
.sym 9588 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9589 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9590 brickvga.lvl[2]
.sym 9593 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9594 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9595 brickvga.curr5[5]
.sym 9596 brickvga.curr5[7]
.sym 9599 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9600 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9601 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9602 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 9605 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9606 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9607 brickvga.lvl[2]
.sym 9608 brickvga.lvl[1]
.sym 9611 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[1]
.sym 9612 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9613 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9614 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 9617 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9619 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 9623 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9624 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9625 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9626 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9628 clk_pxl$SB_IO_OUT
.sym 9654 brickvga.curr3[6]
.sym 9655 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9656 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 9657 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 9659 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9660 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 9661 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 9667 del
.sym 9670 col[5]
.sym 9674 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9680 brickvga.lvl[1]
.sym 9681 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9682 brickvga.lvl[2]
.sym 9684 brickvga.curr4[0]
.sym 9686 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9695 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9696 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9697 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 9698 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9699 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9701 brickvga.del_SB_LUT4_I3_4_O[3]
.sym 9702 brickvga.curr5[0]
.sym 9705 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9706 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 9708 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9709 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9711 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 9713 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9714 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9716 brickvga.curr5[2]
.sym 9717 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9718 brickvga.579.Y[2]
.sym 9721 brickvga.curr5[5]
.sym 9725 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9726 brickvga.curr5[0]
.sym 9729 brickvga.579.Y[2]
.sym 9730 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9731 brickvga.curr5[5]
.sym 9734 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9735 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 9736 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9740 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 9741 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9742 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 9743 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9746 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9747 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 9752 brickvga.curr5[0]
.sym 9753 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9754 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9755 brickvga.curr5[2]
.sym 9758 brickvga.curr5[2]
.sym 9759 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9760 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9761 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 9764 brickvga.curr5[0]
.sym 9765 brickvga.curr5[2]
.sym 9766 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9767 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9770 brickvga.curr5[0]
.sym 9771 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9772 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9773 brickvga.del_SB_LUT4_I3_4_O[3]
.sym 9775 clk_pxl$SB_IO_OUT
.sym 9801 brickvga.curr4[8]
.sym 9802 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 9803 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 9804 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 9805 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 9806 brickvga.curr4[2]
.sym 9807 brickvga.curr4[5]
.sym 9808 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 9813 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9820 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9826 brickvga.566.S[0]
.sym 9827 brickvga.579.Y[2]
.sym 9828 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9829 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 9834 brickvga.lvl[2]
.sym 9836 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9844 brickvga.curr5[5]
.sym 9845 brickvga.curr5[6]
.sym 9846 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 9847 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 9848 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9850 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 9851 brickvga.curr5[4]
.sym 9853 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9854 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 9856 brickvga.566.S[0]
.sym 9859 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9860 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9862 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 9863 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 9864 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 9865 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9867 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 9868 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 9870 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9871 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 9873 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 9875 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 9876 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 9877 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 9881 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9882 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9883 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 9884 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 9887 brickvga.curr5[4]
.sym 9888 brickvga.curr5[6]
.sym 9889 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 9890 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9893 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 9894 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 9895 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9896 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 9899 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9900 brickvga.curr5[6]
.sym 9902 brickvga.566.S[0]
.sym 9906 brickvga.curr5[4]
.sym 9907 brickvga.566.S[0]
.sym 9908 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9911 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 9912 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 9913 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 9914 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 9917 brickvga.curr5[6]
.sym 9918 brickvga.curr5[4]
.sym 9919 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9920 brickvga.curr5[5]
.sym 9922 clk_pxl$SB_IO_OUT
.sym 9948 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 9949 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 9950 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 9951 brickvga.del_SB_LUT4_I3_3_O[3]
.sym 9952 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 9953 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 9954 brickvga.lvl_store[2]
.sym 9955 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 9966 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 9972 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 9976 brickvga.566.S[0]
.sym 9979 brickvga.579.Y[2]
.sym 9982 brickvga.lvl[1]
.sym 9989 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 9998 brickvga.lvl[1]
.sym 10001 brickvga.lvl_store[1]
.sym 10002 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10004 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10007 brickvga.lvl_SB_DFFESR_Q_E
.sym 10008 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 10011 brickvga.lvl_store[2]
.sym 10015 brickvga.lvl[2]
.sym 10017 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 10021 $nextpnr_ICESTORM_LC_180$O
.sym 10024 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10027 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10030 brickvga.lvl_store[1]
.sym 10031 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10036 brickvga.lvl_store[2]
.sym 10037 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10040 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 10041 brickvga.lvl[1]
.sym 10042 brickvga.lvl[2]
.sym 10048 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10053 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10054 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 10059 brickvga.lvl[2]
.sym 10060 brickvga.lvl[1]
.sym 10061 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 10064 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 10066 brickvga.lvl[2]
.sym 10067 brickvga.lvl[1]
.sym 10068 brickvga.lvl_SB_DFFESR_Q_E
.sym 10069 clk_pxl$SB_IO_OUT
.sym 10070 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 10111 brickvga.lvl[1]
.sym 10113 brickvga.lvl[2]
.sym 10115 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 10116 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10117 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 10120 brickvga.lvl[2]
.sym 10123 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 10147 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 10150 brickvga.566.S[0]
.sym 10151 brickvga.566.B_AND_S[10]
.sym 10165 brickvga.579.Y[2]
.sym 10176 brickvga.566.B_AND_S[10]
.sym 10177 brickvga.566.S[0]
.sym 10195 brickvga.566.B_AND_S[10]
.sym 10213 brickvga.566.S[0]
.sym 10215 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 10216 clk_pxl$SB_IO_OUT
.sym 10217 brickvga.579.Y[2]
.sym 11035 pll1.clk_locked
.sym 11054 pll1.clk_locked
.sym 11117 pll1.clk_locked
.sym 11231 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 11232 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11233 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 11234 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 11235 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 11236 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 11274 $PACKER_VCC_NET
.sym 11277 ballvga.bally[4]
.sym 11278 ballvga.bally[5]
.sym 11279 ballvga.bally[3]
.sym 11281 ballvga.bally[8]
.sym 11283 ballvga.bally[7]
.sym 11285 ballvga.bally[6]
.sym 11289 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11301 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 11302 $PACKER_VCC_NET
.sym 11303 $nextpnr_ICESTORM_LC_88$O
.sym 11306 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11309 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11311 $PACKER_VCC_NET
.sym 11312 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 11315 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11317 ballvga.bally[3]
.sym 11318 $PACKER_VCC_NET
.sym 11319 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11321 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 11323 ballvga.bally[4]
.sym 11324 $PACKER_VCC_NET
.sym 11325 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11327 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 11329 ballvga.bally[5]
.sym 11330 $PACKER_VCC_NET
.sym 11331 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 11333 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 11335 $PACKER_VCC_NET
.sym 11336 ballvga.bally[6]
.sym 11337 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 11339 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 11341 ballvga.bally[7]
.sym 11342 $PACKER_VCC_NET
.sym 11343 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 11345 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 11347 $PACKER_VCC_NET
.sym 11348 ballvga.bally[8]
.sym 11349 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 11372 ballvga.ballx[9]
.sym 11377 ballvga.ballx[6]
.sym 11385 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 11398 ballvga.ballx[8]
.sym 11399 left$SB_IO_IN
.sym 11402 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 11408 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11409 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11413 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 11418 ballvga.ballx[4]
.sym 11421 ballvga.ballx[5]
.sym 11422 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 11423 $PACKER_VCC_NET
.sym 11429 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 11435 $PACKER_VCC_NET
.sym 11437 ballvga.diry_SB_DFF_D_Q[0]
.sym 11451 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 11452 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 11453 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 11456 ballvga.bally[9]
.sym 11463 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 11468 $PACKER_VCC_NET
.sym 11469 ballvga.bally[9]
.sym 11470 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 11473 ballvga.diry_SB_DFF_D_Q[0]
.sym 11476 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 11481 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 11485 ballvga.diry_SB_DFF_D_Q[0]
.sym 11492 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 11506 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 11514 ballvga.inverty_$glb_clk
.sym 11517 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 11518 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 11519 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 11520 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 11521 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11522 ballvga.bally[9]
.sym 11523 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 11529 $PACKER_VCC_NET
.sym 11532 ballvga.ballx[7]
.sym 11534 ballvga.bally[8]
.sym 11538 ballvga.bally[7]
.sym 11539 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 11551 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 11559 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 11560 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 11564 ballvga.temp_SB_LUT4_I3_O[0]
.sym 11566 start_SB_LUT4_I2_O[2]
.sym 11567 ballvga.temp_SB_LUT4_I3_O[2]
.sym 11568 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 11571 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 11575 ballvga.play_SB_DFFESR_Q_E
.sym 11578 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11584 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 11587 ballvga.bally[9]
.sym 11598 ballvga.bally[9]
.sym 11603 ballvga.temp_SB_LUT4_I3_O[2]
.sym 11604 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 11605 ballvga.temp_SB_LUT4_I3_O[0]
.sym 11609 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 11614 start_SB_LUT4_I2_O[2]
.sym 11615 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 11616 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 11617 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 11634 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 11636 ballvga.play_SB_DFFESR_Q_E
.sym 11637 clk_pxl$SB_IO_OUT
.sym 11638 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 11652 ballvga.bally[9]
.sym 11654 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 11655 ballvga.temp_SB_LUT4_I3_O[2]
.sym 11658 col[7]
.sym 11659 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 11661 ballvga.ballx[9]
.sym 11662 start_SB_LUT4_I2_O[2]
.sym 11664 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11666 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 11668 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11671 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 11672 $PACKER_VCC_NET
.sym 11682 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 11683 $PACKER_VCC_NET
.sym 11686 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 11689 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 11691 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 11695 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 11698 $PACKER_VCC_NET
.sym 11701 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 11705 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 11710 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 11712 $nextpnr_ICESTORM_LC_114$O
.sym 11715 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 11718 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 11720 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 11721 $PACKER_VCC_NET
.sym 11724 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 11726 $PACKER_VCC_NET
.sym 11727 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 11730 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 11733 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 11736 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 11738 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 11739 $PACKER_VCC_NET
.sym 11742 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 11744 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 11745 $PACKER_VCC_NET
.sym 11748 ballvga.temp_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 11750 $PACKER_VCC_NET
.sym 11751 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 11754 $nextpnr_ICESTORM_LC_115$I3
.sym 11756 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 11763 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 11764 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[5]
.sym 11765 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[3]
.sym 11766 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[6]
.sym 11767 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[2]
.sym 11768 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 11769 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[8]
.sym 11775 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 11776 start$SB_IO_IN
.sym 11781 start$SB_IO_IN
.sym 11786 left$SB_IO_IN
.sym 11787 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 11789 paddlevga.paddlex[3]
.sym 11790 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 11791 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 11793 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 11794 ballvga.ballx[8]
.sym 11795 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 11797 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 11798 $nextpnr_ICESTORM_LC_115$I3
.sym 11805 ballvga.die_SB_DFFESR_Q_E
.sym 11816 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 11823 start_SB_LUT4_I2_O[2]
.sym 11826 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 11830 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11832 $PACKER_VCC_NET
.sym 11833 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 11835 $nextpnr_ICESTORM_LC_115$COUT
.sym 11838 $PACKER_VCC_NET
.sym 11839 $nextpnr_ICESTORM_LC_115$I3
.sym 11845 $nextpnr_ICESTORM_LC_115$COUT
.sym 11848 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11851 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 11856 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 11857 start_SB_LUT4_I2_O[2]
.sym 11882 ballvga.die_SB_DFFESR_Q_E
.sym 11883 clk_pxl$SB_IO_OUT
.sym 11884 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 11899 ballvga.ballx[6]
.sym 11903 ballvga.ballx[9]
.sym 11906 ballvga.ballx[3]
.sym 11907 ballvga.die
.sym 11908 start$SB_IO_IN
.sym 11910 ballvga.ballx[5]
.sym 11911 paddlevga.paddlex[2]
.sym 11916 $PACKER_VCC_NET
.sym 11917 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 11919 ballvga.ballx[4]
.sym 11927 paddlevga.paddlex[7]
.sym 11929 paddlevga.paddlex[2]
.sym 11930 paddlevga.paddlex[5]
.sym 11935 paddlevga.paddlex[4]
.sym 11936 paddlevga.paddlex[6]
.sym 11938 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11940 $PACKER_VCC_NET
.sym 11945 paddlevga.paddlex[8]
.sym 11949 paddlevga.paddlex[3]
.sym 11958 $nextpnr_ICESTORM_LC_59$O
.sym 11960 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11964 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 11967 paddlevga.paddlex[2]
.sym 11970 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 11972 paddlevga.paddlex[3]
.sym 11974 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 11976 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 11978 paddlevga.paddlex[4]
.sym 11979 $PACKER_VCC_NET
.sym 11980 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 11982 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 11984 $PACKER_VCC_NET
.sym 11985 paddlevga.paddlex[5]
.sym 11986 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 11988 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 11991 paddlevga.paddlex[6]
.sym 11992 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 11994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 11996 paddlevga.paddlex[7]
.sym 11998 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 12000 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 12003 paddlevga.paddlex[8]
.sym 12004 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 12009 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[8]
.sym 12010 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 12011 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 12012 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 12013 ballvga.invertx
.sym 12014 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 12015 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 12021 paddlevga.paddlex[7]
.sym 12022 paddlevga.paddlex[6]
.sym 12027 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 12031 paddlevga.paddlex[4]
.sym 12044 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 12049 start_SB_LUT4_I2_O[0]
.sym 12050 start$SB_IO_IN
.sym 12051 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 12052 start_SB_LUT4_I2_O[1]
.sym 12053 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 12056 ballvga.diry_SB_DFF_D_Q[0]
.sym 12057 paddlevga.paddlex[9]
.sym 12058 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 12059 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 12060 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 12061 start_SB_LUT4_I2_O[2]
.sym 12071 changey
.sym 12076 start_SB_LUT4_I2_O[1]
.sym 12083 paddlevga.paddlex[9]
.sym 12085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 12088 start_SB_LUT4_I2_O[2]
.sym 12089 start_SB_LUT4_I2_O[0]
.sym 12090 start_SB_LUT4_I2_O[1]
.sym 12101 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 12103 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 12106 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 12113 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 12114 start_SB_LUT4_I2_O[2]
.sym 12115 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 12119 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 12124 ballvga.diry_SB_DFF_D_Q[0]
.sym 12125 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 12126 start$SB_IO_IN
.sym 12127 changey
.sym 12128 start_SB_LUT4_I2_O[1]
.sym 12129 clk_pxl$SB_IO_OUT
.sym 12132 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 12133 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 12134 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 12135 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 12136 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 12137 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 12138 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 12143 paddlevga.paddlex[9]
.sym 12144 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 12145 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 12146 start$SB_IO_IN
.sym 12148 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 12149 start_SB_LUT4_I2_O[2]
.sym 12152 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[8]
.sym 12155 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 12157 changey
.sym 12159 paddlevga.paddlex[4]
.sym 12160 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12163 paddlevga.paddlex[7]
.sym 12165 paddlevga.paddlex[6]
.sym 12166 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 12175 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 12176 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 12180 ballvga.velocity[1]
.sym 12183 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 12184 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 12186 $PACKER_VCC_NET
.sym 12187 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 12189 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 12197 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 12199 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 12202 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 12205 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 12211 $PACKER_VCC_NET
.sym 12213 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 12214 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 12229 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 12230 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 12231 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 12232 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 12235 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 12236 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 12237 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 12238 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 12242 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 12244 ballvga.velocity[1]
.sym 12251 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 12252 clk_pxl$SB_IO_OUT
.sym 12253 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 12254 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 12261 changey
.sym 12263 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 12269 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 12274 ballvga.ballx[6]
.sym 12275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 12276 ballvga.ballx[3]
.sym 12278 left$SB_IO_IN
.sym 12281 paddlevga.paddlex[3]
.sym 12284 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 12286 left$SB_IO_IN
.sym 12287 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 12299 $PACKER_VCC_NET
.sym 12302 paddlevga.paddlex[3]
.sym 12305 paddlevga.paddlex[4]
.sym 12307 paddlevga.paddlex[7]
.sym 12308 paddlevga.paddlex[6]
.sym 12309 paddlevga.paddlex[5]
.sym 12316 paddlevga.paddlex[8]
.sym 12317 paddlevga.paddlex[2]
.sym 12321 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12326 $PACKER_VCC_NET
.sym 12327 $nextpnr_ICESTORM_LC_38$O
.sym 12329 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12333 right_SB_LUT4_I2_I0[1]
.sym 12335 paddlevga.paddlex[2]
.sym 12339 right_SB_LUT4_I2_I0[2]
.sym 12341 paddlevga.paddlex[3]
.sym 12345 right_SB_LUT4_I2_I0[3]
.sym 12347 $PACKER_VCC_NET
.sym 12348 paddlevga.paddlex[4]
.sym 12351 right_SB_LUT4_I2_I0[4]
.sym 12353 paddlevga.paddlex[5]
.sym 12354 $PACKER_VCC_NET
.sym 12357 right_SB_LUT4_I2_I0[5]
.sym 12359 paddlevga.paddlex[6]
.sym 12363 right_SB_LUT4_I2_I0[6]
.sym 12365 paddlevga.paddlex[7]
.sym 12366 $PACKER_VCC_NET
.sym 12369 right_SB_LUT4_I2_I0[7]
.sym 12371 $PACKER_VCC_NET
.sym 12372 paddlevga.paddlex[8]
.sym 12379 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12381 right_SB_LUT4_I2_O[0]
.sym 12385 ballvga.changey_SB_DFFESS_Q_E
.sym 12396 ballvga.ballx[9]
.sym 12403 paddlevga.paddlex[2]
.sym 12412 $PACKER_VCC_NET
.sym 12413 right_SB_LUT4_I2_I0[7]
.sym 12419 left$SB_IO_IN
.sym 12420 left_SB_LUT4_I3_I1[2]
.sym 12421 left_SB_LUT4_I3_I0[3]
.sym 12422 left_SB_LUT4_I3_I1[4]
.sym 12423 left_SB_LUT4_I3_I0[5]
.sym 12424 left_SB_LUT4_I3_I1[6]
.sym 12428 left_SB_LUT4_I3_I0[2]
.sym 12429 left_SB_LUT4_I3_I1[3]
.sym 12430 left_SB_LUT4_I3_I0[4]
.sym 12431 left_SB_LUT4_I3_I1[5]
.sym 12432 left_SB_LUT4_I3_I0[6]
.sym 12436 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 12437 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12438 right_SB_LUT4_I2_I1[7]
.sym 12445 paddlevga.paddlex[9]
.sym 12446 left$SB_IO_IN
.sym 12450 $nextpnr_ICESTORM_LC_39$I3
.sym 12453 paddlevga.paddlex[9]
.sym 12460 $nextpnr_ICESTORM_LC_39$I3
.sym 12463 right_SB_LUT4_I2_I1[7]
.sym 12464 left$SB_IO_IN
.sym 12465 left_SB_LUT4_I3_I1[3]
.sym 12466 left_SB_LUT4_I3_I0[3]
.sym 12469 left_SB_LUT4_I3_I0[5]
.sym 12470 right_SB_LUT4_I2_I1[7]
.sym 12471 left$SB_IO_IN
.sym 12472 left_SB_LUT4_I3_I1[5]
.sym 12475 right_SB_LUT4_I2_I1[7]
.sym 12476 left$SB_IO_IN
.sym 12477 left_SB_LUT4_I3_I1[6]
.sym 12478 left_SB_LUT4_I3_I0[6]
.sym 12483 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 12487 right_SB_LUT4_I2_I1[7]
.sym 12488 left_SB_LUT4_I3_I0[4]
.sym 12489 left_SB_LUT4_I3_I1[4]
.sym 12490 left$SB_IO_IN
.sym 12493 left_SB_LUT4_I3_I0[2]
.sym 12494 right_SB_LUT4_I2_I1[7]
.sym 12495 left$SB_IO_IN
.sym 12496 left_SB_LUT4_I3_I1[2]
.sym 12497 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 12498 clk_pxl$SB_IO_OUT
.sym 12503 left_SB_LUT4_I3_I1[1]
.sym 12504 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 12505 right_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12507 paddlevga.paddlex[2]
.sym 12508 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12511 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12518 right_SB_LUT4_I2_I1[7]
.sym 12523 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12525 paddlevga.paddlex[4]
.sym 12528 right_SB_LUT4_I2_O[1]
.sym 12530 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 12531 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 12543 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12545 paddlevga.paddlex[7]
.sym 12546 paddlevga.paddlex[6]
.sym 12547 paddlevga.paddlex[5]
.sym 12548 paddlevga.paddlex[3]
.sym 12551 paddlevga.paddlex[4]
.sym 12555 paddlevga.paddlex[8]
.sym 12564 paddlevga.paddlex[2]
.sym 12573 $nextpnr_ICESTORM_LC_167$O
.sym 12576 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12579 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12582 paddlevga.paddlex[2]
.sym 12585 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12587 paddlevga.paddlex[3]
.sym 12589 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 12591 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12594 paddlevga.paddlex[4]
.sym 12595 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 12597 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12600 paddlevga.paddlex[5]
.sym 12601 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 12603 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12606 paddlevga.paddlex[6]
.sym 12607 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 12609 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 12612 paddlevga.paddlex[7]
.sym 12613 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 12615 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12618 paddlevga.paddlex[8]
.sym 12619 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 12623 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 12624 brickvga.curr2[5]
.sym 12625 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 12626 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 12627 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 12628 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 12629 brickvga.curr2[6]
.sym 12630 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 12633 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 12637 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 12640 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 12641 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 12649 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 12651 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 12652 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 12653 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 12654 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12656 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 12657 brickvga.curr2[9]
.sym 12658 brickvga.curr2[7]
.sym 12659 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12671 paddlevga.paddlex[2]
.sym 12672 right_SB_LUT4_I2_O[3]
.sym 12675 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12678 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 12679 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 12681 brickvga.curr2[5]
.sym 12682 brickvga.curr2[7]
.sym 12683 brickvga.curr2[9]
.sym 12685 paddlevga.paddlex[4]
.sym 12689 brickvga.curr2[4]
.sym 12690 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 12691 paddlevga.paddlex[9]
.sym 12693 brickvga.curr2[8]
.sym 12694 brickvga.curr2[6]
.sym 12699 paddlevga.paddlex[9]
.sym 12700 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 12703 paddlevga.paddlex[4]
.sym 12709 brickvga.curr2[8]
.sym 12710 brickvga.curr2[6]
.sym 12711 brickvga.curr2[7]
.sym 12712 brickvga.curr2[5]
.sym 12715 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 12716 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 12717 right_SB_LUT4_I2_O[3]
.sym 12724 paddlevga.paddlex[2]
.sym 12727 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 12728 brickvga.curr2[4]
.sym 12729 brickvga.curr2[6]
.sym 12730 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12733 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12734 brickvga.curr2[9]
.sym 12735 brickvga.curr2[8]
.sym 12736 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 12740 paddlevga.paddlex[9]
.sym 12764 brickvga.lvl[2]
.sym 12765 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12768 right_SB_LUT4_I2_O[3]
.sym 12771 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12773 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 12774 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 12776 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 12777 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12778 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 12790 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 12793 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12794 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12800 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12802 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 12811 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 12815 $PACKER_VCC_NET
.sym 12816 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 12818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 12819 $nextpnr_ICESTORM_LC_97$O
.sym 12822 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12825 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 12827 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 12831 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 12834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12837 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12840 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 12843 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 12845 $PACKER_VCC_NET
.sym 12846 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 12849 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 12852 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 12855 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 12857 $PACKER_VCC_NET
.sym 12858 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 12861 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12864 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12870 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12871 brickvga.curr2[0]
.sym 12872 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12873 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12874 brickvga.curr2[7]
.sym 12875 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 12876 brickvga.curr2[2]
.sym 12883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12891 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12894 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12895 brickvga.curr2[9]
.sym 12898 $PACKER_VCC_NET
.sym 12901 $PACKER_VCC_NET
.sym 12904 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 12905 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 12911 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12912 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 12914 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12916 del
.sym 12918 brickvga.curr1[9]
.sym 12920 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 12921 brickvga.curr1[8]
.sym 12922 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 12923 brickvga.curr2[9]
.sym 12924 brickvga.lvl[1]
.sym 12926 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 12928 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12929 brickvga.579.Y[2]
.sym 12930 brickvga.lvl[2]
.sym 12931 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 12932 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12933 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12935 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 12936 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12938 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12940 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 12941 brickvga.curr1[5]
.sym 12942 $nextpnr_ICESTORM_LC_98$I3
.sym 12944 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12952 $nextpnr_ICESTORM_LC_98$I3
.sym 12955 brickvga.curr1[5]
.sym 12956 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 12958 brickvga.579.Y[2]
.sym 12961 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12962 brickvga.curr1[8]
.sym 12963 brickvga.curr1[9]
.sym 12964 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 12967 brickvga.lvl[2]
.sym 12968 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 12969 brickvga.curr2[9]
.sym 12970 brickvga.lvl[1]
.sym 12973 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 12974 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12975 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12976 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12979 del
.sym 12981 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 12985 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 12986 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 12987 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 12988 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 12990 clk_pxl$SB_IO_OUT
.sym 13005 $PACKER_VCC_NET
.sym 13007 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13008 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 13010 brickvga.lvl[2]
.sym 13012 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 13013 right_SB_LUT4_I2_O[3]
.sym 13015 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13016 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13019 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 13020 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 13021 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 13023 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 13025 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 13027 brickvga.curr1[5]
.sym 13034 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13036 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 13037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13038 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13041 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13042 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13045 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13058 $PACKER_VCC_NET
.sym 13061 $PACKER_VCC_NET
.sym 13065 $nextpnr_ICESTORM_LC_113$O
.sym 13067 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13071 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 13073 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13074 $PACKER_VCC_NET
.sym 13077 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 13079 $PACKER_VCC_NET
.sym 13080 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13083 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 13085 $PACKER_VCC_NET
.sym 13086 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13089 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 13091 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13092 $PACKER_VCC_NET
.sym 13095 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 13097 $PACKER_VCC_NET
.sym 13098 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13101 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 13104 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13107 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 13110 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 13116 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[8]
.sym 13117 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 13118 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 13119 brickvga.curr1[0]
.sym 13120 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 13121 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 13122 brickvga.del_SB_LUT4_I3_O[1]
.sym 13138 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13139 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 13141 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13144 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 13145 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13146 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13147 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 13148 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13150 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 13151 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 13157 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13159 brickvga.curr1[6]
.sym 13160 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13161 brickvga.curr1[4]
.sym 13162 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 13163 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13164 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13167 brickvga.curr2[9]
.sym 13168 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13169 brickvga.curr1[4]
.sym 13170 brickvga.curr1[5]
.sym 13171 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13172 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13174 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13176 brickvga.curr1[0]
.sym 13177 brickvga.curr1[7]
.sym 13180 brickvga.curr1[2]
.sym 13181 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13184 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13186 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13187 brickvga.curr1[5]
.sym 13188 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 13190 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13194 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 13197 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13201 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13202 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13203 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13204 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 13207 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13208 brickvga.curr2[9]
.sym 13209 brickvga.curr1[2]
.sym 13210 brickvga.curr1[0]
.sym 13213 brickvga.curr1[4]
.sym 13214 brickvga.curr1[6]
.sym 13215 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13216 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13219 brickvga.curr1[6]
.sym 13220 brickvga.curr1[5]
.sym 13221 brickvga.curr1[4]
.sym 13222 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13225 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13226 brickvga.curr1[5]
.sym 13227 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13228 brickvga.curr1[7]
.sym 13231 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13232 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 13233 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13234 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13239 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13240 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 13241 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 13242 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 13243 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 13244 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 13245 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13256 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 13257 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 13260 brickvga.lvl[2]
.sym 13263 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 13264 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13265 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13266 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13267 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 13269 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13270 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13271 brickvga.curr1[2]
.sym 13273 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13289 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13290 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13291 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13295 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13296 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13305 $PACKER_VCC_NET
.sym 13306 $PACKER_VCC_NET
.sym 13310 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 13311 $nextpnr_ICESTORM_LC_89$O
.sym 13313 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13317 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13319 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13320 $PACKER_VCC_NET
.sym 13323 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13325 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 13326 $PACKER_VCC_NET
.sym 13329 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13331 $PACKER_VCC_NET
.sym 13332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13335 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 13337 $PACKER_VCC_NET
.sym 13338 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13341 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 13343 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13344 $PACKER_VCC_NET
.sym 13347 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 13349 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13353 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 13355 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 13356 $PACKER_VCC_NET
.sym 13374 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 13377 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 13378 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13384 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13385 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 13386 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13388 brickvga.959.Y_B_SB_LUT4_O_I1[0]
.sym 13389 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 13391 $PACKER_VCC_NET
.sym 13392 $PACKER_VCC_NET
.sym 13394 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 13395 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13397 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 13402 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 13403 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13405 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13406 brickvga.lvl[2]
.sym 13408 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13410 del
.sym 13411 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13412 col[5]
.sym 13414 brickvga.curr0[7]
.sym 13415 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 13416 brickvga.lvl[1]
.sym 13418 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13419 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 13422 brickvga.curr0[5]
.sym 13423 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13425 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13429 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13430 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13431 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 13432 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[1]
.sym 13434 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 13436 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13440 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 13443 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13447 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 13448 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13449 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13450 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 13455 col[5]
.sym 13456 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13459 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13460 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[1]
.sym 13461 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 13462 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 13466 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 13467 del
.sym 13471 brickvga.curr0[5]
.sym 13472 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13473 brickvga.lvl[2]
.sym 13474 brickvga.lvl[1]
.sym 13477 brickvga.curr0[7]
.sym 13478 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13479 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13480 brickvga.curr0[5]
.sym 13482 clk_pxl$SB_IO_OUT
.sym 13484 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 13485 brickvga.curr3[9]
.sym 13486 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13487 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13488 brickvga.curr3[8]
.sym 13489 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13490 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13491 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 13498 col[5]
.sym 13499 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13500 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13504 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13505 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13513 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 13517 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13527 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 13528 brickvga.579.Y[2]
.sym 13531 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13532 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13533 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 13534 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 13536 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13537 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13538 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 13539 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13541 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 13544 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 13545 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13547 brickvga.curr3[7]
.sym 13548 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13549 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 13550 brickvga.curr5[9]
.sym 13553 brickvga.curr0[7]
.sym 13554 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 13559 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13560 brickvga.curr3[7]
.sym 13561 brickvga.579.Y[2]
.sym 13564 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 13565 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 13566 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13567 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 13570 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 13572 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13576 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13578 brickvga.579.Y[2]
.sym 13579 brickvga.curr5[9]
.sym 13582 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 13583 brickvga.curr0[7]
.sym 13584 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 13585 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13594 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 13595 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13596 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13597 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 13600 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 13601 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 13602 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13603 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13605 clk_pxl$SB_IO_OUT
.sym 13607 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13608 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13609 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 13610 brickvga.959.Y_B_SB_LUT4_O_I1[2]
.sym 13611 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13612 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13613 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 13614 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13621 brickvga.lvl[2]
.sym 13622 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13624 brickvga.lvl[1]
.sym 13631 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13632 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 13633 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13636 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 13638 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13639 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 13640 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13648 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 13649 brickvga.curr5[9]
.sym 13651 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13652 del
.sym 13653 brickvga.curr4[0]
.sym 13655 col[5]
.sym 13656 brickvga.566.S[0]
.sym 13657 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 13658 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13659 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13660 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13661 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 13663 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13664 brickvga.lvl[2]
.sym 13665 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 13666 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 13669 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13670 brickvga.lvl[1]
.sym 13672 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13674 brickvga.curr5[7]
.sym 13675 brickvga.curr5[8]
.sym 13676 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13677 brickvga.curr4[0]
.sym 13678 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13682 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13683 brickvga.curr5[8]
.sym 13684 brickvga.566.S[0]
.sym 13688 del
.sym 13690 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13693 brickvga.lvl[1]
.sym 13694 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13695 brickvga.lvl[2]
.sym 13696 brickvga.curr4[0]
.sym 13699 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13700 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 13701 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 13702 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13705 brickvga.curr5[8]
.sym 13706 brickvga.curr5[9]
.sym 13707 brickvga.curr4[0]
.sym 13708 brickvga.curr5[7]
.sym 13711 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13712 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 13713 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13714 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 13718 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13720 col[5]
.sym 13723 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13724 brickvga.curr5[8]
.sym 13725 brickvga.curr5[9]
.sym 13726 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 13728 clk_pxl$SB_IO_OUT
.sym 13730 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 13731 brickvga.del_SB_LUT4_I3_2_O[1]
.sym 13732 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 13733 brickvga.curr3[4]
.sym 13734 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 13735 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13736 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13737 brickvga.curr3[5]
.sym 13742 brickvga.566.S[0]
.sym 13744 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13748 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13749 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13751 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13752 brickvga.579.Y[2]
.sym 13757 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13761 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13765 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13771 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13774 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13776 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13778 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 13779 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13781 brickvga.566.S[0]
.sym 13783 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13784 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 13785 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 13786 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13787 brickvga.curr3[6]
.sym 13792 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13793 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 13796 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13800 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 13801 brickvga.579.Y[2]
.sym 13802 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13804 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 13805 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13806 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13807 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 13810 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13811 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 13812 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13813 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 13816 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 13817 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13822 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13823 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13824 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13825 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13834 brickvga.566.S[0]
.sym 13835 brickvga.curr3[6]
.sym 13837 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13840 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13841 brickvga.579.Y[2]
.sym 13842 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13846 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 13848 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13851 clk_pxl$SB_IO_OUT
.sym 13853 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 13854 brickvga.curr3[2]
.sym 13855 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 13856 brickvga.curr3[0]
.sym 13857 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 13858 brickvga.curr4[4]
.sym 13859 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 13860 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13867 brickvga.566.S[0]
.sym 13868 brickvga.lvl[1]
.sym 13873 brickvga.579.Y[2]
.sym 13879 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13881 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 13882 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 13894 brickvga.curr4[8]
.sym 13895 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 13896 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 13897 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13899 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13902 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 13905 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13906 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 13907 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 13908 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13909 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 13910 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13911 brickvga.lvl[1]
.sym 13912 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13913 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13914 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13915 brickvga.curr4[4]
.sym 13919 brickvga.curr3[2]
.sym 13920 brickvga.lvl[2]
.sym 13923 brickvga.curr4[2]
.sym 13924 brickvga.566.S[0]
.sym 13925 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13927 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 13928 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13929 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13930 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 13933 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13934 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13935 brickvga.curr4[4]
.sym 13936 brickvga.curr4[2]
.sym 13939 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13940 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13941 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 13942 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13945 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 13946 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13947 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 13948 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 13951 brickvga.curr4[8]
.sym 13952 brickvga.lvl[1]
.sym 13953 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 13954 brickvga.lvl[2]
.sym 13957 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13958 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13959 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13960 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 13963 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 13964 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 13965 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 13966 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 13969 brickvga.566.S[0]
.sym 13971 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 13972 brickvga.curr3[2]
.sym 13974 clk_pxl$SB_IO_OUT
.sym 13976 brickvga.curr4[6]
.sym 13977 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 13978 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 13979 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 13980 brickvga.curr4[7]
.sym 13981 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 13982 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13983 brickvga.curr4[9]
.sym 13993 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 13999 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14017 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 14018 brickvga.lvl[1]
.sym 14019 brickvga.lvl[2]
.sym 14023 brickvga.curr4[5]
.sym 14024 brickvga.curr4[0]
.sym 14025 brickvga.curr4[8]
.sym 14026 brickvga.lvl[1]
.sym 14027 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14028 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14029 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 14030 brickvga.curr4[2]
.sym 14032 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14033 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 14035 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 14037 brickvga.curr4[7]
.sym 14041 brickvga.curr4[6]
.sym 14042 brickvga.579.Y[2]
.sym 14045 brickvga.curr4[7]
.sym 14050 brickvga.lvl[2]
.sym 14051 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 14052 brickvga.lvl[1]
.sym 14053 brickvga.curr4[6]
.sym 14056 brickvga.curr4[7]
.sym 14057 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 14058 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14059 brickvga.curr4[5]
.sym 14062 brickvga.curr4[5]
.sym 14063 brickvga.curr4[8]
.sym 14064 brickvga.curr4[7]
.sym 14065 brickvga.curr4[6]
.sym 14069 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 14071 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 14074 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14075 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14076 brickvga.curr4[2]
.sym 14077 brickvga.curr4[0]
.sym 14080 brickvga.lvl[1]
.sym 14081 brickvga.curr4[5]
.sym 14082 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 14083 brickvga.lvl[2]
.sym 14086 brickvga.579.Y[2]
.sym 14092 brickvga.lvl[1]
.sym 14093 brickvga.lvl[2]
.sym 14094 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 14095 brickvga.curr4[2]
.sym 14096 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14097 clk_pxl$SB_IO_OUT
.sym 15061 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 15062 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 15063 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 15064 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 15065 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 15066 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 15067 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 15092 left$SB_IO_IN
.sym 15104 ballvga.ballx[3]
.sym 15111 ballvga.ballx[7]
.sym 15113 ballvga.ballx[6]
.sym 15116 ballvga.ballx[9]
.sym 15120 ballvga.ballx[4]
.sym 15122 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15126 ballvga.ballx[8]
.sym 15131 ballvga.ballx[5]
.sym 15134 $nextpnr_ICESTORM_LC_34$O
.sym 15137 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15140 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 15142 ballvga.ballx[3]
.sym 15146 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 15149 ballvga.ballx[4]
.sym 15150 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 15152 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 15154 ballvga.ballx[5]
.sym 15156 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 15158 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 15161 ballvga.ballx[6]
.sym 15162 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 15164 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 15166 ballvga.ballx[7]
.sym 15168 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 15170 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 15172 ballvga.ballx[8]
.sym 15174 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 15179 ballvga.ballx[9]
.sym 15180 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 15205 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 15209 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 15217 ballvga.bally[7]
.sym 15218 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 15219 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 15224 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 15226 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 15228 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15229 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 15230 ballvga.ballx[7]
.sym 15231 ball_display_SB_DFFE_Q_E
.sym 15232 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15234 ballvga.ballx[3]
.sym 15237 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 15239 ballvga.ballx[3]
.sym 15243 ballvga.bally[9]
.sym 15244 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 15247 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 15248 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 15249 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 15250 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 15251 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 15254 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 15265 $PACKER_VCC_NET
.sym 15266 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15270 ballvga.ballx[8]
.sym 15272 ballvga.ballx[7]
.sym 15274 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 15281 ballvga.ballx[5]
.sym 15286 ballvga.ballx[6]
.sym 15293 ballvga.ballx[3]
.sym 15296 ballvga.ballx[4]
.sym 15297 $nextpnr_ICESTORM_LC_99$O
.sym 15300 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 15303 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 15305 $PACKER_VCC_NET
.sym 15306 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15309 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 15311 ballvga.ballx[3]
.sym 15315 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 15317 ballvga.ballx[4]
.sym 15321 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[4]
.sym 15324 ballvga.ballx[5]
.sym 15327 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[5]
.sym 15330 ballvga.ballx[6]
.sym 15333 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[6]
.sym 15335 ballvga.ballx[7]
.sym 15336 $PACKER_VCC_NET
.sym 15339 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 15341 $PACKER_VCC_NET
.sym 15342 ballvga.ballx[8]
.sym 15348 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15349 ball_display
.sym 15350 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 15351 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15352 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15353 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15354 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 15355 $PACKER_VCC_NET
.sym 15358 $PACKER_VCC_NET
.sym 15360 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 15370 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 15373 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15374 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[9]
.sym 15375 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 15378 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 15381 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 15383 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[7]
.sym 15392 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 15393 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15399 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15401 ballvga.ballx[9]
.sym 15404 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 15405 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 15406 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 15409 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 15411 $PACKER_VCC_NET
.sym 15412 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 15413 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 15415 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 15420 $nextpnr_ICESTORM_LC_100$I3
.sym 15423 ballvga.ballx[9]
.sym 15430 $nextpnr_ICESTORM_LC_100$I3
.sym 15434 $PACKER_VCC_NET
.sym 15435 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 15436 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15439 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 15440 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 15441 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 15442 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 15445 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 15448 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15451 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15453 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 15457 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 15458 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 15459 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 15460 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 15466 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 15467 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15468 clk_pxl$SB_IO_OUT
.sym 15469 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 15483 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15484 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 15487 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15494 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15498 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15500 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 15501 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 15502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15504 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 15505 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15513 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[5]
.sym 15514 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 15522 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[3]
.sym 15523 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[6]
.sym 15524 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[2]
.sym 15530 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 15531 $PACKER_VCC_NET
.sym 15532 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 15537 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 15543 $nextpnr_ICESTORM_LC_69$O
.sym 15545 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 15549 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 15551 $PACKER_VCC_NET
.sym 15552 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 15555 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 15558 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[2]
.sym 15561 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[4]
.sym 15563 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[3]
.sym 15567 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[5]
.sym 15569 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 15573 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[6]
.sym 15575 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[5]
.sym 15579 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[7]
.sym 15581 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[6]
.sym 15585 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 15588 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 15594 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 15595 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 15596 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15597 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15598 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 15599 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15600 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 15617 changex
.sym 15618 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15619 paddlevga.paddlex[8]
.sym 15621 ballvga.ballx[7]
.sym 15622 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 15623 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 15624 ball_display_SB_DFFE_Q_E
.sym 15625 ballvga.ballx[3]
.sym 15627 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15628 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15629 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 15636 ballvga.ballx[3]
.sym 15639 ballvga.ballx[7]
.sym 15640 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 15641 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[8]
.sym 15643 ballvga.ballx[9]
.sym 15644 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 15646 start$SB_IO_IN
.sym 15647 ballvga.die
.sym 15649 ballvga.ballx[6]
.sym 15656 ballvga.ballx[4]
.sym 15666 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 15668 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[8]
.sym 15673 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 15674 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 15675 start$SB_IO_IN
.sym 15676 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 15679 ballvga.ballx[6]
.sym 15686 ballvga.ballx[4]
.sym 15694 ballvga.ballx[7]
.sym 15700 ballvga.ballx[3]
.sym 15705 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 15712 ballvga.ballx[9]
.sym 15714 ballvga.invertx_$glb_clk
.sym 15715 ballvga.die
.sym 15717 left_SB_LUT4_I3_I0[1]
.sym 15718 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 15719 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15720 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 15721 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 15722 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 15723 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 15744 paddlevga.paddlex[2]
.sym 15751 left_SB_LUT4_I3_I0[1]
.sym 15757 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15759 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 15760 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 15761 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 15762 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 15763 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 15764 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 15765 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 15766 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15772 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 15774 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15775 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15776 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 15778 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15787 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15788 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15789 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 15791 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15792 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15795 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 15797 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15798 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 15801 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 15803 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 15804 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 15807 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 15809 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15810 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 15813 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[4]
.sym 15815 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15816 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 15819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[5]
.sym 15821 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 15822 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 15825 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[6]
.sym 15827 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 15828 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 15831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[7]
.sym 15833 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 15834 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15839 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 15840 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15841 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 15842 ball_display_SB_DFFE_Q_E
.sym 15845 start_SB_LUT4_I2_O[2]
.sym 15851 $PACKER_VCC_NET
.sym 15853 paddlevga.paddlex[4]
.sym 15855 paddlevga.paddlex[7]
.sym 15857 paddlevga.paddlex[6]
.sym 15860 $PACKER_VCC_NET
.sym 15862 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15866 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[9]
.sym 15873 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 15875 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[7]
.sym 15882 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 15886 paddlevga.paddlex[2]
.sym 15887 ballvga.ballx[6]
.sym 15888 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 15889 changex
.sym 15890 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 15891 start_SB_LUT4_I2_O[1]
.sym 15892 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 15894 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 15895 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 15896 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 15897 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15898 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15900 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 15902 ballvga.ballx[3]
.sym 15906 ballvga.ballx[9]
.sym 15908 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 15909 ballvga.ballx[4]
.sym 15910 ballvga.ballx[7]
.sym 15912 $nextpnr_ICESTORM_LC_168$I3
.sym 15914 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 15915 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 15922 $nextpnr_ICESTORM_LC_168$I3
.sym 15925 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 15926 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 15927 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 15928 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 15933 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 15937 ballvga.ballx[4]
.sym 15938 ballvga.ballx[6]
.sym 15939 ballvga.ballx[3]
.sym 15940 ballvga.ballx[7]
.sym 15944 changex
.sym 15945 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 15946 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 15949 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 15950 ballvga.ballx[9]
.sym 15952 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 15956 paddlevga.paddlex[2]
.sym 15957 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15959 start_SB_LUT4_I2_O[1]
.sym 15960 clk_pxl$SB_IO_OUT
.sym 15974 ballvga:39[0]
.sym 15983 ballvga.ballx[6]
.sym 15985 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 15987 paddlevga.paddlex[3]
.sym 15990 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 15991 $PACKER_VCC_NET
.sym 15997 paddlevga.paddlex[5]
.sym 16007 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 16008 ballvga.ballx[4]
.sym 16009 $PACKER_VCC_NET
.sym 16014 ballvga.ballx[6]
.sym 16016 ballvga.ballx[3]
.sym 16017 $PACKER_VCC_NET
.sym 16023 ballvga.ballx[8]
.sym 16024 ballvga.ballx[7]
.sym 16025 ballvga.ballx[5]
.sym 16029 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 16031 $PACKER_VCC_NET
.sym 16035 $nextpnr_ICESTORM_LC_189$O
.sym 16038 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 16041 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 16044 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 16045 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 16047 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 16049 $PACKER_VCC_NET
.sym 16050 ballvga.ballx[3]
.sym 16051 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 16053 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 16055 $PACKER_VCC_NET
.sym 16056 ballvga.ballx[4]
.sym 16057 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 16059 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 16061 $PACKER_VCC_NET
.sym 16062 ballvga.ballx[5]
.sym 16063 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 16065 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 16067 ballvga.ballx[6]
.sym 16068 $PACKER_VCC_NET
.sym 16069 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 16071 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 16073 ballvga.ballx[7]
.sym 16074 $PACKER_VCC_NET
.sym 16075 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 16077 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 16079 ballvga.ballx[8]
.sym 16080 $PACKER_VCC_NET
.sym 16081 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 16086 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[9]
.sym 16087 paddle_display_SB_LUT4_I3_O[2]
.sym 16088 frame_update
.sym 16090 frame_update_SB_DFFESR_Q_E
.sym 16091 ballvga.changey_SB_DFFESS_Q_E
.sym 16092 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[3]
.sym 16105 $PACKER_VCC_NET
.sym 16109 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 16113 changex
.sym 16115 paddlevga.paddlex[8]
.sym 16116 right$SB_IO_IN
.sym 16117 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 16121 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 16134 ballvga.ballx[9]
.sym 16137 ballvga.changey_SB_DFFESS_Q_E
.sym 16146 paddle_display_SB_LUT4_I3_O[2]
.sym 16149 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[3]
.sym 16157 $PACKER_VCC_NET
.sym 16159 $PACKER_VCC_NET
.sym 16160 ballvga.ballx[9]
.sym 16162 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 16203 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[3]
.sym 16205 ballvga.changey_SB_DFFESS_Q_E
.sym 16206 clk_pxl$SB_IO_OUT
.sym 16207 paddle_display_SB_LUT4_I3_O[2]
.sym 16208 changex
.sym 16210 ballvga.changex_SB_DFFESS_Q_E
.sym 16211 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 16214 ballvga.changex_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 16215 right_SB_LUT4_I2_O[2]
.sym 16224 $PACKER_VCC_NET
.sym 16231 $PACKER_VCC_NET
.sym 16232 paddle_display_SB_LUT4_I3_O[2]
.sym 16234 frame_update
.sym 16235 paddlevga.paddlex[2]
.sym 16236 brick_display
.sym 16238 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16239 left_SB_LUT4_I3_I0[1]
.sym 16240 $PACKER_VCC_NET
.sym 16250 right_SB_LUT4_I2_I0[8]
.sym 16251 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 16258 right_SB_LUT4_I2_I1[7]
.sym 16261 left$SB_IO_IN
.sym 16275 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 16276 right$SB_IO_IN
.sym 16295 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 16306 right_SB_LUT4_I2_I1[7]
.sym 16307 right_SB_LUT4_I2_I0[8]
.sym 16308 right$SB_IO_IN
.sym 16309 left$SB_IO_IN
.sym 16328 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 16329 clk_pxl$SB_IO_OUT
.sym 16340 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 16341 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 16345 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 16347 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16354 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16356 ball_display
.sym 16357 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 16359 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16360 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 16362 $PACKER_GND_NET
.sym 16363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16364 paddle_display_SB_LUT4_I3_O[0]
.sym 16365 paddle_display_SB_LUT4_I3_O[0]
.sym 16373 right_SB_LUT4_I2_O[3]
.sym 16374 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 16376 right_SB_LUT4_I2_O[0]
.sym 16379 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 16381 left$SB_IO_IN
.sym 16382 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 16385 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 16387 right_SB_LUT4_I2_O[2]
.sym 16389 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 16391 left_SB_LUT4_I3_I1[1]
.sym 16393 right_SB_LUT4_I2_O[1]
.sym 16395 paddlevga.paddlex[2]
.sym 16396 right_SB_LUT4_I2_I1[7]
.sym 16399 left_SB_LUT4_I3_I0[1]
.sym 16401 right_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16423 paddlevga.paddlex[2]
.sym 16425 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 16429 right_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16430 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 16431 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 16432 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 16435 right_SB_LUT4_I2_O[1]
.sym 16436 right_SB_LUT4_I2_O[2]
.sym 16437 right_SB_LUT4_I2_O[3]
.sym 16438 right_SB_LUT4_I2_O[0]
.sym 16447 right_SB_LUT4_I2_I1[7]
.sym 16448 left_SB_LUT4_I3_I0[1]
.sym 16449 left_SB_LUT4_I3_I1[1]
.sym 16450 left$SB_IO_IN
.sym 16451 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 16452 clk_pxl$SB_IO_OUT
.sym 16455 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[8]
.sym 16460 frame_update_SB_LUT4_I3_O[2]
.sym 16461 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 16470 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 16473 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 16474 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16475 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16476 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 16477 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 16479 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 16483 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 16487 $PACKER_VCC_NET
.sym 16495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16496 brickvga.lvl[2]
.sym 16497 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16499 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 16500 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 16501 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 16502 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 16504 brickvga.lvl[2]
.sym 16505 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16506 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 16507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 16508 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16509 brickvga.curr2[6]
.sym 16510 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16512 brickvga.curr2[5]
.sym 16513 brickvga.lvl[1]
.sym 16514 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 16515 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 16517 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16518 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16519 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 16520 brickvga.curr2[5]
.sym 16521 brickvga.curr2[7]
.sym 16524 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16525 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16526 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 16528 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16529 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 16530 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 16531 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 16534 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 16535 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 16536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16537 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16540 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16541 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16542 brickvga.curr2[5]
.sym 16543 brickvga.curr2[7]
.sym 16546 brickvga.curr2[5]
.sym 16547 brickvga.lvl[1]
.sym 16548 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 16549 brickvga.lvl[2]
.sym 16552 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16553 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16554 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 16555 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16558 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16559 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16561 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16564 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16565 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16566 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 16567 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 16570 brickvga.lvl[2]
.sym 16571 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 16572 brickvga.curr2[6]
.sym 16573 brickvga.lvl[1]
.sym 16575 clk_pxl$SB_IO_OUT
.sym 16587 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 16588 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 16590 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 16591 $PACKER_VCC_NET
.sym 16601 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 16602 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16604 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16605 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16606 brickvga.lvl[1]
.sym 16607 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16608 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16609 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 16610 brickvga.curr2[0]
.sym 16611 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16612 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16620 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16631 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16633 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16638 $PACKER_VCC_NET
.sym 16639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 16641 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16648 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16650 $nextpnr_ICESTORM_LC_121$O
.sym 16652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16656 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 16659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16662 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 16664 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16668 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 16670 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16674 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 16676 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16677 $PACKER_VCC_NET
.sym 16680 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 16682 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16686 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 16688 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 16692 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 16694 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16701 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16702 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 16705 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 16706 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 16707 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 16713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16714 $PACKER_VCC_NET
.sym 16716 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16719 right_SB_LUT4_I2_O[1]
.sym 16721 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 16724 $PACKER_VCC_NET
.sym 16725 $PACKER_VCC_NET
.sym 16727 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16728 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 16732 brick_display
.sym 16734 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16735 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 16736 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 16742 brickvga.lvl[2]
.sym 16743 right_SB_LUT4_I2_O[3]
.sym 16744 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 16745 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16747 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16748 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16749 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 16755 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16756 brickvga.curr2[2]
.sym 16758 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16759 brickvga.curr2[0]
.sym 16760 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 16762 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 16763 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 16764 brickvga.curr2[2]
.sym 16765 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16766 brickvga.lvl[1]
.sym 16767 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16769 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 16770 brickvga.curr2[7]
.sym 16771 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 16772 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16773 $nextpnr_ICESTORM_LC_122$I3
.sym 16775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16783 $nextpnr_ICESTORM_LC_122$I3
.sym 16786 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16787 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 16788 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16789 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 16792 brickvga.curr2[2]
.sym 16793 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16794 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16795 brickvga.curr2[0]
.sym 16798 right_SB_LUT4_I2_O[3]
.sym 16799 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16801 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16804 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 16805 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16806 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 16807 brickvga.curr2[7]
.sym 16810 brickvga.lvl[1]
.sym 16811 brickvga.lvl[2]
.sym 16812 brickvga.curr2[2]
.sym 16813 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 16816 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 16817 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 16818 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 16819 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16821 clk_pxl$SB_IO_OUT
.sym 16831 $PACKER_VCC_NET
.sym 16837 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16840 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 16841 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 16843 right_SB_LUT4_I2_O[3]
.sym 16844 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16846 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 16847 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 16848 brickvga.curr2[0]
.sym 16849 paddle_display_SB_LUT4_I3_O[0]
.sym 16850 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 16851 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16852 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 16853 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 16854 $PACKER_GND_NET
.sym 16856 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16857 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 16858 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16865 $PACKER_VCC_NET
.sym 16868 $PACKER_VCC_NET
.sym 16872 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16873 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 16876 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 16878 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16879 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 16882 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 16894 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16896 $nextpnr_ICESTORM_LC_128$O
.sym 16899 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 16902 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 16904 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16905 $PACKER_VCC_NET
.sym 16908 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 16910 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16911 $PACKER_VCC_NET
.sym 16914 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 16917 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 16920 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[4]
.sym 16922 $PACKER_VCC_NET
.sym 16923 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 16926 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[5]
.sym 16928 $PACKER_VCC_NET
.sym 16929 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16932 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[6]
.sym 16934 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16935 $PACKER_VCC_NET
.sym 16938 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[7]
.sym 16940 $PACKER_VCC_NET
.sym 16941 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 16948 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 16949 brickvga.959.Y_B_SB_LUT4_O_I1[1]
.sym 16950 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 16951 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16952 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 16953 paddle_display_SB_LUT4_I3_O[0]
.sym 16960 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 16964 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 16971 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 16973 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 16974 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16975 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16976 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 16977 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16978 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 16979 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16980 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[8]
.sym 16982 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[7]
.sym 16989 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 16991 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 16992 brickvga.lvl[2]
.sym 16994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 16995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 16996 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 16997 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 16999 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17002 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 17003 brickvga.lvl[1]
.sym 17005 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17006 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 17007 brickvga.curr1[0]
.sym 17008 brickvga.curr1[2]
.sym 17009 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 17010 brickvga.del_SB_LUT4_I3_O[1]
.sym 17014 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17015 brickvga.curr1[0]
.sym 17016 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17017 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 17018 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17019 $nextpnr_ICESTORM_LC_129$I3
.sym 17022 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17029 $nextpnr_ICESTORM_LC_129$I3
.sym 17032 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17033 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 17034 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 17035 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 17038 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17039 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17041 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 17044 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17045 brickvga.del_SB_LUT4_I3_O[1]
.sym 17046 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 17047 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 17050 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 17051 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17052 brickvga.lvl[2]
.sym 17053 brickvga.lvl[1]
.sym 17056 brickvga.curr1[0]
.sym 17057 brickvga.curr1[2]
.sym 17058 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17059 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17062 brickvga.lvl[2]
.sym 17063 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17064 brickvga.curr1[0]
.sym 17065 brickvga.lvl[1]
.sym 17067 clk_pxl$SB_IO_OUT
.sym 17080 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17087 $PACKER_VCC_NET
.sym 17089 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17093 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17095 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17096 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17097 brickvga.lvl[2]
.sym 17098 brickvga.lvl[1]
.sym 17099 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 17100 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17101 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17102 brickvga.curr2[0]
.sym 17103 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 17104 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17111 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17114 brickvga.lvl[1]
.sym 17116 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17118 brickvga.curr2[0]
.sym 17119 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 17120 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17122 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17123 brickvga.lvl[2]
.sym 17126 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17128 $PACKER_VCC_NET
.sym 17135 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 17137 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17142 $nextpnr_ICESTORM_LC_181$O
.sym 17145 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17148 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 17150 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17152 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17155 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17157 $PACKER_VCC_NET
.sym 17158 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 17161 brickvga.curr2[0]
.sym 17162 brickvga.lvl[1]
.sym 17163 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17164 brickvga.lvl[2]
.sym 17167 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 17168 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17170 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17173 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17174 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 17175 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17180 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17181 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 17182 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17185 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17186 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 17187 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17194 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17195 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 17196 del
.sym 17197 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 17198 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 17199 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17206 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17208 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17209 $PACKER_VCC_NET
.sym 17217 brickvga.959.Y_B_SB_LUT4_O_I1[1]
.sym 17218 $PACKER_VCC_NET
.sym 17219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17221 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17222 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17223 brick_display
.sym 17224 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17225 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 17226 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 17233 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17234 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17235 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17237 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17239 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17243 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17248 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17256 $PACKER_VCC_NET
.sym 17263 $PACKER_VCC_NET
.sym 17264 $PACKER_VCC_NET
.sym 17265 $nextpnr_ICESTORM_LC_158$O
.sym 17268 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17271 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 17273 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17277 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 17279 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17283 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 17285 $PACKER_VCC_NET
.sym 17286 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17289 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[4]
.sym 17291 $PACKER_VCC_NET
.sym 17292 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17295 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[5]
.sym 17297 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17298 $PACKER_VCC_NET
.sym 17301 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[6]
.sym 17303 $PACKER_VCC_NET
.sym 17304 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17307 $nextpnr_ICESTORM_LC_159$I3
.sym 17310 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17330 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 17331 col[4]
.sym 17333 col[5]
.sym 17337 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17338 col[4]
.sym 17339 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 17343 del
.sym 17344 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 17345 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 17347 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17350 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17351 $nextpnr_ICESTORM_LC_159$I3
.sym 17358 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17360 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17361 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 17362 brickvga.curr3[7]
.sym 17367 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 17368 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17370 brickvga.lvl[1]
.sym 17371 brickvga.lvl[2]
.sym 17372 brickvga.curr2[0]
.sym 17373 brickvga.curr3[9]
.sym 17374 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17375 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17376 brickvga.curr3[8]
.sym 17377 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17378 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17381 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17384 brickvga.curr3[8]
.sym 17386 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 17387 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 17392 $nextpnr_ICESTORM_LC_159$I3
.sym 17395 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 17396 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17397 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17398 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17401 brickvga.curr3[7]
.sym 17402 brickvga.curr3[9]
.sym 17403 brickvga.curr2[0]
.sym 17404 brickvga.curr3[8]
.sym 17407 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 17409 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17410 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17413 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 17414 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17415 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17416 brickvga.curr3[8]
.sym 17419 brickvga.lvl[1]
.sym 17420 brickvga.lvl[2]
.sym 17421 brickvga.curr3[9]
.sym 17422 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17425 brickvga.curr3[8]
.sym 17426 brickvga.curr3[9]
.sym 17427 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17428 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17432 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 17434 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17436 clk_pxl$SB_IO_OUT
.sym 17440 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 17441 brick_display
.sym 17442 brick_display_SB_DFFSR_Q_R
.sym 17444 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17451 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 17464 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 17467 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17468 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17472 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17481 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 17483 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17484 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17485 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 17486 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17488 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17489 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17491 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17492 brickvga.579.Y[2]
.sym 17493 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 17494 brickvga.curr3[5]
.sym 17495 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17496 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17497 col[5]
.sym 17499 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 17500 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 17501 brickvga.curr3[7]
.sym 17503 del
.sym 17504 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17505 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 17507 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17509 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17510 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17512 col[5]
.sym 17515 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17518 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17519 brickvga.curr3[5]
.sym 17520 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17521 brickvga.curr3[7]
.sym 17524 brickvga.579.Y[2]
.sym 17526 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17527 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17530 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 17531 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17532 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17533 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 17537 del
.sym 17539 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 17542 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17543 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17544 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17545 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17548 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17549 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17550 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 17551 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 17554 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17555 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17556 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 17557 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 17559 clk_pxl$SB_IO_OUT
.sym 17577 $PACKER_VCC_NET
.sym 17581 $PACKER_VCC_NET
.sym 17583 brickvga.959.Y_B_SB_LUT4_O_I1[0]
.sym 17585 brickvga.lvl[1]
.sym 17586 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17587 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17589 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17593 brickvga.lvl[2]
.sym 17595 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17602 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17603 brickvga.del_SB_LUT4_I3_2_O[1]
.sym 17604 brickvga.lvl[2]
.sym 17605 brickvga.curr3[4]
.sym 17606 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17608 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17609 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17610 brickvga.curr3[6]
.sym 17611 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 17612 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 17613 brickvga.579.Y[2]
.sym 17614 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17615 del
.sym 17616 brickvga.lvl[1]
.sym 17617 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17619 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17620 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17621 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17624 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17628 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 17629 brickvga.curr3[4]
.sym 17632 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17633 brickvga.curr3[5]
.sym 17635 brickvga.curr3[5]
.sym 17636 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17637 brickvga.curr3[4]
.sym 17638 brickvga.curr3[6]
.sym 17641 brickvga.lvl[1]
.sym 17642 brickvga.lvl[2]
.sym 17643 brickvga.curr3[4]
.sym 17644 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17647 brickvga.579.Y[2]
.sym 17649 brickvga.curr3[5]
.sym 17650 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17653 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17654 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17655 brickvga.del_SB_LUT4_I3_2_O[1]
.sym 17656 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17659 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17661 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17662 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17667 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 17668 del
.sym 17671 brickvga.curr3[4]
.sym 17672 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17673 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17674 brickvga.curr3[6]
.sym 17677 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 17678 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 17679 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17680 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17682 clk_pxl$SB_IO_OUT
.sym 17685 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17701 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17704 $PACKER_VCC_NET
.sym 17707 $PACKER_VCC_NET
.sym 17714 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17717 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 17725 brickvga.curr4[8]
.sym 17726 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 17727 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17728 brickvga.curr3[0]
.sym 17729 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17730 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17732 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 17733 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17734 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 17735 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 17736 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 17737 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17738 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 17739 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17740 brickvga.curr4[9]
.sym 17741 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17742 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17743 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 17744 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17745 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17746 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 17747 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17750 brickvga.curr3[2]
.sym 17753 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 17754 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 17758 brickvga.curr3[2]
.sym 17759 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 17760 brickvga.curr4[9]
.sym 17761 brickvga.curr3[0]
.sym 17764 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17765 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 17766 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 17767 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17770 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 17771 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 17772 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 17773 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17776 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 17777 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 17778 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17779 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 17782 brickvga.curr4[9]
.sym 17783 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 17784 brickvga.curr4[8]
.sym 17785 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17788 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 17789 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17790 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17791 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 17794 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17795 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 17796 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 17797 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17800 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17801 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17802 brickvga.curr3[0]
.sym 17803 brickvga.curr3[2]
.sym 17805 clk_pxl$SB_IO_OUT
.sym 17823 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17848 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 17849 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 17850 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17851 brickvga.curr3[0]
.sym 17852 brickvga.curr4[7]
.sym 17853 brickvga.curr4[4]
.sym 17854 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17855 brickvga.curr4[9]
.sym 17856 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17858 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17859 brickvga.del_SB_LUT4_I3_3_O[3]
.sym 17860 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 17861 brickvga.curr4[4]
.sym 17862 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17864 brickvga.curr4[6]
.sym 17866 brickvga.lvl[1]
.sym 17867 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17868 brickvga.lvl[2]
.sym 17872 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17874 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17875 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17877 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 17878 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17881 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 17882 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17883 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 17884 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17887 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17888 brickvga.lvl[1]
.sym 17889 brickvga.curr3[0]
.sym 17890 brickvga.lvl[2]
.sym 17893 brickvga.lvl[1]
.sym 17894 brickvga.curr4[4]
.sym 17895 brickvga.lvl[2]
.sym 17896 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17899 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17900 brickvga.curr4[6]
.sym 17901 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 17902 brickvga.curr4[4]
.sym 17905 brickvga.curr4[7]
.sym 17906 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17907 brickvga.del_SB_LUT4_I3_3_O[3]
.sym 17908 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 17911 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 17912 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 17913 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17917 brickvga.lvl[1]
.sym 17918 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 17919 brickvga.lvl[2]
.sym 17920 brickvga.curr4[9]
.sym 17923 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 17924 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 17925 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 17926 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17928 clk_pxl$SB_IO_OUT
.sym 18892 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[2]
.sym 18893 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[3]
.sym 18894 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[4]
.sym 18895 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[5]
.sym 18896 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[6]
.sym 18897 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[7]
.sym 18898 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[8]
.sym 18921 ball_display
.sym 18944 ballvga.bally[5]
.sym 18945 ballvga.bally[6]
.sym 18946 ballvga.bally[7]
.sym 18954 ballvga.bally[9]
.sym 18955 ballvga.bally[8]
.sym 18959 ballvga.bally[4]
.sym 18962 ballvga.bally[3]
.sym 18964 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 18965 $nextpnr_ICESTORM_LC_190$O
.sym 18968 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 18971 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 18973 ballvga.bally[3]
.sym 18975 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 18977 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 18979 ballvga.bally[4]
.sym 18981 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 18983 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 18985 ballvga.bally[5]
.sym 18987 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 18989 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 18991 ballvga.bally[6]
.sym 18993 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 18995 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 18997 ballvga.bally[7]
.sym 18999 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 19001 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 19004 ballvga.bally[8]
.sym 19005 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 19008 ballvga.bally[9]
.sym 19011 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 19015 left$SB_IO_IN
.sym 19019 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[9]
.sym 19020 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19023 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 19024 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 19025 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19026 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 19030 ball_display
.sym 19036 ballvga.bally[5]
.sym 19037 ballvga.bally[6]
.sym 19041 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 19049 ballvga.bally[8]
.sym 19051 left$SB_IO_IN
.sym 19053 ballvga.bally[4]
.sym 19060 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[5]
.sym 19061 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19062 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19064 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 19065 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 19067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19069 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19070 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19071 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[2]
.sym 19072 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19073 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[3]
.sym 19074 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 19076 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 19078 left$SB_IO_IN
.sym 19081 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 19083 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[9]
.sym 19084 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[8]
.sym 19100 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 19102 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 19103 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 19107 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 19109 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 19110 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 19114 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 19115 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19116 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19117 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 19118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 19119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19120 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19123 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19124 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 19126 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 19128 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 19130 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19131 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 19134 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 19136 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 19137 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 19140 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 19142 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 19143 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 19146 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 19148 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 19149 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 19152 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 19154 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19155 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 19158 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 19160 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19161 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 19164 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 19166 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 19167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19170 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[7]
.sym 19172 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 19173 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19194 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 19195 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19196 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19198 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19199 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19200 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 19202 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19206 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19207 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19211 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19212 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 19214 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[7]
.sym 19220 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 19221 ball_display_SB_DFFE_Q_E
.sym 19222 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 19223 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 19224 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 19225 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 19227 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 19228 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19229 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 19230 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 19231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19232 ballvga.ballx[3]
.sym 19234 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 19236 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 19237 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 19239 col[6]
.sym 19240 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 19241 col[5]
.sym 19242 col[4]
.sym 19244 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 19245 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[9]
.sym 19248 col[7]
.sym 19249 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 19250 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 19251 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 19253 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19254 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 19258 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 19259 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 19260 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[9]
.sym 19261 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 19264 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19265 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 19266 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 19267 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 19271 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 19276 col[6]
.sym 19277 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 19278 col[7]
.sym 19279 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 19282 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 19283 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 19284 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 19285 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 19288 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 19289 col[4]
.sym 19290 col[5]
.sym 19291 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 19295 ballvga.ballx[3]
.sym 19297 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 19298 ball_display_SB_DFFE_Q_E
.sym 19299 clk_pxl$SB_IO_OUT
.sym 19302 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 19305 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 19308 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19313 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19316 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 19318 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 19319 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 19320 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19322 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 19323 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19324 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19325 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19326 ball_display
.sym 19327 col[5]
.sym 19328 col[4]
.sym 19329 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19331 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19332 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19333 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 19334 left$SB_IO_IN
.sym 19335 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 19336 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19342 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 19345 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19350 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 19351 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 19352 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 19354 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19355 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 19357 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 19359 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19360 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19363 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19369 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19371 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 19372 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 19373 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 19374 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 19376 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19377 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 19380 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 19382 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 19383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 19388 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19389 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 19392 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 19394 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19395 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 19398 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 19400 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 19401 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19404 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 19406 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 19407 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 19410 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 19412 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19413 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 19416 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 19418 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 19419 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19442 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19448 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19449 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19451 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 19452 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 19453 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 19455 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19456 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19458 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 19459 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19460 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[8]
.sym 19468 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 19469 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19471 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 19475 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19477 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 19480 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 19492 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19495 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 19497 $nextpnr_ICESTORM_LC_43$I3
.sym 19499 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 19500 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19507 $nextpnr_ICESTORM_LC_43$I3
.sym 19512 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 19518 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19522 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 19523 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 19524 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19525 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19529 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19537 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 19541 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 19548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 19549 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 19550 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 19551 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 19552 lives_display_SB_LUT4_I2_O[3]
.sym 19553 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19554 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19558 ball_display
.sym 19561 ballvga.die
.sym 19565 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19580 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 19582 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 19588 paddlevga.paddlex[3]
.sym 19589 paddlevga.paddlex[6]
.sym 19590 $PACKER_VCC_NET
.sym 19593 $PACKER_VCC_NET
.sym 19594 paddlevga.paddlex[8]
.sym 19595 paddlevga.paddlex[4]
.sym 19598 paddlevga.paddlex[5]
.sym 19601 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19603 paddlevga.paddlex[7]
.sym 19617 paddlevga.paddlex[2]
.sym 19620 $nextpnr_ICESTORM_LC_179$O
.sym 19623 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19626 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 19628 paddlevga.paddlex[2]
.sym 19629 $PACKER_VCC_NET
.sym 19630 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19632 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 19634 $PACKER_VCC_NET
.sym 19635 paddlevga.paddlex[3]
.sym 19636 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 19638 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 19641 paddlevga.paddlex[4]
.sym 19642 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 19644 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 19646 paddlevga.paddlex[5]
.sym 19648 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 19650 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 19652 $PACKER_VCC_NET
.sym 19653 paddlevga.paddlex[6]
.sym 19654 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 19656 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 19658 $PACKER_VCC_NET
.sym 19659 paddlevga.paddlex[7]
.sym 19660 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 19662 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 19664 paddlevga.paddlex[8]
.sym 19665 $PACKER_VCC_NET
.sym 19666 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 19670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 19671 ballvga:39[1]
.sym 19672 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 19674 ballvga:39[0]
.sym 19676 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19682 paddlevga.paddlex[3]
.sym 19683 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19684 paddlevga.paddlex[5]
.sym 19688 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19689 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19690 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19692 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[9]
.sym 19694 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19695 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 19696 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 19698 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 19700 lives_display_SB_LUT4_I2_O[3]
.sym 19703 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19705 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19706 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 19711 paddlevga.paddlex[2]
.sym 19727 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19728 $PACKER_VCC_NET
.sym 19730 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 19735 paddlevga.paddlex[9]
.sym 19736 $PACKER_VCC_NET
.sym 19738 start$SB_IO_IN
.sym 19740 lives_display_SB_LUT4_I2_O[2]
.sym 19744 $PACKER_VCC_NET
.sym 19745 paddlevga.paddlex[9]
.sym 19747 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 19751 paddlevga.paddlex[2]
.sym 19752 $PACKER_VCC_NET
.sym 19753 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19756 lives_display_SB_LUT4_I2_O[2]
.sym 19759 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 19762 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 19763 lives_display_SB_LUT4_I2_O[2]
.sym 19765 start$SB_IO_IN
.sym 19780 start$SB_IO_IN
.sym 19782 lives_display_SB_LUT4_I2_O[2]
.sym 19798 lives_display_SB_LUT4_I2_O[2]
.sym 19799 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 19805 right$SB_IO_IN
.sym 19807 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 19809 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19811 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19813 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19814 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19816 ballvga.inverty
.sym 19817 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19818 ball_display
.sym 19819 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19821 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 19822 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 19825 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 19826 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 19827 left$SB_IO_IN
.sym 19828 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19835 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 19836 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 19837 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 19838 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 19839 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19840 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 19847 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 19848 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 19849 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 19852 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 19853 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 19854 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19857 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 19861 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 19862 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19864 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19866 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 19868 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19869 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 19872 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 19874 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 19875 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 19878 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]
.sym 19880 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 19881 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 19884 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[4]
.sym 19886 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 19887 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 19890 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[5]
.sym 19892 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 19893 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 19896 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[6]
.sym 19898 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 19899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19902 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[7]
.sym 19904 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 19905 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19908 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[8]
.sym 19910 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 19911 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19928 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 19937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19940 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19941 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 19942 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19944 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19945 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19947 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19948 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19949 ballvga:39[1]
.sym 19950 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19952 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[8]
.sym 19959 frame_update_SB_DFFESR_Q_E
.sym 19960 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 19964 $PACKER_VCC_NET
.sym 19965 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 19966 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19967 paddle_display_SB_LUT4_I3_O[2]
.sym 19968 paddle_display_SB_LUT4_I3_O[0]
.sym 19970 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 19972 lives_display_SB_LUT4_I2_O[3]
.sym 19973 brick_display
.sym 19976 frame_update
.sym 19978 ball_display
.sym 19988 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[3]
.sym 19989 $nextpnr_ICESTORM_LC_41$I3
.sym 19991 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 19992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19999 $nextpnr_ICESTORM_LC_41$I3
.sym 20002 lives_display_SB_LUT4_I2_O[3]
.sym 20005 ball_display
.sym 20008 $PACKER_VCC_NET
.sym 20020 paddle_display_SB_LUT4_I3_O[2]
.sym 20021 paddle_display_SB_LUT4_I3_O[0]
.sym 20022 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 20023 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[3]
.sym 20026 paddle_display_SB_LUT4_I3_O[0]
.sym 20027 paddle_display_SB_LUT4_I3_O[2]
.sym 20029 frame_update
.sym 20032 ball_display
.sym 20034 frame_update
.sym 20035 brick_display
.sym 20036 frame_update_SB_DFFESR_Q_E
.sym 20037 clk_pxl$SB_IO_OUT
.sym 20038 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 20041 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 20053 frame_update_SB_DFFESR_Q_E
.sym 20054 paddle_display_SB_LUT4_I3_O[0]
.sym 20059 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 20082 ballvga.changex_SB_DFFESS_Q_E
.sym 20083 frame_update
.sym 20084 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 20086 ballvga.changex_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 20087 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20089 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20090 paddle_display_SB_LUT4_I3_O[2]
.sym 20095 right_SB_LUT4_I2_O[2]
.sym 20097 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20099 $PACKER_GND_NET
.sym 20101 brick_display
.sym 20102 paddle_display_SB_LUT4_I3_O[0]
.sym 20107 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20109 paddle_display_SB_LUT4_I3_O[0]
.sym 20110 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 20111 ball_display
.sym 20116 $PACKER_GND_NET
.sym 20125 paddle_display_SB_LUT4_I3_O[0]
.sym 20127 ballvga.changex_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 20128 paddle_display_SB_LUT4_I3_O[2]
.sym 20132 right_SB_LUT4_I2_O[2]
.sym 20133 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 20134 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 20150 frame_update
.sym 20151 ball_display
.sym 20152 brick_display
.sym 20155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20156 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20157 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20158 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 20159 ballvga.changex_SB_DFFESS_Q_E
.sym 20160 clk_pxl$SB_IO_OUT
.sym 20161 paddle_display_SB_LUT4_I3_O[0]
.sym 20175 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20187 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20188 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20189 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 20190 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20191 frame_update_SB_LUT4_I3_O[1]
.sym 20192 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20193 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[8]
.sym 20194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20203 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20205 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20206 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20207 $PACKER_VCC_NET
.sym 20211 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20213 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20215 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20216 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20231 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20235 $nextpnr_ICESTORM_LC_126$O
.sym 20238 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20241 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[1]
.sym 20244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20247 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[2]
.sym 20249 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20253 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[3]
.sym 20255 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20259 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[4]
.sym 20261 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20265 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[5]
.sym 20267 $PACKER_VCC_NET
.sym 20268 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20271 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[6]
.sym 20273 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20277 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[7]
.sym 20279 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20286 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 20297 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20301 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20303 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 20305 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20310 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 20311 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20315 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20318 ball_display
.sym 20320 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 20321 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[7]
.sym 20329 frame_update
.sym 20332 frame_update_SB_LUT4_I3_O[2]
.sym 20335 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 20336 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 20338 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 20350 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20351 frame_update_SB_LUT4_I3_O[1]
.sym 20358 $nextpnr_ICESTORM_LC_127$I3
.sym 20360 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20368 $nextpnr_ICESTORM_LC_127$I3
.sym 20395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 20396 frame_update
.sym 20398 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 20402 frame_update_SB_LUT4_I3_O[2]
.sym 20403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 20404 frame_update_SB_LUT4_I3_O[1]
.sym 20421 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 20422 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 20423 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 20424 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 20427 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 20431 $PACKER_VCC_NET
.sym 20432 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20433 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20436 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20437 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 20440 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20441 ballvga:39[1]
.sym 20442 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20451 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20452 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20454 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20456 $PACKER_VCC_NET
.sym 20457 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20461 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20464 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20466 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20481 $nextpnr_ICESTORM_LC_139$O
.sym 20483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20487 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 20489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20493 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[2]
.sym 20495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20499 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[3]
.sym 20502 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20505 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[4]
.sym 20507 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20511 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[5]
.sym 20513 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20517 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[6]
.sym 20519 $PACKER_VCC_NET
.sym 20520 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20523 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[7]
.sym 20526 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20533 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 20534 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 20543 ball_display
.sym 20545 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20546 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20547 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20548 paddle_display_SB_LUT4_I3_O[0]
.sym 20549 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20550 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20552 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 20553 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20556 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20557 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 20559 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 20563 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 20565 col[7]
.sym 20567 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1[7]
.sym 20572 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 20573 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20575 right_SB_LUT4_I2_O[3]
.sym 20580 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20582 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 20585 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 20587 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20588 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20604 $nextpnr_ICESTORM_LC_140$I3
.sym 20606 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20614 $nextpnr_ICESTORM_LC_140$I3
.sym 20617 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20618 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 20620 right_SB_LUT4_I2_O[3]
.sym 20635 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 20636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 20637 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20641 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20643 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 20647 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 20648 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 20649 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20667 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 20671 $PACKER_VCC_NET
.sym 20672 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20673 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20674 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 20675 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20676 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 20677 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20680 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 20682 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20684 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20685 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[8]
.sym 20686 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20688 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20689 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 20697 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20699 $PACKER_VCC_NET
.sym 20700 $PACKER_VCC_NET
.sym 20704 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20707 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20708 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20710 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 20712 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20714 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20727 $nextpnr_ICESTORM_LC_134$O
.sym 20730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 20733 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[1]
.sym 20735 $PACKER_VCC_NET
.sym 20736 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20739 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[2]
.sym 20741 $PACKER_VCC_NET
.sym 20742 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20745 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[3]
.sym 20747 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20748 $PACKER_VCC_NET
.sym 20751 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[4]
.sym 20753 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20754 $PACKER_VCC_NET
.sym 20757 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[5]
.sym 20760 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20763 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[6]
.sym 20765 $PACKER_VCC_NET
.sym 20766 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20769 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[7]
.sym 20771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20778 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 20781 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 20789 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20793 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20801 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20802 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20803 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 20804 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 20805 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 20806 ball_display
.sym 20807 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20809 del
.sym 20810 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 20811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20812 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20813 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[7]
.sym 20819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 20820 del
.sym 20821 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 20822 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 20823 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 20826 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20827 brick_display
.sym 20828 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 20829 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20831 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 20832 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 20833 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20837 ball_display
.sym 20838 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 20840 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 20842 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 20844 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20845 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[8]
.sym 20846 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20847 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20848 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20850 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[8]
.sym 20852 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20856 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[9]
.sym 20859 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20863 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[8]
.sym 20864 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 20865 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20866 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[9]
.sym 20869 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 20870 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 20871 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 20872 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 20875 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 20876 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20877 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 20878 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20883 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 20884 del
.sym 20887 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 20888 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 20889 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 20890 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 20893 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 20894 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 20895 ball_display
.sym 20896 brick_display
.sym 20898 clk_pxl$SB_IO_OUT
.sym 20907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20912 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20913 $PACKER_VCC_NET
.sym 20914 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20916 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20917 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20920 brickvga.959.Y_B_SB_LUT4_O_I1[1]
.sym 20921 $PACKER_VCC_NET
.sym 20924 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20925 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20926 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20928 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20929 ballvga:39[1]
.sym 20932 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20933 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20934 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20942 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20943 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 20946 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20947 $PACKER_VCC_NET
.sym 20949 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20953 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20958 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 20961 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20970 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 20973 $nextpnr_ICESTORM_LC_110$O
.sym 20976 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 20979 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20981 $PACKER_VCC_NET
.sym 20982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20985 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 20987 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20988 $PACKER_VCC_NET
.sym 20991 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 20993 $PACKER_VCC_NET
.sym 20994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20997 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 20999 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21000 $PACKER_VCC_NET
.sym 21003 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 21005 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21009 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 21011 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21015 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 21017 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21023 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21025 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 21027 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 21028 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 21030 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21037 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21040 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21041 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21043 $PACKER_GND_NET
.sym 21047 del
.sym 21050 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 21051 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21053 col[7]
.sym 21054 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21055 col[5]
.sym 21056 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21059 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 21065 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21067 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[8]
.sym 21068 col[4]
.sym 21071 col[4]
.sym 21073 col[5]
.sym 21075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21076 ball_display
.sym 21078 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21079 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21080 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21086 brick_display
.sym 21088 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 21089 ballvga:39[1]
.sym 21090 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21092 del
.sym 21093 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 21096 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[8]
.sym 21099 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21102 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21104 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21109 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 21112 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21115 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21117 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21118 col[5]
.sym 21122 del
.sym 21123 brick_display
.sym 21124 ball_display
.sym 21127 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21128 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21129 col[4]
.sym 21130 col[5]
.sym 21133 ballvga:39[1]
.sym 21134 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 21136 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[8]
.sym 21140 col[4]
.sym 21141 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21142 col[5]
.sym 21144 clk_pxl$SB_IO_OUT
.sym 21164 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21166 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21167 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 21169 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21170 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21171 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 21172 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21173 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 21178 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21179 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21181 col[6]
.sym 21191 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21193 $PACKER_VCC_NET
.sym 21194 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21195 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21198 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21199 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 21201 $PACKER_VCC_NET
.sym 21203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21204 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21206 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21219 $nextpnr_ICESTORM_LC_50$O
.sym 21221 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 21225 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 21228 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21231 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21233 $PACKER_VCC_NET
.sym 21234 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21237 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 21239 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21240 $PACKER_VCC_NET
.sym 21243 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 21245 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21249 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 21252 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21255 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[6]
.sym 21257 $PACKER_VCC_NET
.sym 21258 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21261 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 21263 $PACKER_VCC_NET
.sym 21264 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21270 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21293 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21294 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 21296 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21297 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21299 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21300 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 21302 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 21304 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21305 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[7]
.sym 21310 brickvga.959.Y_B_SB_LUT4_O_I1[1]
.sym 21314 brick_display_SB_DFFSR_Q_R
.sym 21315 brickvga.959.Y_B_SB_LUT4_O_I1[0]
.sym 21317 $PACKER_VCC_NET
.sym 21320 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21321 brickvga.959.Y_B_SB_LUT4_O_I1[2]
.sym 21322 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21325 col[7]
.sym 21327 col[5]
.sym 21330 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21332 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21341 col[6]
.sym 21342 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[8]
.sym 21344 $PACKER_VCC_NET
.sym 21345 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21348 $nextpnr_ICESTORM_LC_51$I3
.sym 21351 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21358 $nextpnr_ICESTORM_LC_51$I3
.sym 21362 brickvga.959.Y_B_SB_LUT4_O_I1[1]
.sym 21363 brickvga.959.Y_B_SB_LUT4_O_I1[0]
.sym 21364 brickvga.959.Y_B_SB_LUT4_O_I1[2]
.sym 21367 col[6]
.sym 21368 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21369 col[7]
.sym 21380 col[5]
.sym 21381 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21382 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21390 clk_pxl$SB_IO_OUT
.sym 21391 brick_display_SB_DFFSR_Q_R
.sym 21407 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 21408 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 21409 $PACKER_VCC_NET
.sym 21410 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 21412 brick_display
.sym 21419 brick_display
.sym 21427 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21435 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21436 $PACKER_VCC_NET
.sym 21437 $PACKER_VCC_NET
.sym 21439 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21444 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21445 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21447 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21450 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21453 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21464 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21465 $nextpnr_ICESTORM_LC_10$O
.sym 21468 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21471 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21477 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 21479 $PACKER_VCC_NET
.sym 21480 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 21483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21485 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21486 $PACKER_VCC_NET
.sym 21489 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 21492 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 21497 $PACKER_VCC_NET
.sym 21498 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 21501 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 21503 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 21507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 21509 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21510 $PACKER_VCC_NET
.sym 21515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21517 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21518 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21522 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 21532 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21539 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21544 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 21547 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21551 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 21587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21588 $nextpnr_ICESTORM_LC_11$I3
.sym 21591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21598 $nextpnr_ICESTORM_LC_11$I3
.sym 21644 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 21661 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 21774 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 22744 lives_display_SB_LUT4_I2_O[3]
.sym 22764 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 22765 ballvga.bally[6]
.sym 22770 ballvga.bally[5]
.sym 22772 ballvga.bally[3]
.sym 22774 ballvga.bally[4]
.sym 22777 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 22784 $PACKER_VCC_NET
.sym 22787 ballvga.bally[7]
.sym 22789 ballvga.bally[8]
.sym 22790 $PACKER_VCC_NET
.sym 22796 $nextpnr_ICESTORM_LC_191$O
.sym 22799 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 22802 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 22804 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 22806 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 22808 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 22810 ballvga.bally[3]
.sym 22811 $PACKER_VCC_NET
.sym 22812 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 22814 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 22816 $PACKER_VCC_NET
.sym 22817 ballvga.bally[4]
.sym 22818 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 22820 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 22822 $PACKER_VCC_NET
.sym 22823 ballvga.bally[5]
.sym 22824 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 22826 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 22828 $PACKER_VCC_NET
.sym 22829 ballvga.bally[6]
.sym 22830 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 22832 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 22834 ballvga.bally[7]
.sym 22835 $PACKER_VCC_NET
.sym 22836 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 22838 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 22840 ballvga.bally[8]
.sym 22841 $PACKER_VCC_NET
.sym 22842 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 22846 start$SB_IO_IN
.sym 22872 ballvga.bally[3]
.sym 22878 $PACKER_VCC_NET
.sym 22881 ballvga.bally[7]
.sym 22883 ballvga.bally[8]
.sym 22884 $PACKER_VCC_NET
.sym 22891 start_SB_LUT4_I2_O[2]
.sym 22899 ballvga.bally[9]
.sym 22900 start$SB_IO_IN
.sym 22901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 22903 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 22907 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[4]
.sym 22909 start$SB_IO_IN
.sym 22911 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 22912 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[6]
.sym 22914 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[7]
.sym 22920 start$SB_IO_IN
.sym 22922 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 22928 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 22929 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22930 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22931 $PACKER_VCC_NET
.sym 22932 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 22933 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22934 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 22936 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22938 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 22939 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 22940 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 22941 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22942 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 22944 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 22947 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 22950 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 22953 ballvga.bally[9]
.sym 22955 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 22956 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 22957 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 22958 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 22961 ballvga.bally[9]
.sym 22962 $PACKER_VCC_NET
.sym 22963 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 22966 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 22968 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22969 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22984 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22985 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 22986 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 22987 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22990 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 22991 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 22992 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 22993 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22996 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 22997 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 22998 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 22999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23002 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 23003 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 23004 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23005 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 23024 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 23038 start$SB_IO_IN
.sym 23050 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23052 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[2]
.sym 23054 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 23055 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 23056 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 23058 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[5]
.sym 23061 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23062 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[3]
.sym 23064 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[8]
.sym 23067 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23069 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 23073 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[4]
.sym 23074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23075 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23077 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[6]
.sym 23079 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[7]
.sym 23082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 23084 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23085 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 23088 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 23090 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[2]
.sym 23091 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23094 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 23096 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[3]
.sym 23097 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23100 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[4]
.sym 23102 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23103 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[4]
.sym 23106 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[5]
.sym 23108 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[5]
.sym 23109 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 23112 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[6]
.sym 23114 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[6]
.sym 23115 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 23118 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[7]
.sym 23120 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 23121 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[7]
.sym 23124 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 23126 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23127 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[8]
.sym 23145 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23146 col[6]
.sym 23147 col[9]
.sym 23148 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 23149 col[8]
.sym 23151 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 23152 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 23154 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23155 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23159 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 23160 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23161 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23166 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 23168 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[8]
.sym 23175 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 23181 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[9]
.sym 23185 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 23186 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23190 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23191 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23193 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23196 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23203 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23204 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 23205 $nextpnr_ICESTORM_LC_35$I3
.sym 23207 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[9]
.sym 23208 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23215 $nextpnr_ICESTORM_LC_35$I3
.sym 23230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23231 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23232 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 23233 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23248 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23249 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 23250 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 23251 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23265 ballvga:39[1]
.sym 23279 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[8]
.sym 23284 start_SB_LUT4_I2_O[2]
.sym 23286 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23287 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23288 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23289 start$SB_IO_IN
.sym 23290 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23298 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23299 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 23300 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23301 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 23302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23303 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23305 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23307 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23310 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23311 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23312 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23319 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 23320 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23321 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23322 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23326 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 23328 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
.sym 23330 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23331 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23334 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 23336 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23337 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 23340 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 23342 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 23343 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 23346 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 23348 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23349 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 23352 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[4]
.sym 23354 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 23355 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23358 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[5]
.sym 23360 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23361 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 23364 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[6]
.sym 23366 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 23367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 23370 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 23372 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23373 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23390 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 23412 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 23414 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 23419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 23420 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23422 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23423 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 23424 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[9]
.sym 23425 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23426 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23427 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[6]
.sym 23428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23429 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23431 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 23432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 23434 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 23436 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 23438 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 23439 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[8]
.sym 23444 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23445 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 23447 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23448 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23450 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23451 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[8]
.sym 23453 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23454 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23458 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[9]
.sym 23459 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[8]
.sym 23460 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[6]
.sym 23461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[8]
.sym 23464 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23465 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23466 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23467 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23470 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 23471 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 23472 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23476 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 23477 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 23478 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 23479 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23482 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 23483 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 23484 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 23485 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23489 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 23497 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 23499 clk_pxl$SB_IO_OUT
.sym 23512 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 23513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23515 col[5]
.sym 23516 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 23517 col[4]
.sym 23518 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23519 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 23520 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23523 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[6]
.sym 23524 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 23542 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23543 ballvga:39[1]
.sym 23545 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23546 ballvga:39[0]
.sym 23553 ballvga.temp_SB_LUT4_I3_O[2]
.sym 23556 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23561 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23562 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23570 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23573 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 23575 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 23576 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23577 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23578 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 23582 ballvga:39[0]
.sym 23583 ballvga:39[1]
.sym 23587 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23588 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 23589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 23590 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23599 ballvga:39[0]
.sym 23613 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 23621 ballvga.temp_SB_LUT4_I3_O[2]
.sym 23622 clk_pxl$SB_IO_OUT
.sym 23623 start_SB_LUT4_I2_O[2]_$glb_sr
.sym 23636 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23637 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 23638 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23639 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23640 ballvga:39[1]
.sym 23641 ballvga.temp_SB_LUT4_I3_O[2]
.sym 23647 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 23653 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 23656 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 23658 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 23666 ballvga:39[1]
.sym 23670 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 23677 ballvga:39[0]
.sym 23678 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 23684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 23687 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 23728 ballvga:39[0]
.sym 23730 ballvga:39[1]
.sym 23734 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 23735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 23736 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 23737 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 23761 lives_display_SB_LUT4_I2_O[2]
.sym 23766 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 23777 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 23778 lives_display_SB_LUT4_I2_O[2]
.sym 23779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23780 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 23782 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 23788 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 23791 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 23798 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23801 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 23805 $PACKER_VCC_NET
.sym 23806 $PACKER_VCC_NET
.sym 23808 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23809 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23812 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 23813 $PACKER_VCC_NET
.sym 23814 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23820 $nextpnr_ICESTORM_LC_148$O
.sym 23823 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 23826 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 23828 $PACKER_VCC_NET
.sym 23829 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23832 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 23834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 23835 $PACKER_VCC_NET
.sym 23838 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 23840 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23841 $PACKER_VCC_NET
.sym 23844 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[4]
.sym 23846 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23847 $PACKER_VCC_NET
.sym 23850 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[5]
.sym 23852 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 23856 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[6]
.sym 23858 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 23862 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 23864 $PACKER_VCC_NET
.sym 23865 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 23886 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 23887 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 23891 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 23892 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 23896 $PACKER_VCC_NET
.sym 23904 $PACKER_VCC_NET
.sym 23906 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[7]
.sym 23932 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23943 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[8]
.sym 23945 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 23949 $nextpnr_ICESTORM_LC_149$I3
.sym 23952 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 23959 $nextpnr_ICESTORM_LC_149$I3
.sym 24002 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24003 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24005 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 24006 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 24007 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 24010 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 24011 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24015 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24016 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 24017 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 24021 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24035 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24037 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24039 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24045 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24049 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24056 $PACKER_VCC_NET
.sym 24058 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24059 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24061 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24064 $PACKER_VCC_NET
.sym 24066 $nextpnr_ICESTORM_LC_153$O
.sym 24069 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24072 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 24075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24078 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 24081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24084 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 24087 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24090 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 24092 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24093 $PACKER_VCC_NET
.sym 24096 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 24098 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24099 $PACKER_VCC_NET
.sym 24102 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 24105 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24108 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 24111 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24124 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24126 lives_display_SB_LUT4_I2_O[3]
.sym 24127 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24131 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24133 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24134 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24135 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24136 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24137 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24138 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24139 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24144 col[4]
.sym 24145 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24146 col[5]
.sym 24147 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 24148 col[6]
.sym 24150 col[7]
.sym 24152 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 24157 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24189 $nextpnr_ICESTORM_LC_154$I3
.sym 24192 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24199 $nextpnr_ICESTORM_LC_154$I3
.sym 24254 col[7]
.sym 24256 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 24259 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24265 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24266 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24267 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24268 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 24269 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24270 lives_display_SB_LUT4_I2_O[2]
.sym 24271 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 24273 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 24274 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 24280 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24281 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24283 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24285 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 24287 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24297 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24298 $PACKER_VCC_NET
.sym 24306 $PACKER_VCC_NET
.sym 24309 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24312 $nextpnr_ICESTORM_LC_157$O
.sym 24314 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 24318 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 24320 $PACKER_VCC_NET
.sym 24321 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24324 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 24326 $PACKER_VCC_NET
.sym 24327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 24330 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 24332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24333 $PACKER_VCC_NET
.sym 24336 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 24338 $PACKER_VCC_NET
.sym 24339 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24342 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 24344 $PACKER_VCC_NET
.sym 24345 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24348 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 24350 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24351 $PACKER_VCC_NET
.sym 24354 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 24357 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24377 frame_update_SB_LUT4_I3_O[1]
.sym 24379 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24381 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24383 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24387 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24390 $PACKER_VCC_NET
.sym 24397 $PACKER_VCC_NET
.sym 24398 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 24404 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24412 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 24413 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 24421 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 24423 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 24427 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24429 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24432 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 24433 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 24435 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 24437 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24441 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[3]
.sym 24444 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24448 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 24449 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 24450 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 24451 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[3]
.sym 24454 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 24455 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 24456 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24457 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 24503 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24505 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24506 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24512 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24514 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 24515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 24516 col[5]
.sym 24517 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 24528 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24530 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 24535 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24536 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24537 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24539 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24541 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24543 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 24550 $PACKER_VCC_NET
.sym 24557 $PACKER_VCC_NET
.sym 24558 $nextpnr_ICESTORM_LC_30$O
.sym 24561 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24564 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 24566 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 24567 $PACKER_VCC_NET
.sym 24570 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 24572 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 24573 $PACKER_VCC_NET
.sym 24576 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 24578 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24579 $PACKER_VCC_NET
.sym 24582 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 24584 $PACKER_VCC_NET
.sym 24585 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24588 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 24590 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24591 $PACKER_VCC_NET
.sym 24594 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 24597 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 24600 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 24603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24620 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24621 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 24623 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 24626 col[6]
.sym 24627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 24628 col[7]
.sym 24629 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24634 frame_update_SB_LUT4_I3_O[1]
.sym 24635 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 24636 col[6]
.sym 24637 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24638 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24639 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 24640 col[6]
.sym 24641 col[4]
.sym 24642 col[7]
.sym 24643 col[5]
.sym 24644 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 24657 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24676 col[5]
.sym 24677 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24681 $nextpnr_ICESTORM_LC_31$I3
.sym 24683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24691 $nextpnr_ICESTORM_LC_31$I3
.sym 24707 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24708 col[5]
.sym 24740 ballvga:39[1]
.sym 24746 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 24747 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24748 col[5]
.sym 24755 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 24757 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 24758 lives_display_SB_LUT4_I2_O[2]
.sym 24759 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 24760 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24762 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 24763 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 24764 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24773 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 24776 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24777 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24779 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24781 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24782 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24785 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24787 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 24791 $PACKER_VCC_NET
.sym 24796 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24799 $PACKER_VCC_NET
.sym 24804 $nextpnr_ICESTORM_LC_108$O
.sym 24806 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 24810 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24813 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 24816 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 24819 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24822 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 24824 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 24825 $PACKER_VCC_NET
.sym 24828 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 24830 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 24834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 24836 $PACKER_VCC_NET
.sym 24837 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 24840 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 24843 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 24848 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 24849 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 24850 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 24867 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 24868 col[6]
.sym 24876 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 24880 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 24882 $PACKER_VCC_NET
.sym 24884 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24889 $PACKER_VCC_NET
.sym 24896 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24897 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 24902 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24905 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 24907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24908 col[6]
.sym 24910 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 24911 col[4]
.sym 24912 col[6]
.sym 24913 col[5]
.sym 24914 col[7]
.sym 24915 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 24919 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 24929 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24930 col[6]
.sym 24931 col[7]
.sym 24941 col[6]
.sym 24943 col[7]
.sym 24946 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24947 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 24948 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24949 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 24952 col[4]
.sym 24953 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 24954 col[5]
.sym 24958 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 24961 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 24970 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24972 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 24989 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 24990 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 24992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 24993 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24994 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 24995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24997 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 24998 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 24999 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 25002 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 25006 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 25019 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25023 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25026 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 25029 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25030 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25032 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25034 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25035 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 25042 $PACKER_VCC_NET
.sym 25049 $PACKER_VCC_NET
.sym 25050 $nextpnr_ICESTORM_LC_106$O
.sym 25052 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 25056 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 25059 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 25062 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 25064 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 25068 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 25070 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25071 $PACKER_VCC_NET
.sym 25074 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 25076 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25080 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 25082 $PACKER_VCC_NET
.sym 25083 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25086 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 25088 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25089 $PACKER_VCC_NET
.sym 25092 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 25094 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25095 $PACKER_VCC_NET
.sym 25118 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25126 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25128 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25131 frame_update_SB_LUT4_I3_O[1]
.sym 25132 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25136 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 25152 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25173 $nextpnr_ICESTORM_LC_107$I3
.sym 25176 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25183 $nextpnr_ICESTORM_LC_107$I3
.sym 25239 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 25246 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25251 lives_display_SB_LUT4_I2_O[2]
.sym 25255 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25256 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25266 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 25269 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25270 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25274 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25276 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 25277 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25278 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25286 $PACKER_VCC_NET
.sym 25289 $PACKER_VCC_NET
.sym 25292 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25294 $PACKER_VCC_NET
.sym 25296 $nextpnr_ICESTORM_LC_66$O
.sym 25298 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 25302 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 25304 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 25308 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 25310 $PACKER_VCC_NET
.sym 25311 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25314 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 25316 $PACKER_VCC_NET
.sym 25317 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 25320 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 25322 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25323 $PACKER_VCC_NET
.sym 25326 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 25328 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25332 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 25334 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 25341 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25366 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25368 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25374 $PACKER_VCC_NET
.sym 25379 $PACKER_VCC_NET
.sym 25382 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 25388 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 25389 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25390 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25392 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25393 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 25398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25399 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25401 frame_update_SB_LUT4_I3_O[1]
.sym 25402 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25404 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 25405 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 25415 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25418 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 25420 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 25421 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 25422 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 25423 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 25432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25433 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25434 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 25435 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25438 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25439 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25440 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 25441 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25462 frame_update_SB_LUT4_I3_O[1]
.sym 25463 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 25464 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25481 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25484 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25511 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25514 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25522 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25526 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25527 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25530 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25534 $PACKER_VCC_NET
.sym 25539 $PACKER_VCC_NET
.sym 25542 $nextpnr_ICESTORM_LC_130$O
.sym 25545 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 25548 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 25551 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25554 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 25556 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25557 $PACKER_VCC_NET
.sym 25560 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 25562 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25563 $PACKER_VCC_NET
.sym 25566 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 25568 $PACKER_VCC_NET
.sym 25569 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25572 $nextpnr_ICESTORM_LC_131$I3
.sym 25575 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 25582 $nextpnr_ICESTORM_LC_131$I3
.sym 25601 lives_display_SB_LUT4_I2_O[3]
.sym 25608 brick_display
.sym 25616 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26527 start_SB_LUT4_I2_O[2]
.sym 26545 start_SB_LUT4_I2_O[2]
.sym 26585 start$SB_IO_IN
.sym 26707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 26709 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 26710 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 26718 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 26719 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 26721 $PACKER_VCC_NET
.sym 26769 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 26770 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 26771 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26772 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 26774 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 26813 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 26822 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 26825 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 26827 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 26830 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 26832 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 26913 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 26915 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 26918 col[7]
.sym 26973 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[9]
.sym 27022 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 27024 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 27031 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 27126 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27135 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 27136 $PACKER_VCC_NET
.sym 27177 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[9]
.sym 27221 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 27228 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 27232 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 27234 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 27317 ballvga.invertx
.sym 27328 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 27329 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 27381 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 27424 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 27426 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 27434 ballvga:39[0]
.sym 27436 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 27442 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 27532 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 27536 $PACKER_VCC_NET
.sym 27541 $PACKER_VCC_NET
.sym 27543 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 27585 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 27628 col[7]
.sym 27630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 27631 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 27632 col[4]
.sym 27633 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 27634 col[5]
.sym 27636 col[6]
.sym 27640 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 27642 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 27727 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 27728 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27729 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 27730 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 27731 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 27732 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 27735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27736 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 27737 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27738 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 27743 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 27746 col[4]
.sym 27748 col[5]
.sym 27788 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 27832 $PACKER_VCC_NET
.sym 27834 $PACKER_VCC_NET
.sym 27837 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27839 right_SB_LUT4_I2_O[3]
.sym 27842 ballvga:39[0]
.sym 27843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27845 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 27846 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 27847 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 27850 col[8]
.sym 27851 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 27931 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27934 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 27935 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27937 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27939 col[5]
.sym 27940 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 27943 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 27948 $PACKER_VCC_NET
.sym 27950 $PACKER_VCC_NET
.sym 27951 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 27993 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 27994 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 27995 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27997 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 27998 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 28035 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28036 right_SB_LUT4_I2_O[3]
.sym 28038 frame_update_SB_LUT4_I3_O[1]
.sym 28047 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28048 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 28051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28054 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 28055 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28096 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28099 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 28100 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28136 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 28138 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28141 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 28142 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28145 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28148 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 28152 col[5]
.sym 28154 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 28155 col[4]
.sym 28156 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28158 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 28244 $PACKER_VCC_NET
.sym 28245 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 28249 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 28250 ballvga:39[0]
.sym 28251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28252 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 28255 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28257 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 28299 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 28302 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 28303 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 28342 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 28348 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28352 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28358 $PACKER_VCC_NET
.sym 28361 $PACKER_VCC_NET
.sym 28444 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28445 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 28455 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28456 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 28463 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28503 lives_display_SB_DFFSR_Q_R
.sym 28505 lives_display_SB_LUT4_I2_O[0]
.sym 28507 lives_display
.sym 28541 ballvga.invertx
.sym 28553 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28556 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28557 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 28565 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28610 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 28652 $PACKER_VCC_NET
.sym 28656 lives_display_SB_DFFSR_Q_R
.sym 28660 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28661 lives_display_SB_LUT4_I2_O[0]
.sym 28663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28808 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28849 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28857 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28860 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 28954 lives_display_SB_LUT4_I2_O[2]
.sym 29060 $PACKER_VCC_NET
.sym 29063 $PACKER_VCC_NET
.sym 29423 $PACKER_GND_NET
.sym 29697 ballvga.invertx
.sym 29708 ballvga.invertx
.sym 29783 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 29877 right$SB_IO_IN
.sym 29922 right$SB_IO_IN
.sym 29923 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29925 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 29942 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 29943 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29958 $PACKER_VCC_NET
.sym 29963 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 29966 $PACKER_VCC_NET
.sym 29969 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29970 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 29971 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 29973 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29974 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 29980 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 29986 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 29990 $nextpnr_ICESTORM_LC_82$O
.sym 29993 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29996 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29998 $PACKER_VCC_NET
.sym 29999 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30002 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30004 $PACKER_VCC_NET
.sym 30005 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 30008 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30010 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 30011 $PACKER_VCC_NET
.sym 30014 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 30016 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30017 $PACKER_VCC_NET
.sym 30020 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 30022 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30023 $PACKER_VCC_NET
.sym 30026 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 30028 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30029 $PACKER_VCC_NET
.sym 30032 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 30034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30035 $PACKER_VCC_NET
.sym 30042 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 30070 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30071 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30073 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 30076 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 30082 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 30084 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30085 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30087 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30088 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 30089 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30091 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30092 $PACKER_VCC_NET
.sym 30093 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30094 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30097 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 30099 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 30100 col[8]
.sym 30101 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30102 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 30105 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 30108 col[9]
.sym 30110 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30113 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 30115 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30116 $PACKER_VCC_NET
.sym 30119 $nextpnr_ICESTORM_LC_83$I3
.sym 30121 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30129 $nextpnr_ICESTORM_LC_83$I3
.sym 30132 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 30133 col[9]
.sym 30134 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 30135 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 30138 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30139 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30140 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30141 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30144 col[8]
.sym 30145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30146 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 30147 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 30156 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30158 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 30159 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30176 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 30179 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30180 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 30181 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30186 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30187 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30188 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30196 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[9]
.sym 30204 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30205 $PACKER_VCC_NET
.sym 30206 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30213 $PACKER_VCC_NET
.sym 30217 $PACKER_VCC_NET
.sym 30218 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30219 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30230 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30231 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30232 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30234 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30236 $nextpnr_ICESTORM_LC_21$O
.sym 30238 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30242 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 30244 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30248 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 30251 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30254 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[3]
.sym 30256 $PACKER_VCC_NET
.sym 30257 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30260 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[4]
.sym 30262 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30263 $PACKER_VCC_NET
.sym 30266 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[5]
.sym 30268 $PACKER_VCC_NET
.sym 30269 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[6]
.sym 30275 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30278 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[7]
.sym 30280 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30281 $PACKER_VCC_NET
.sym 30288 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[9]
.sym 30299 $PACKER_VCC_NET
.sym 30301 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30305 $PACKER_VCC_NET
.sym 30309 $PACKER_VCC_NET
.sym 30310 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 30311 right$SB_IO_IN
.sym 30312 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30314 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 30316 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30317 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30318 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30320 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[7]
.sym 30341 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30342 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30356 $PACKER_VCC_NET
.sym 30359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[8]
.sym 30361 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30362 $PACKER_VCC_NET
.sym 30365 $nextpnr_ICESTORM_LC_22$I3
.sym 30367 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30375 $nextpnr_ICESTORM_LC_22$I3
.sym 30420 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 30421 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 30429 $PACKER_VCC_NET
.sym 30433 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[9]
.sym 30435 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30438 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30454 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30458 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30460 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30461 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30466 $PACKER_VCC_NET
.sym 30474 $PACKER_VCC_NET
.sym 30475 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30477 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30478 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30480 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30482 $nextpnr_ICESTORM_LC_111$O
.sym 30484 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30488 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[1]
.sym 30490 $PACKER_VCC_NET
.sym 30491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30494 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[2]
.sym 30496 $PACKER_VCC_NET
.sym 30497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30500 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[3]
.sym 30502 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30503 $PACKER_VCC_NET
.sym 30506 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[4]
.sym 30508 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30509 $PACKER_VCC_NET
.sym 30512 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[5]
.sym 30515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30518 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[6]
.sym 30520 $PACKER_VCC_NET
.sym 30521 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30524 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[7]
.sym 30526 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30533 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30550 $PACKER_VCC_NET
.sym 30557 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30561 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30564 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30565 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 30567 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30568 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[7]
.sym 30585 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30586 $PACKER_VCC_NET
.sym 30587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30605 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[8]
.sym 30607 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30608 $PACKER_VCC_NET
.sym 30611 $nextpnr_ICESTORM_LC_112$I3
.sym 30614 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30621 $nextpnr_ICESTORM_LC_112$I3
.sym 30666 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 30671 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30683 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30687 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30690 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30697 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30699 $PACKER_VCC_NET
.sym 30707 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30713 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30714 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30717 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30723 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30725 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30727 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30728 $nextpnr_ICESTORM_LC_32$O
.sym 30730 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30734 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 30737 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30740 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 30742 $PACKER_VCC_NET
.sym 30743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30746 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30748 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30749 $PACKER_VCC_NET
.sym 30752 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 30755 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30758 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 30760 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30761 $PACKER_VCC_NET
.sym 30764 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 30766 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30770 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 30772 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30780 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30783 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 30795 $PACKER_VCC_NET
.sym 30801 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30802 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 30803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30804 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30806 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 30807 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30809 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30811 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30813 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30814 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 30831 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30833 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30848 $PACKER_VCC_NET
.sym 30851 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 30853 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30854 $PACKER_VCC_NET
.sym 30857 $nextpnr_ICESTORM_LC_33$I3
.sym 30860 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 30867 $nextpnr_ICESTORM_LC_33$I3
.sym 30921 $PACKER_VCC_NET
.sym 30925 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30927 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30931 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30932 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 30934 $PACKER_VCC_NET
.sym 30936 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 30949 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30958 $PACKER_VCC_NET
.sym 30961 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30962 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30963 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 30964 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30970 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30972 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30973 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30974 $nextpnr_ICESTORM_LC_60$O
.sym 30976 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 30980 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30986 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 30992 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30994 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30998 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 31001 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31004 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 31007 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31010 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[6]
.sym 31012 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31013 $PACKER_VCC_NET
.sym 31016 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 31019 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31025 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 31027 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31028 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31029 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31031 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31036 col[4]
.sym 31039 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31040 col[5]
.sym 31042 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 31044 col[7]
.sym 31047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31049 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31051 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31053 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31055 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31057 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31060 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 31068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31075 $PACKER_VCC_NET
.sym 31083 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31097 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 31099 $PACKER_VCC_NET
.sym 31100 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31103 $nextpnr_ICESTORM_LC_61$I3
.sym 31106 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31113 $nextpnr_ICESTORM_LC_61$I3
.sym 31156 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 31157 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 31160 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 31161 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 31162 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31164 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31166 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 31168 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 31169 col[8]
.sym 31171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31175 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31181 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31191 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31192 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31195 $PACKER_VCC_NET
.sym 31197 $PACKER_VCC_NET
.sym 31201 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31202 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31203 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31209 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31215 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31218 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31220 $nextpnr_ICESTORM_LC_6$O
.sym 31222 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31226 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 31228 $PACKER_VCC_NET
.sym 31229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31232 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 31234 $PACKER_VCC_NET
.sym 31235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31238 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 31240 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31241 $PACKER_VCC_NET
.sym 31244 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 31246 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31247 $PACKER_VCC_NET
.sym 31250 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 31252 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31256 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 31259 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31262 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 31264 $PACKER_VCC_NET
.sym 31265 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[9]
.sym 31273 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31274 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31275 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31276 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31288 $PACKER_VCC_NET
.sym 31289 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31291 $PACKER_VCC_NET
.sym 31293 $PACKER_VCC_NET
.sym 31294 col[9]
.sym 31295 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31297 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31298 col[8]
.sym 31299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31300 col[9]
.sym 31301 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31303 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 31304 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31305 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 31306 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 31331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31343 $nextpnr_ICESTORM_LC_7$I3
.sym 31346 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31353 $nextpnr_ICESTORM_LC_7$I3
.sym 31405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 31406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31408 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31409 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31410 VSYNC1_SB_DFFE_Q_E
.sym 31412 right_SB_LUT4_I2_O[1]
.sym 31414 $PACKER_VCC_NET
.sym 31418 $PACKER_VCC_NET
.sym 31419 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31420 $PACKER_VCC_NET
.sym 31421 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31423 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31424 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31425 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31426 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 31427 $PACKER_VCC_NET
.sym 31428 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 31434 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31437 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31440 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31447 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31448 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31449 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31453 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31454 $PACKER_VCC_NET
.sym 31462 $PACKER_VCC_NET
.sym 31466 $nextpnr_ICESTORM_LC_161$O
.sym 31469 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31472 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 31474 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31478 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 31480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31481 $PACKER_VCC_NET
.sym 31484 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 31487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31490 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 31492 $PACKER_VCC_NET
.sym 31493 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31496 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 31499 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31502 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 31504 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31505 $PACKER_VCC_NET
.sym 31508 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 31510 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31518 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31519 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 31520 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 31521 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 31522 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 31523 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 31533 right_SB_LUT4_I2_O[3]
.sym 31536 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31541 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31544 ball_display
.sym 31545 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31546 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31547 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31548 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31552 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 31561 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31563 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 31565 col[8]
.sym 31566 col[9]
.sym 31567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31568 $PACKER_VCC_NET
.sym 31571 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31572 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31574 col[5]
.sym 31577 col[6]
.sym 31579 col[7]
.sym 31580 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 31581 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31583 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31584 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31585 col[4]
.sym 31589 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 31591 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31592 $PACKER_VCC_NET
.sym 31595 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 31598 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31602 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31603 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 31604 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 31605 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 31608 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31609 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31610 col[8]
.sym 31611 col[9]
.sym 31614 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31616 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31617 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31626 col[7]
.sym 31627 col[4]
.sym 31628 col[6]
.sym 31629 col[5]
.sym 31634 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31635 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31641 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 31644 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 31646 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31657 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 31663 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31664 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31665 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31666 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31668 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31669 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31670 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31673 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31681 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31683 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31685 ballvga:39[1]
.sym 31691 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31693 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31695 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 31699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31701 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 31707 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 31709 ballvga:39[0]
.sym 31710 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 31731 ballvga:39[1]
.sym 31732 ballvga:39[0]
.sym 31733 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 31734 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 31749 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31750 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 31752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31755 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31756 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31757 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 31758 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 31780 $PACKER_VCC_NET
.sym 31782 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 31787 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31788 col[9]
.sym 31789 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31790 col[8]
.sym 31791 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 31792 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 31794 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31795 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31797 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 31810 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31814 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31817 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31821 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31822 $PACKER_VCC_NET
.sym 31823 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31824 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31826 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31829 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31830 $PACKER_VCC_NET
.sym 31835 $nextpnr_ICESTORM_LC_40$O
.sym 31837 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 31841 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31844 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31847 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31849 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31853 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 31856 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31859 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 31861 $PACKER_VCC_NET
.sym 31862 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31865 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 31867 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 31871 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 31874 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31877 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 31879 $PACKER_VCC_NET
.sym 31880 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 31885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31888 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31890 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31892 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 31897 $PACKER_VCC_NET
.sym 31901 VSYNC1$SB_IO_OUT
.sym 31904 $PACKER_VCC_NET
.sym 31909 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31910 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31911 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31912 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31913 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 31916 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 31917 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31918 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31919 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 31921 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 31926 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31929 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31930 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31937 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31947 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31949 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31950 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 31953 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 31955 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 31956 $PACKER_VCC_NET
.sym 31958 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[8]
.sym 31960 $PACKER_VCC_NET
.sym 31961 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31964 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 31967 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31971 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31972 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 31973 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 31974 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 31989 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31990 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 31991 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 31992 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 31995 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 31996 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 31997 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 32013 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32015 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 32025 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 32026 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 32028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32031 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 32032 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32033 $PACKER_GND_NET
.sym 32034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32036 ball_display
.sym 32037 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32038 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32040 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 32041 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32043 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32051 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32055 $PACKER_VCC_NET
.sym 32058 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32059 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32060 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 32066 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32070 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 32077 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32079 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32081 $nextpnr_ICESTORM_LC_25$O
.sym 32084 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 32087 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32089 $PACKER_VCC_NET
.sym 32090 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32093 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 32095 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 32096 $PACKER_VCC_NET
.sym 32099 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 32101 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 32105 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 32107 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32108 $PACKER_VCC_NET
.sym 32111 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 32113 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 32117 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[6]
.sym 32119 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 32120 $PACKER_VCC_NET
.sym 32123 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 32125 $PACKER_VCC_NET
.sym 32126 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32131 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 32132 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32134 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 32137 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 32138 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 32144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32155 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32157 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 32159 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32164 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 32166 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 32167 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[7]
.sym 32176 lives_display_SB_DFFSR_Q_R
.sym 32178 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 32180 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 32181 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32183 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32186 $PACKER_VCC_NET
.sym 32188 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 32189 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 32191 brick_display
.sym 32194 lives_display
.sym 32196 ball_display
.sym 32199 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 32203 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 32204 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[8]
.sym 32206 $PACKER_VCC_NET
.sym 32207 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32210 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 32212 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32217 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 32218 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 32219 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 32220 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 32230 brick_display
.sym 32231 lives_display
.sym 32232 ball_display
.sym 32241 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 32242 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 32243 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 32252 clk_pxl$SB_IO_OUT
.sym 32253 lives_display_SB_DFFSR_Q_R
.sym 32260 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32261 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 32269 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 32271 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 32274 $PACKER_VCC_NET
.sym 32279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32285 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 32288 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32298 $PACKER_VCC_NET
.sym 32301 $PACKER_VCC_NET
.sym 32304 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32307 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32309 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32310 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32311 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32312 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 32316 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 32327 $nextpnr_ICESTORM_LC_73$O
.sym 32329 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32333 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32335 $PACKER_VCC_NET
.sym 32336 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32339 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32341 $PACKER_VCC_NET
.sym 32342 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32345 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 32347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32348 $PACKER_VCC_NET
.sym 32351 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 32353 $PACKER_VCC_NET
.sym 32354 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32357 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 32359 $PACKER_VCC_NET
.sym 32360 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 32363 $nextpnr_ICESTORM_LC_74$I3
.sym 32365 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 32373 $nextpnr_ICESTORM_LC_74$I3
.sym 32390 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32392 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 32394 $PACKER_VCC_NET
.sym 32397 $PACKER_VCC_NET
.sym 32401 $PACKER_VCC_NET
.sym 32404 $PACKER_VCC_NET
.sym 32408 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32409 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32418 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32419 $PACKER_VCC_NET
.sym 32420 $PACKER_VCC_NET
.sym 32421 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32422 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32423 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 32429 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32431 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32445 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32450 $nextpnr_ICESTORM_LC_119$O
.sym 32453 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32456 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 32458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 32462 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 32464 $PACKER_VCC_NET
.sym 32465 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 32468 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 32470 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 32471 $PACKER_VCC_NET
.sym 32474 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 32476 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32480 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 32482 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 32483 $PACKER_VCC_NET
.sym 32486 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 32488 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32489 $PACKER_VCC_NET
.sym 32492 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 32494 $PACKER_VCC_NET
.sym 32495 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 32502 valid1
.sym 32532 $PACKER_GND_NET
.sym 32536 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 32547 lives_display_SB_LUT4_I2_O[2]
.sym 32555 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 32566 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 32569 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 32573 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 32576 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 32580 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 32581 lives_display_SB_LUT4_I2_O[2]
.sym 32582 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 32583 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 32642 lives_display_SB_LUT4_I2_O[0]
.sym 33024 $PACKER_GND_NET
.sym 33383 $PACKER_GND_NET
.sym 33585 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 33586 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 33587 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 33588 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 33589 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 33590 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 33591 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 33626 col[8]
.sym 33633 col[7]
.sym 33638 col[6]
.sym 33642 col[9]
.sym 33643 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33644 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 33646 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 33647 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 33648 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33649 col[4]
.sym 33651 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 33652 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33653 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 33654 col[5]
.sym 33656 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 33657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 33660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33661 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33664 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 33666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33667 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 33672 col[4]
.sym 33673 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 33676 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 33678 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 33679 col[5]
.sym 33682 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 33684 col[6]
.sym 33685 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 33688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 33690 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 33691 col[7]
.sym 33694 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 33696 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 33697 col[8]
.sym 33700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 33702 col[9]
.sym 33703 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 33712 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 33713 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33742 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 33743 col[4]
.sym 33744 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33745 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 33746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33749 col[5]
.sym 33750 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 33752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33753 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 33757 col[6]
.sym 33758 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 33761 col[7]
.sym 33762 col[9]
.sym 33763 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 33765 col[8]
.sym 33768 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33771 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 33772 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 33804 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 33813 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 33814 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 33824 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 33827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 33830 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 33833 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 33836 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33839 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 33841 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 33848 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33851 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 33853 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 33860 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33863 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 33865 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 33874 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 33875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 33876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 33877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 33878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 33883 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33885 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 33886 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 33907 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 33921 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33944 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 33947 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33950 $nextpnr_ICESTORM_LC_70$I3
.sym 33952 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 33960 $nextpnr_ICESTORM_LC_70$I3
.sym 33994 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 33995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 33996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 34007 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34009 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34012 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 34013 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 34016 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34018 col[5]
.sym 34020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[6]
.sym 34021 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 34022 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34023 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34024 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 34027 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 34028 col[4]
.sym 34035 $PACKER_VCC_NET
.sym 34040 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 34043 $PACKER_VCC_NET
.sym 34047 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 34049 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34052 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 34058 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34061 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34062 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34066 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34067 $nextpnr_ICESTORM_LC_116$O
.sym 34069 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 34073 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[1]
.sym 34076 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34079 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[2]
.sym 34081 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 34082 $PACKER_VCC_NET
.sym 34085 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[3]
.sym 34087 $PACKER_VCC_NET
.sym 34088 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 34091 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[4]
.sym 34093 $PACKER_VCC_NET
.sym 34094 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34097 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[5]
.sym 34099 $PACKER_VCC_NET
.sym 34100 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34103 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[6]
.sym 34105 $PACKER_VCC_NET
.sym 34106 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34109 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[7]
.sym 34112 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34124 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[6]
.sym 34141 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34142 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 34143 col[8]
.sym 34144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 34145 col[9]
.sym 34146 col[6]
.sym 34147 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34148 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34149 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 34150 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 34151 col[7]
.sym 34152 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34153 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[7]
.sym 34161 $PACKER_VCC_NET
.sym 34162 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34190 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[8]
.sym 34192 $PACKER_VCC_NET
.sym 34193 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34196 $nextpnr_ICESTORM_LC_117$I3
.sym 34198 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34206 $nextpnr_ICESTORM_LC_117$I3
.sym 34257 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34258 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34259 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 34260 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34263 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34264 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34268 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34272 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34282 $PACKER_VCC_NET
.sym 34283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34285 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 34286 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34290 $PACKER_VCC_NET
.sym 34295 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34298 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34301 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34302 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 34312 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34313 $nextpnr_ICESTORM_LC_120$O
.sym 34315 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34319 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 34321 $PACKER_VCC_NET
.sym 34322 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 34325 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 34327 $PACKER_VCC_NET
.sym 34328 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 34331 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 34334 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34337 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[4]
.sym 34339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34340 $PACKER_VCC_NET
.sym 34343 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[5]
.sym 34345 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34346 $PACKER_VCC_NET
.sym 34349 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[6]
.sym 34352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34355 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 34357 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34358 $PACKER_VCC_NET
.sym 34365 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 34368 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34373 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 34381 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 34382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 34383 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 34393 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34397 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 34398 col[9]
.sym 34399 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 34414 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[9]
.sym 34416 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[9]
.sym 34417 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 34435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34436 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[8]
.sym 34439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34443 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[9]
.sym 34444 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 34445 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[9]
.sym 34446 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[8]
.sym 34498 ballvga.inverty
.sym 34500 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 34502 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34504 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34505 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34506 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 34507 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34508 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 34510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34513 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34516 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 34518 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34519 col[4]
.sym 34520 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 34521 col[5]
.sym 34528 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 34532 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34533 $PACKER_VCC_NET
.sym 34538 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34544 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34546 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34548 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 34550 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34553 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34559 $nextpnr_ICESTORM_LC_135$O
.sym 34561 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 34565 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34568 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34571 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 34574 $PACKER_VCC_NET
.sym 34577 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 34579 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34583 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 34585 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 34586 $PACKER_VCC_NET
.sym 34589 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 34591 $PACKER_VCC_NET
.sym 34592 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34595 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 34597 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34601 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 34603 $PACKER_VCC_NET
.sym 34604 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34611 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34613 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 34622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 34623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34626 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34633 col[6]
.sym 34634 col[8]
.sym 34635 col[7]
.sym 34636 col[9]
.sym 34637 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34638 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34640 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34641 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 34642 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34643 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34644 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34645 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 34658 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34660 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34670 col[4]
.sym 34673 col[7]
.sym 34679 col[5]
.sym 34680 col[6]
.sym 34682 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 34684 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34688 $nextpnr_ICESTORM_LC_136$I3
.sym 34691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34698 $nextpnr_ICESTORM_LC_136$I3
.sym 34713 col[6]
.sym 34714 col[5]
.sym 34715 col[7]
.sym 34716 col[4]
.sym 34733 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34734 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34735 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 34736 col[4]
.sym 34737 col[5]
.sym 34738 col[6]
.sym 34739 col[7]
.sym 34746 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34749 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 34754 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34755 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 34756 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 34757 col[4]
.sym 34758 lives_display_SB_LUT4_I2_O[2]
.sym 34759 col[5]
.sym 34760 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 34761 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34762 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34763 col[7]
.sym 34764 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34774 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34777 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 34782 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 34787 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34789 $PACKER_VCC_NET
.sym 34797 $PACKER_VCC_NET
.sym 34798 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34800 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34802 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34804 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34805 $nextpnr_ICESTORM_LC_64$O
.sym 34808 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 34811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 34813 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 34817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 34819 $PACKER_VCC_NET
.sym 34820 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 34823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 34825 $PACKER_VCC_NET
.sym 34826 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 34831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34835 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 34837 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34838 $PACKER_VCC_NET
.sym 34841 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 34844 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 34849 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34850 $PACKER_VCC_NET
.sym 34855 col[8]
.sym 34856 col[9]
.sym 34861 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 34865 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 34868 col[6]
.sym 34869 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34870 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 34872 col[7]
.sym 34874 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34878 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34879 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34881 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 34883 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 34884 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 34885 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 34887 col[6]
.sym 34888 col[8]
.sym 34889 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 34890 col[9]
.sym 34891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 34898 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34899 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 34901 col[5]
.sym 34906 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34908 col[4]
.sym 34911 col[7]
.sym 34928 $nextpnr_ICESTORM_LC_65$I3
.sym 34930 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34938 $nextpnr_ICESTORM_LC_65$I3
.sym 34949 col[5]
.sym 34954 col[4]
.sym 34962 col[7]
.sym 34967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 34973 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 34991 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 34993 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 34994 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 34995 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 34996 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 34997 col[8]
.sym 34998 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 34999 col[9]
.sym 35000 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35002 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35003 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35004 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35005 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35006 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35007 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35008 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35009 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35010 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35011 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35013 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35021 $PACKER_VCC_NET
.sym 35022 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35025 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35029 $PACKER_VCC_NET
.sym 35030 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35031 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35032 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35033 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35034 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35051 $nextpnr_ICESTORM_LC_17$O
.sym 35054 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35057 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 35059 $PACKER_VCC_NET
.sym 35060 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35069 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35072 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35075 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 35077 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35078 $PACKER_VCC_NET
.sym 35081 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 35083 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35084 $PACKER_VCC_NET
.sym 35087 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 35089 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35090 $PACKER_VCC_NET
.sym 35093 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 35095 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35102 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 35105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 35106 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35107 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35108 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35111 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35115 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 35116 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35117 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35118 $PACKER_VCC_NET
.sym 35120 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 35121 $PACKER_VCC_NET
.sym 35122 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 35125 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35127 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35128 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35129 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35130 col[6]
.sym 35131 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35132 col[7]
.sym 35133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35134 col[9]
.sym 35135 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35136 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35137 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 35147 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35158 col[8]
.sym 35159 col[6]
.sym 35160 col[9]
.sym 35162 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35163 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35171 $PACKER_VCC_NET
.sym 35174 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 35176 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35177 $PACKER_VCC_NET
.sym 35180 $nextpnr_ICESTORM_LC_18$I3
.sym 35182 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35190 $nextpnr_ICESTORM_LC_18$I3
.sym 35195 col[6]
.sym 35199 col[9]
.sym 35206 col[8]
.sym 35214 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35236 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35240 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35242 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[2]
.sym 35244 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35245 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 35246 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35248 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35249 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35250 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 35251 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35252 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 35253 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35254 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35255 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35256 col[7]
.sym 35257 col[4]
.sym 35258 lives_display_SB_LUT4_I2_O[2]
.sym 35259 col[5]
.sym 35268 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35272 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35275 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35276 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35278 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35280 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35281 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35283 $PACKER_VCC_NET
.sym 35289 $PACKER_VCC_NET
.sym 35297 $nextpnr_ICESTORM_LC_166$O
.sym 35300 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35303 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35305 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35309 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35311 $PACKER_VCC_NET
.sym 35312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35315 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 35317 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35318 $PACKER_VCC_NET
.sym 35321 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 35323 $PACKER_VCC_NET
.sym 35324 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35327 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 35329 $PACKER_VCC_NET
.sym 35330 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35333 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 35335 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35336 $PACKER_VCC_NET
.sym 35339 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35342 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35349 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 35350 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35351 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 35353 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 35361 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35369 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35374 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 35375 col[6]
.sym 35376 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 35378 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35379 col[6]
.sym 35381 col[8]
.sym 35382 col[9]
.sym 35383 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 35389 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35392 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 35393 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 35394 $PACKER_VCC_NET
.sym 35396 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35398 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35399 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35400 col[6]
.sym 35401 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 35402 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35403 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 35407 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35408 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 35410 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 35413 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 35414 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35416 col[7]
.sym 35417 col[4]
.sym 35418 lives_display_SB_LUT4_I2_O[2]
.sym 35419 col[5]
.sym 35420 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 35422 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35423 $PACKER_VCC_NET
.sym 35426 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 35429 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35433 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 35434 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35435 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35436 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 35441 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35442 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 35445 col[4]
.sym 35446 col[7]
.sym 35447 col[5]
.sym 35448 col[6]
.sym 35451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35452 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 35453 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35454 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 35457 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 35458 lives_display_SB_LUT4_I2_O[2]
.sym 35459 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 35460 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 35463 col[6]
.sym 35464 col[4]
.sym 35465 col[7]
.sym 35466 col[5]
.sym 35484 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35486 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 35494 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35496 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35497 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35499 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35500 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35502 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35503 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35505 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35513 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 35514 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35523 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 35534 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 35541 col[8]
.sym 35542 col[9]
.sym 35556 col[9]
.sym 35557 col[8]
.sym 35559 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35576 col[8]
.sym 35577 col[9]
.sym 35586 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 35588 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 35589 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 35594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 35595 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35598 VSYNC1$SB_IO_OUT
.sym 35605 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35607 $PACKER_VCC_NET
.sym 35608 $PACKER_VCC_NET
.sym 35610 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35614 $PACKER_VCC_NET
.sym 35616 $PACKER_VCC_NET
.sym 35617 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35621 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35622 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35623 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35624 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35625 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35627 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35634 $PACKER_VCC_NET
.sym 35636 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35639 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35642 $PACKER_VCC_NET
.sym 35644 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35646 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35649 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35652 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35654 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35660 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35666 $nextpnr_ICESTORM_LC_16$O
.sym 35668 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 35674 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 35675 $PACKER_VCC_NET
.sym 35678 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 35680 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35684 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 35686 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35687 $PACKER_VCC_NET
.sym 35690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 35692 $PACKER_VCC_NET
.sym 35693 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35696 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[5]
.sym 35698 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35699 $PACKER_VCC_NET
.sym 35702 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[6]
.sym 35704 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 35705 $PACKER_VCC_NET
.sym 35708 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 35711 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 35732 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35734 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 35735 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35737 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35738 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 35739 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 35740 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35741 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35742 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35743 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35744 col[7]
.sym 35745 col[4]
.sym 35746 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35747 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 35750 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 35751 col[5]
.sym 35752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 35759 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35761 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 35763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35765 col[8]
.sym 35767 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 35768 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35770 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35771 col[9]
.sym 35773 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35776 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35781 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35790 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35792 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35793 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 35808 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 35809 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 35810 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 35811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 35820 col[8]
.sym 35822 col[9]
.sym 35833 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35835 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 35853 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35856 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 35858 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35863 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 35864 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 35866 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35867 col[6]
.sym 35869 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 35870 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 35872 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 35873 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35884 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35887 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 35890 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35892 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35901 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35943 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35955 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35957 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 35958 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35962 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 35963 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 35965 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 35966 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35967 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 35968 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 35969 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 35986 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 35988 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 35989 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 35990 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 35991 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35992 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35993 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 35994 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35996 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36003 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 36007 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 36008 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36015 col[4]
.sym 36016 col[7]
.sym 36017 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36019 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 36020 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36021 col[5]
.sym 36023 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36024 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 36026 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 36027 col[6]
.sym 36030 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 36032 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36033 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36036 col[7]
.sym 36037 col[4]
.sym 36038 col[5]
.sym 36039 col[6]
.sym 36042 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36043 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 36044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36045 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 36054 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 36055 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36056 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36057 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36072 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 36075 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36078 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36080 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 36081 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 36097 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 36098 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 36099 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 36100 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 36102 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 36104 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36106 $PACKER_VCC_NET
.sym 36107 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 36113 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 36114 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36127 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36128 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36130 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 36132 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 36134 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 36136 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36138 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36140 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 36148 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 36150 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36152 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36156 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36157 $PACKER_VCC_NET
.sym 36158 $nextpnr_ICESTORM_LC_90$O
.sym 36160 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36164 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 36166 $PACKER_VCC_NET
.sym 36167 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36170 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 36172 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36176 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 36178 $PACKER_VCC_NET
.sym 36179 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36182 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 36185 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36188 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 36191 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36195 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 36196 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 36197 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 36198 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 36201 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36202 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 36203 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 36210 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 36212 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 36214 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 36226 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36232 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36239 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 36250 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36251 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 36252 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36257 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 36262 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36263 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36266 $PACKER_VCC_NET
.sym 36267 $PACKER_VCC_NET
.sym 36274 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36278 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36281 $nextpnr_ICESTORM_LC_26$O
.sym 36283 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 36287 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 36289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36293 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 36295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 36299 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 36301 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 36305 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 36307 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36311 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 36313 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36314 $PACKER_VCC_NET
.sym 36317 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 36319 $PACKER_VCC_NET
.sym 36320 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 36323 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36325 $PACKER_VCC_NET
.sym 36326 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 36334 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 36340 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36351 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36367 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 36375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36376 $PACKER_VCC_NET
.sym 36383 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36384 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36391 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 36392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36404 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 36406 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 36407 $PACKER_VCC_NET
.sym 36410 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 36413 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 36417 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36418 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 36419 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36420 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 36452 clk_pxl$SB_IO_OUT
.sym 36472 valid1
.sym 36590 $PACKER_VCC_NET
.sym 36600 $PACKER_VCC_NET
.sym 37439 $PACKER_VCC_NET
.sym 37457 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37458 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37462 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 37463 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37473 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 37480 $PACKER_VCC_NET
.sym 37481 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 37482 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37485 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 37488 $PACKER_VCC_NET
.sym 37489 $nextpnr_ICESTORM_LC_186$O
.sym 37492 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37495 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 37497 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37499 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37501 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 37503 $PACKER_VCC_NET
.sym 37504 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37505 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 37507 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 37510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37511 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 37513 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 37515 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 37516 $PACKER_VCC_NET
.sym 37517 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 37519 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 37521 $PACKER_VCC_NET
.sym 37522 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 37523 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 37525 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 37527 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 37529 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 37531 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 37533 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 37534 $PACKER_VCC_NET
.sym 37535 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 37580 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 37587 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 37588 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 37605 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 37606 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 37615 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 37620 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 37632 $PACKER_VCC_NET
.sym 37652 $nextpnr_ICESTORM_LC_187$I3
.sym 37654 $PACKER_VCC_NET
.sym 37655 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 37656 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 37662 $nextpnr_ICESTORM_LC_187$I3
.sym 37704 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 37716 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37721 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37743 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 37748 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37751 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37753 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 37757 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37759 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 37764 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37769 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 37770 $PACKER_VCC_NET
.sym 37775 $nextpnr_ICESTORM_LC_123$O
.sym 37777 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 37781 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 37784 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 37789 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37790 $PACKER_VCC_NET
.sym 37791 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 37793 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 37795 $PACKER_VCC_NET
.sym 37796 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37797 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 37799 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 37801 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37802 $PACKER_VCC_NET
.sym 37803 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 37805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 37807 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 37809 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 37811 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 37814 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 37815 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 37817 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 37819 $PACKER_VCC_NET
.sym 37820 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 37821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 37837 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 37839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 37840 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 37841 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 37846 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 37848 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37852 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37853 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37855 col[5]
.sym 37856 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 37857 col[4]
.sym 37860 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 37861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 37887 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 37891 $PACKER_VCC_NET
.sym 37895 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 37898 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 37901 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 37902 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 37904 $nextpnr_ICESTORM_LC_124$I3
.sym 37906 $PACKER_VCC_NET
.sym 37907 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 37908 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 37914 $nextpnr_ICESTORM_LC_124$I3
.sym 37960 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 37962 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37966 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37972 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 37973 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 37976 col[7]
.sym 37977 col[8]
.sym 37979 col[9]
.sym 37980 col[8]
.sym 37981 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 37983 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 37989 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 37990 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 37993 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 37995 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 37997 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38000 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38017 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38019 $PACKER_VCC_NET
.sym 38021 $nextpnr_ICESTORM_LC_52$O
.sym 38024 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38027 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 38030 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38033 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 38035 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38039 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 38041 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38042 $PACKER_VCC_NET
.sym 38045 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[4]
.sym 38047 $PACKER_VCC_NET
.sym 38048 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38051 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[5]
.sym 38053 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38054 $PACKER_VCC_NET
.sym 38057 $nextpnr_ICESTORM_LC_53$I3
.sym 38059 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38067 $nextpnr_ICESTORM_LC_53$I3
.sym 38073 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 38081 col[7]
.sym 38083 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38085 col[9]
.sym 38094 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38096 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 38099 col[6]
.sym 38100 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38106 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38112 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38116 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38120 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38122 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38125 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38129 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38132 $PACKER_VCC_NET
.sym 38138 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38140 $PACKER_VCC_NET
.sym 38141 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38144 $nextpnr_ICESTORM_LC_86$O
.sym 38147 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38150 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 38152 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38153 $PACKER_VCC_NET
.sym 38156 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 38158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38162 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 38164 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38168 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 38170 $PACKER_VCC_NET
.sym 38171 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38174 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 38177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38180 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 38182 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38183 $PACKER_VCC_NET
.sym 38186 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 38188 $PACKER_VCC_NET
.sym 38189 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38206 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38207 col[4]
.sym 38208 col[5]
.sym 38211 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 38214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38217 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 38218 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 38220 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38222 col[8]
.sym 38230 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 38239 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38243 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38257 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38267 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 38270 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38273 $nextpnr_ICESTORM_LC_87$I3
.sym 38276 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38283 $nextpnr_ICESTORM_LC_87$I3
.sym 38301 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38319 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38323 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38327 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38328 col[8]
.sym 38329 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38332 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38334 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 38336 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38337 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 38338 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 38339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38340 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 38343 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38344 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 38345 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38348 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 38349 col[4]
.sym 38351 col[5]
.sym 38352 VSYNC1_SB_DFFE_Q_E
.sym 38362 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38368 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38371 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38372 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38384 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38385 $PACKER_VCC_NET
.sym 38386 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38388 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38390 $nextpnr_ICESTORM_LC_56$O
.sym 38393 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38396 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 38399 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38402 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38405 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38408 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 38410 $PACKER_VCC_NET
.sym 38411 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38414 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 38416 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38420 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 38423 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38426 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 38428 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38429 $PACKER_VCC_NET
.sym 38432 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 38434 $PACKER_VCC_NET
.sym 38435 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38450 col[9]
.sym 38451 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38453 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38454 lives_display_SB_LUT4_I2_O[2]
.sym 38459 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 38463 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38464 col[8]
.sym 38465 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38466 col[9]
.sym 38467 col[7]
.sym 38468 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38469 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38472 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38475 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38476 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 38483 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38486 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38488 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38493 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 38494 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 38509 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 38513 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 38515 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38519 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 38522 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38527 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 38528 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38529 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 38538 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38540 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 38541 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 38573 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38575 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38580 col[9]
.sym 38582 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 38585 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38587 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 38588 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 38589 right_SB_LUT4_I2_O[3]
.sym 38591 col[6]
.sym 38592 col[8]
.sym 38593 col[7]
.sym 38594 col[9]
.sym 38596 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38597 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38598 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 38606 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38616 col[4]
.sym 38618 col[6]
.sym 38619 col[7]
.sym 38622 VSYNC1_SB_DFFE_Q_E
.sym 38623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38625 col[5]
.sym 38632 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38633 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38634 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 38635 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38636 $nextpnr_ICESTORM_LC_188$O
.sym 38638 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38642 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 38645 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 38646 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38648 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 38651 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38652 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 38654 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 38657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38658 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 38660 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 38662 col[4]
.sym 38664 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 38666 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 38669 col[5]
.sym 38670 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 38672 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 38674 col[6]
.sym 38676 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 38678 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 38680 col[7]
.sym 38682 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 38683 VSYNC1_SB_DFFE_Q_E
.sym 38684 clk_pxl$SB_IO_OUT
.sym 38685 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 38691 VSYNC1_SB_DFFE_Q_E
.sym 38693 right_SB_LUT4_I2_O[3]
.sym 38699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 38700 col[5]
.sym 38701 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 38703 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 38704 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 38706 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38707 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 38708 col[4]
.sym 38709 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 38711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38712 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 38713 VSYNC1_SB_DFFE_Q_E
.sym 38715 col[4]
.sym 38716 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38717 col[5]
.sym 38718 col[8]
.sym 38719 col[6]
.sym 38720 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 38721 col[7]
.sym 38722 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 38727 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 38728 col[9]
.sym 38729 VSYNC1_SB_DFFE_Q_E
.sym 38743 col[8]
.sym 38744 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38756 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38759 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 38762 col[8]
.sym 38763 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 38766 col[9]
.sym 38769 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 38796 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 38797 col[9]
.sym 38798 col[8]
.sym 38799 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38806 VSYNC1_SB_DFFE_Q_E
.sym 38807 clk_pxl$SB_IO_OUT
.sym 38808 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38821 col[8]
.sym 38824 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38825 col[9]
.sym 38828 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38829 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 38834 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 38835 frame_update_SB_LUT4_I3_O[1]
.sym 38836 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 38838 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 38839 VSYNC1_SB_DFFE_Q_E
.sym 38840 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 38843 right_SB_LUT4_I2_O[3]
.sym 38844 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 38869 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38870 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38871 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38872 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38873 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38877 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38878 $PACKER_VCC_NET
.sym 38879 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38880 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38881 $PACKER_VCC_NET
.sym 38882 $nextpnr_ICESTORM_LC_57$O
.sym 38885 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38888 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 38891 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 38894 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 38896 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 38900 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38902 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38906 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 38908 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38912 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 38914 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 38918 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 38920 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38921 $PACKER_VCC_NET
.sym 38924 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 38926 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38927 $PACKER_VCC_NET
.sym 38934 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 38936 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[1]
.sym 38939 frame_update_SB_LUT4_I3_O[1]
.sym 38943 $PACKER_VCC_NET
.sym 38944 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 38946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 38948 col[5]
.sym 38950 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 38952 col[4]
.sym 38956 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 38957 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38958 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 38959 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 38960 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 38961 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 38962 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 38963 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38964 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 38965 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 38966 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38967 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38968 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 38973 col[8]
.sym 38975 col[9]
.sym 38976 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38977 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38979 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 38981 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38982 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 38983 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[9]
.sym 38985 col[4]
.sym 38986 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 38987 col[5]
.sym 38990 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 38996 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 38998 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39000 VSYNC1_SB_DFFE_Q_E
.sym 39002 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39005 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 39008 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39012 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[9]
.sym 39015 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 39030 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39031 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39033 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 39036 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39037 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39042 col[8]
.sym 39043 col[4]
.sym 39044 col[9]
.sym 39045 col[5]
.sym 39048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39049 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39050 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39051 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39052 VSYNC1_SB_DFFE_Q_E
.sym 39053 clk_pxl$SB_IO_OUT
.sym 39054 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39069 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39070 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 39072 frame_update_SB_LUT4_I3_O[1]
.sym 39073 col[9]
.sym 39074 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 39077 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39078 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39079 col[6]
.sym 39080 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39082 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39083 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 39084 col[8]
.sym 39086 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39087 col[9]
.sym 39088 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39090 col[7]
.sym 39100 $PACKER_VCC_NET
.sym 39102 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39104 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39106 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39108 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39110 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 39111 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39115 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39128 $nextpnr_ICESTORM_LC_162$O
.sym 39131 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39134 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 39137 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39140 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 39142 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39146 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 39148 $PACKER_VCC_NET
.sym 39149 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 39152 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 39154 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39158 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 39160 $PACKER_VCC_NET
.sym 39161 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39164 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 39166 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39167 $PACKER_VCC_NET
.sym 39170 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 39172 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39180 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 39182 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 39190 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39191 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39194 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39197 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39202 col[7]
.sym 39203 col[4]
.sym 39205 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39206 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39207 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39209 col[5]
.sym 39210 col[5]
.sym 39211 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39212 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 39213 VSYNC1_SB_DFFE_Q_E
.sym 39214 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[7]
.sym 39221 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 39223 col[6]
.sym 39227 col[9]
.sym 39228 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39229 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39230 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39234 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 39235 col[8]
.sym 39238 $PACKER_VCC_NET
.sym 39240 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39246 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39247 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39250 col[7]
.sym 39251 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[8]
.sym 39253 $PACKER_VCC_NET
.sym 39254 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39257 $nextpnr_ICESTORM_LC_163$I3
.sym 39259 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39267 $nextpnr_ICESTORM_LC_163$I3
.sym 39270 col[9]
.sym 39271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 39272 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39273 col[8]
.sym 39276 col[7]
.sym 39278 col[6]
.sym 39288 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 39289 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 39290 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 39291 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39314 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39316 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39317 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39322 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39324 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39325 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 39326 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 39328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39329 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39330 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 39332 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39334 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 39335 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 39336 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39343 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39344 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39347 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 39348 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39356 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39361 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39362 $PACKER_VCC_NET
.sym 39365 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39368 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39370 $PACKER_VCC_NET
.sym 39374 $nextpnr_ICESTORM_LC_19$O
.sym 39377 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39380 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39382 $PACKER_VCC_NET
.sym 39383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39388 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 39389 $PACKER_VCC_NET
.sym 39392 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 39395 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39400 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39401 $PACKER_VCC_NET
.sym 39404 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 39406 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39407 $PACKER_VCC_NET
.sym 39410 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39412 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39413 $PACKER_VCC_NET
.sym 39416 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39418 $PACKER_VCC_NET
.sym 39419 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39425 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 39426 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 39427 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 39428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 39429 right_SB_LUT4_I2_O[1]
.sym 39430 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 39431 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 39437 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39440 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39441 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39444 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39448 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39451 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39453 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 39454 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39456 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 39457 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 39458 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 39460 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 39473 col[4]
.sym 39474 col[6]
.sym 39478 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39479 col[5]
.sym 39483 VSYNC1_SB_DFFE_Q_E
.sym 39488 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39489 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39490 col[7]
.sym 39491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 39494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39497 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39500 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 39505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39506 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 39507 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39510 col[6]
.sym 39511 col[5]
.sym 39512 col[7]
.sym 39513 col[4]
.sym 39528 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 39530 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39544 VSYNC1_SB_DFFE_Q_E
.sym 39545 clk_pxl$SB_IO_OUT
.sym 39554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 39559 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 39560 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 39562 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 39564 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 39565 col[9]
.sym 39566 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39573 $PACKER_VCC_NET
.sym 39574 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 39579 $PACKER_VCC_NET
.sym 39580 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 39682 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39685 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 39688 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 39692 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39693 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 39694 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39695 col[4]
.sym 39698 col[5]
.sym 39699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 39705 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39712 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39718 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39720 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39721 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39722 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 39723 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39725 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39726 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39733 $PACKER_VCC_NET
.sym 39739 $PACKER_VCC_NET
.sym 39743 $nextpnr_ICESTORM_LC_84$O
.sym 39746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 39749 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39751 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 39752 $PACKER_VCC_NET
.sym 39755 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 39757 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39758 $PACKER_VCC_NET
.sym 39761 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 39764 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 39767 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 39770 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 39773 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 39775 $PACKER_VCC_NET
.sym 39776 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 39779 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 39781 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 39785 $nextpnr_ICESTORM_LC_85$I3
.sym 39788 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 39793 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 39794 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 39795 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[2]
.sym 39796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 39797 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 39798 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 39799 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 39800 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 39817 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 39818 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 39823 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 39824 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39825 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39826 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39827 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 39828 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 39829 $nextpnr_ICESTORM_LC_85$I3
.sym 39834 col[6]
.sym 39837 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 39840 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39843 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39845 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39846 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39847 col[7]
.sym 39849 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39853 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39855 col[4]
.sym 39857 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 39858 col[5]
.sym 39859 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 39870 $nextpnr_ICESTORM_LC_85$I3
.sym 39873 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 39874 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39885 col[5]
.sym 39886 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39888 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 39891 col[7]
.sym 39892 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39893 col[6]
.sym 39894 col[4]
.sym 39897 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 39899 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39900 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39903 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 39906 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39909 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39910 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39911 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 39912 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39917 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 39922 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 39923 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 39925 col[9]
.sym 39935 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39936 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39938 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 39941 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 39945 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 39951 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 39958 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 39960 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39961 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 39966 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39970 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39971 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 39976 $PACKER_VCC_NET
.sym 39979 $PACKER_VCC_NET
.sym 39984 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39985 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39989 $nextpnr_ICESTORM_LC_20$O
.sym 39992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39995 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 39997 $PACKER_VCC_NET
.sym 39998 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40001 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40003 $PACKER_VCC_NET
.sym 40004 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40007 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 40009 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 40010 $PACKER_VCC_NET
.sym 40013 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[4]
.sym 40015 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40016 $PACKER_VCC_NET
.sym 40019 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[5]
.sym 40021 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40025 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[6]
.sym 40027 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40028 $PACKER_VCC_NET
.sym 40031 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 40033 $PACKER_VCC_NET
.sym 40034 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40053 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 40056 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40062 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40067 $PACKER_VCC_NET
.sym 40068 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 40074 $PACKER_VCC_NET
.sym 40075 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 40080 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40083 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40084 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 40085 $PACKER_VCC_NET
.sym 40091 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40092 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40094 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 40095 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 40096 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40097 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40101 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40105 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 40112 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 40114 $PACKER_VCC_NET
.sym 40115 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 40118 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 40121 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40125 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 40128 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 40137 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40138 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 40139 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 40140 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40149 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40150 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40151 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40152 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40163 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[8]
.sym 40164 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 40165 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 40166 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 40167 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 40168 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 40174 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40175 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 40178 startdisplay[5]
.sym 40183 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40184 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 40185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 40186 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 40206 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40211 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40215 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 40234 $PACKER_VCC_NET
.sym 40235 $nextpnr_ICESTORM_LC_27$O
.sym 40237 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40241 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 40243 $PACKER_VCC_NET
.sym 40244 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 40247 $nextpnr_ICESTORM_LC_28$I3
.sym 40249 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 40257 $nextpnr_ICESTORM_LC_28$I3
.sym 40299 brick_display
.sym 40300 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 40303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 40416 $PACKER_VCC_NET
.sym 40430 valid1_SB_LUT4_I3_O
.sym 41172 clk_12M$SB_IO_IN
.sym 41249 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 41252 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 41265 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 41278 start$SB_IO_IN
.sym 41415 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 41417 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 41418 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 41427 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 41428 $PACKER_VCC_NET
.sym 41433 $PACKER_VCC_NET
.sym 41439 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 41453 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 41456 $PACKER_VCC_NET
.sym 41457 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 41460 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 41464 $PACKER_VCC_NET
.sym 41466 $PACKER_VCC_NET
.sym 41470 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 41472 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 41473 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 41474 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 41479 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 41483 $nextpnr_ICESTORM_LC_95$O
.sym 41486 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 41489 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 41492 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 41495 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 41497 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 41501 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 41503 $PACKER_VCC_NET
.sym 41504 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 41507 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 41510 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 41513 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 41515 $PACKER_VCC_NET
.sym 41516 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 41519 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 41521 $PACKER_VCC_NET
.sym 41522 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 41525 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 41527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 41547 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 41549 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 41550 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 41554 col[5]
.sym 41556 col[4]
.sym 41558 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 41565 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 41566 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 41568 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 41569 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 41585 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41593 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 41594 $PACKER_VCC_NET
.sym 41606 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 41608 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 41609 $PACKER_VCC_NET
.sym 41612 $nextpnr_ICESTORM_LC_96$I3
.sym 41614 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41622 $nextpnr_ICESTORM_LC_96$I3
.sym 41660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 41662 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 41670 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 41671 col[9]
.sym 41672 col[8]
.sym 41675 col[7]
.sym 41682 col[7]
.sym 41683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 41699 col[6]
.sym 41714 col[4]
.sym 41715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 41716 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 41717 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41718 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 41719 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 41720 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 41721 col[7]
.sym 41722 col[8]
.sym 41723 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 41724 col[9]
.sym 41725 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 41726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 41727 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 41728 col[5]
.sym 41729 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 41731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 41732 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41735 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 41737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 41738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 41741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 41743 col[4]
.sym 41744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 41747 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 41749 col[5]
.sym 41750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 41753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[4]
.sym 41755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 41756 col[6]
.sym 41759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[5]
.sym 41761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 41762 col[7]
.sym 41765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[6]
.sym 41767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 41768 col[8]
.sym 41771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 41773 col[9]
.sym 41774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 41785 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 41793 col[6]
.sym 41797 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 41799 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 41803 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 41805 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 41808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 41810 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 41811 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 41812 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 41813 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 41815 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[7]
.sym 41836 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 41837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 41838 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[8]
.sym 41855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 41858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[9]
.sym 41861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 41864 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[10]
.sym 41867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41870 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[11]
.sym 41872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[12]
.sym 41879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[13]
.sym 41884 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[14]
.sym 41891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 41896 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41921 col[8]
.sym 41925 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 41927 $PACKER_VCC_NET
.sym 41930 $PACKER_VCC_NET
.sym 41931 $PACKER_VCC_NET
.sym 41932 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 41934 $PACKER_VCC_NET
.sym 41936 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 41938 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[15]
.sym 41956 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41975 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[16]
.sym 41978 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41981 $nextpnr_ICESTORM_LC_143$I3
.sym 41983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 41991 $nextpnr_ICESTORM_LC_143$I3
.sym 42026 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 42037 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42038 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42039 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 42040 col[5]
.sym 42041 col[4]
.sym 42048 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42050 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42052 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 42055 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42056 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42058 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 42060 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 42066 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42071 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42073 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42075 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 42079 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 42080 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42082 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 42085 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42087 $PACKER_VCC_NET
.sym 42091 $PACKER_VCC_NET
.sym 42098 $nextpnr_ICESTORM_LC_101$O
.sym 42101 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 42104 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 42106 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42110 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 42112 $PACKER_VCC_NET
.sym 42113 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 42116 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42118 $PACKER_VCC_NET
.sym 42119 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42122 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 42124 $PACKER_VCC_NET
.sym 42125 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 42128 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 42131 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42134 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 42136 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42137 $PACKER_VCC_NET
.sym 42140 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 42142 $PACKER_VCC_NET
.sym 42143 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42155 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[6]
.sym 42156 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42159 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42160 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42165 col[9]
.sym 42168 col[8]
.sym 42169 col[7]
.sym 42170 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 42171 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 42173 col[7]
.sym 42176 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42177 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42180 VSYNC1_SB_DFFE_Q_E
.sym 42182 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42184 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 42191 VSYNC1_SB_DFFE_Q_E
.sym 42193 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 42197 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 42198 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 42201 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42207 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 42215 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42218 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 42221 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 42223 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42227 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 42230 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 42234 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 42235 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 42236 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 42237 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 42260 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 42268 VSYNC1_SB_DFFE_Q_E
.sym 42269 clk_pxl$SB_IO_OUT
.sym 42270 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 42274 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42278 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 42283 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 42284 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 42293 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42295 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42297 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42299 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42301 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42302 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42303 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 42304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 42317 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42318 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42323 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42324 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 42326 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42330 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 42331 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42333 col[5]
.sym 42334 col[6]
.sym 42335 col[7]
.sym 42337 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 42339 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 42340 col[4]
.sym 42343 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 42344 $nextpnr_ICESTORM_LC_67$O
.sym 42346 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 42352 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42353 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 42356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 42358 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 42362 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 42364 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 42370 col[4]
.sym 42371 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 42376 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 42377 col[5]
.sym 42380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[6]
.sym 42382 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 42383 col[6]
.sym 42386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 42388 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 42389 col[7]
.sym 42396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 42397 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 42398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 42399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 42400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 42401 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42406 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 42407 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42408 col[7]
.sym 42409 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42410 col[8]
.sym 42412 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 42415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 42416 col[6]
.sym 42418 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 42419 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42420 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42421 right_SB_LUT4_I2_O[3]
.sym 42423 $PACKER_VCC_NET
.sym 42424 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42425 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42426 $PACKER_VCC_NET
.sym 42429 $PACKER_VCC_NET
.sym 42430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 42451 col[8]
.sym 42452 col[9]
.sym 42457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 42458 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 42464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 42467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 42469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 42470 col[8]
.sym 42473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 42475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 42476 col[9]
.sym 42479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[10]
.sym 42482 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 42485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[11]
.sym 42488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[12]
.sym 42493 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[13]
.sym 42500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[14]
.sym 42505 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42509 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[15]
.sym 42512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42518 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 42521 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 42528 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 42529 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 42532 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42533 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 42534 col[5]
.sym 42535 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42537 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 42541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 42542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 42543 VSYNC1_SB_DFFE_Q_E
.sym 42544 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 42545 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 42548 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 42549 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 42550 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42551 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 42552 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 42553 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[15]
.sym 42565 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42570 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 42571 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 42578 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 42582 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 42588 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42590 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[16]
.sym 42592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42596 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[17]
.sym 42599 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[18]
.sym 42604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42608 $nextpnr_ICESTORM_LC_68$I3
.sym 42611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 42618 $nextpnr_ICESTORM_LC_68$I3
.sym 42621 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 42622 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 42624 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 42633 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42635 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 42651 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42652 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42654 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 42655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42656 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42657 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42659 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42660 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42661 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42662 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 42663 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 42664 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42668 col[4]
.sym 42670 col[5]
.sym 42671 VSYNC1_SB_DFFE_Q_E
.sym 42673 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 42674 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42675 right_SB_LUT4_I2_O[3]
.sym 42682 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42683 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42689 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 42691 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42692 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42693 $PACKER_VCC_NET
.sym 42695 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42706 $PACKER_VCC_NET
.sym 42708 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42713 $nextpnr_ICESTORM_LC_15$O
.sym 42715 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42719 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[1]
.sym 42722 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42725 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[2]
.sym 42728 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42731 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[3]
.sym 42734 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 42737 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[4]
.sym 42739 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42740 $PACKER_VCC_NET
.sym 42743 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[5]
.sym 42745 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42746 $PACKER_VCC_NET
.sym 42749 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[6]
.sym 42751 $PACKER_VCC_NET
.sym 42752 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42755 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[7]
.sym 42757 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42758 $PACKER_VCC_NET
.sym 42775 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 42777 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42778 col[6]
.sym 42779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42780 $PACKER_VCC_NET
.sym 42782 col[6]
.sym 42783 col[9]
.sym 42784 col[7]
.sym 42787 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42788 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 42789 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 42790 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 42792 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 42793 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 42794 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42796 col[8]
.sym 42799 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[7]
.sym 42805 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42807 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 42808 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[1]
.sym 42811 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 42813 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42816 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42817 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42818 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42822 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 42827 frame_update_SB_LUT4_I3_O[1]
.sym 42832 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[2]
.sym 42836 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I3[8]
.sym 42838 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42842 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[3]
.sym 42845 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42849 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[1]
.sym 42850 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[2]
.sym 42851 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 42852 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[3]
.sym 42861 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42862 frame_update_SB_LUT4_I3_O[1]
.sym 42863 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42864 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42879 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 42881 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 42890 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 42891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 42892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 42893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 42897 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 42898 col[5]
.sym 42899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 42900 col[7]
.sym 42902 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 42904 col[4]
.sym 42906 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 42908 col[6]
.sym 42909 col[8]
.sym 42910 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 42912 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 42914 right_SB_LUT4_I2_O[3]
.sym 42915 $PACKER_VCC_NET
.sym 42917 $PACKER_VCC_NET
.sym 42920 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 42921 $PACKER_VCC_NET
.sym 42927 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 42928 $PACKER_VCC_NET
.sym 42929 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 42931 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42933 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 42935 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42937 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42939 $PACKER_VCC_NET
.sym 42945 $PACKER_VCC_NET
.sym 42946 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42959 $nextpnr_ICESTORM_LC_42$O
.sym 42962 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 42965 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 42968 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42971 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 42973 $PACKER_VCC_NET
.sym 42974 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 42977 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 42979 $PACKER_VCC_NET
.sym 42980 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42983 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 42985 $PACKER_VCC_NET
.sym 42986 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 42989 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 42991 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 42992 $PACKER_VCC_NET
.sym 42995 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 42997 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 42998 $PACKER_VCC_NET
.sym 43001 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 43003 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 43004 $PACKER_VCC_NET
.sym 43011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 43012 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43013 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 43015 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 43033 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 43036 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 43038 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 43041 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 43043 right_SB_LUT4_I2_O[1]
.sym 43045 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 43056 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 43058 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43062 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43066 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 43067 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 43069 right_SB_LUT4_I2_O[1]
.sym 43070 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 43074 right_SB_LUT4_I2_O[3]
.sym 43075 $PACKER_VCC_NET
.sym 43082 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 43084 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43085 $PACKER_VCC_NET
.sym 43088 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 43091 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43095 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 43096 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 43097 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 43098 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 43108 right_SB_LUT4_I2_O[3]
.sym 43109 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 43110 right_SB_LUT4_I2_O[1]
.sym 43132 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 43133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 43134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 43135 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 43136 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 43137 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43138 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 43139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 43145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 43155 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 43160 col[4]
.sym 43161 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43163 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43164 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 43166 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43177 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43180 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43187 $PACKER_VCC_NET
.sym 43188 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43189 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43191 $PACKER_VCC_NET
.sym 43193 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43196 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43198 $PACKER_VCC_NET
.sym 43200 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43201 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 43205 $nextpnr_ICESTORM_LC_125$O
.sym 43208 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43211 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 43214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 43217 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 43220 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43223 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 43225 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43229 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 43231 $PACKER_VCC_NET
.sym 43232 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43235 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 43237 $PACKER_VCC_NET
.sym 43238 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43241 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 43243 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43244 $PACKER_VCC_NET
.sym 43247 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 43249 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 43258 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 43259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43260 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 43262 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 43269 col[8]
.sym 43272 col[9]
.sym 43273 col[7]
.sym 43275 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 43276 col[6]
.sym 43277 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43278 $PACKER_VCC_NET
.sym 43279 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43280 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 43281 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43284 col[8]
.sym 43286 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 43288 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43289 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 43290 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 43291 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 43296 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 43300 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43301 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 43302 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43305 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 43306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43307 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 43309 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43310 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 43313 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43315 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 43322 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 43323 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43324 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43325 right_SB_LUT4_I2_O[1]
.sym 43326 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43328 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 43331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43335 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43336 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43337 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 43338 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 43341 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 43344 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43348 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43349 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43350 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43354 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 43356 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 43359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43362 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 43366 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43371 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 43372 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 43373 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 43374 right_SB_LUT4_I2_O[1]
.sym 43378 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 43380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 43384 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 43390 col[5]
.sym 43395 col[5]
.sym 43396 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43399 col[7]
.sym 43400 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 43402 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43403 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 43404 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43405 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 43406 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43410 $PACKER_VCC_NET
.sym 43411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 43412 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 43413 $PACKER_VCC_NET
.sym 43420 $PACKER_VCC_NET
.sym 43423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43424 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43428 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43429 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43431 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 43437 $PACKER_VCC_NET
.sym 43438 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43440 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 43446 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43450 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 43451 $nextpnr_ICESTORM_LC_160$O
.sym 43453 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 43457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 43459 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 43465 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43466 $PACKER_VCC_NET
.sym 43469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 43472 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 43478 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 43483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43484 $PACKER_VCC_NET
.sym 43487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 43489 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43495 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 43496 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 43497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 43513 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43520 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 43528 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 43532 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 43534 $PACKER_VCC_NET
.sym 43536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 43548 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43550 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 43553 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43556 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43557 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43558 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43562 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43570 $PACKER_VCC_NET
.sym 43572 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 43573 $PACKER_VCC_NET
.sym 43574 $nextpnr_ICESTORM_LC_109$O
.sym 43576 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 43580 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 43582 $PACKER_VCC_NET
.sym 43583 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 43586 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 43588 $PACKER_VCC_NET
.sym 43589 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43592 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 43594 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43598 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 43600 $PACKER_VCC_NET
.sym 43601 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43604 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 43606 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43607 $PACKER_VCC_NET
.sym 43610 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 43612 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43613 $PACKER_VCC_NET
.sym 43616 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43618 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43625 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 43626 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 43628 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1[0]
.sym 43629 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 43638 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 43648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 43649 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43652 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 43654 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43656 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 43657 startdisplay_SB_DFFESS_Q_5_E
.sym 43660 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43665 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43667 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43668 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43669 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 43670 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43671 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 43672 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 43673 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 43674 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 43676 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43678 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 43679 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43680 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43682 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 43683 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[2]
.sym 43684 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43685 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 43686 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 43687 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43688 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 43689 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 43694 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 43695 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 43698 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43699 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 43700 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 43701 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 43704 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 43706 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 43707 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[2]
.sym 43710 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43711 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43712 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43713 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43716 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 43717 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 43718 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 43719 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 43722 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 43723 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 43724 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 43725 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43728 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 43729 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 43730 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 43731 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43734 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 43735 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43736 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 43737 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 43740 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 43741 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 43742 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43743 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 43747 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 43748 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[1]
.sym 43749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 43750 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43752 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 43753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43754 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 43764 $PACKER_VCC_NET
.sym 43770 $PACKER_VCC_NET
.sym 43773 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43775 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 43778 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 43780 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43781 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 43782 startdisplay_SB_DFFESS_Q_E
.sym 43792 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43794 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43800 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43802 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43803 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43804 $PACKER_VCC_NET
.sym 43812 $PACKER_VCC_NET
.sym 43814 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 43816 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 43818 $PACKER_VCC_NET
.sym 43820 $nextpnr_ICESTORM_LC_137$O
.sym 43823 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43826 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 43828 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 43829 $PACKER_VCC_NET
.sym 43830 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 43832 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 43834 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 43835 $PACKER_VCC_NET
.sym 43838 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 43840 $PACKER_VCC_NET
.sym 43841 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43844 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 43846 $PACKER_VCC_NET
.sym 43847 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 43850 $nextpnr_ICESTORM_LC_138$I3
.sym 43853 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 43856 $nextpnr_ICESTORM_LC_138$COUT
.sym 43859 $PACKER_VCC_NET
.sym 43860 $nextpnr_ICESTORM_LC_138$I3
.sym 43863 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 43865 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 43866 $nextpnr_ICESTORM_LC_138$COUT
.sym 43870 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43871 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 43872 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 43873 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 43874 startdisplay_SB_DFFESS_Q_5_E
.sym 43875 startdisplay[5]
.sym 43876 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43877 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 43883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 43894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43899 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 43900 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 43905 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 43913 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43915 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43916 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43923 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43924 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 43925 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43932 $PACKER_VCC_NET
.sym 43933 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43939 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43940 $PACKER_VCC_NET
.sym 43943 $nextpnr_ICESTORM_LC_164$O
.sym 43945 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43949 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[1]
.sym 43951 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 43952 $PACKER_VCC_NET
.sym 43955 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[2]
.sym 43957 $PACKER_VCC_NET
.sym 43958 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43961 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[3]
.sym 43963 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43967 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[4]
.sym 43969 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43973 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[5]
.sym 43975 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43976 $PACKER_VCC_NET
.sym 43979 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[6]
.sym 43981 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 43982 $PACKER_VCC_NET
.sym 43985 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[7]
.sym 43988 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 43993 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 43994 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 43995 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 43996 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 43997 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43998 startdisplay_SB_DFFESS_Q_E
.sym 43999 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 44000 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44011 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44027 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 44029 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[7]
.sym 44035 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 44036 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 44037 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44038 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 44043 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44048 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 44052 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 44054 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44055 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 44058 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44063 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 44066 $nextpnr_ICESTORM_LC_165$I3
.sym 44068 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 44076 $nextpnr_ICESTORM_LC_165$I3
.sym 44079 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 44080 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 44085 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 44086 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 44087 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 44088 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 44092 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44093 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44098 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 44100 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 44103 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 44104 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 44110 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 44112 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 44117 startdisplay[1]
.sym 44118 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 44119 startdisplay[3]
.sym 44120 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 44123 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44129 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 44135 rgb[4]$SB_IO_OUT
.sym 44141 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 44256 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44258 $PACKER_VCC_NET
.sym 44270 startdisplay_SB_DFFESS_Q_E
.sym 44867 clk_12M$SB_IO_IN
.sym 45021 clk_12M$SB_IO_IN
.sym 45038 clk_12M$SB_IO_IN
.sym 45079 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 45098 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 45145 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[5]
.sym 45147 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[7]
.sym 45172 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[7]
.sym 45191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[5]
.sym 45207 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[5]
.sym 45208 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[6]
.sym 45209 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[7]
.sym 45210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[8]
.sym 45211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[9]
.sym 45212 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[10]
.sym 45237 col[6]
.sym 45247 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 45248 ballvga.inverty
.sym 45249 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 45250 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45255 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 45258 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45259 $PACKER_VCC_NET
.sym 45284 col[5]
.sym 45286 col[4]
.sym 45288 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 45289 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 45290 col[7]
.sym 45292 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 45293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 45295 col[6]
.sym 45296 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 45297 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 45301 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 45303 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45305 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 45311 $PACKER_VCC_NET
.sym 45312 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45314 $nextpnr_ICESTORM_LC_49$O
.sym 45316 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45320 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[1]
.sym 45322 $PACKER_VCC_NET
.sym 45323 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 45326 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[2]
.sym 45328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 45329 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 45332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[3]
.sym 45334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 45335 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[4]
.sym 45340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 45341 col[4]
.sym 45344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[5]
.sym 45346 col[5]
.sym 45347 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 45350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[6]
.sym 45352 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 45353 col[6]
.sym 45356 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[7]
.sym 45358 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 45359 col[7]
.sym 45364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[11]
.sym 45365 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45366 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 45367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 45368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 45369 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[11]
.sym 45370 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 45371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 45380 $PACKER_VCC_NET
.sym 45386 col[7]
.sym 45389 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45400 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[7]
.sym 45411 col[9]
.sym 45412 col[8]
.sym 45425 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 45430 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45434 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[11]
.sym 45435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 45436 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 45437 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[8]
.sym 45439 col[8]
.sym 45440 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 45443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[9]
.sym 45445 col[9]
.sym 45446 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 45449 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[10]
.sym 45452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 45455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[11]
.sym 45457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[11]
.sym 45461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[12]
.sym 45464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[13]
.sym 45469 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[14]
.sym 45476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[15]
.sym 45481 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45488 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 45511 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 45512 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45513 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 45514 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 45515 col[7]
.sym 45516 col[6]
.sym 45517 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 45519 col[6]
.sym 45521 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 45522 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 45523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[15]
.sym 45529 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 45541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 45549 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45557 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45560 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[16]
.sym 45562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45566 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[17]
.sym 45569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I3[18]
.sym 45574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 45581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 45585 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 45586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 45588 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 45597 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45600 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45624 $PACKER_VCC_NET
.sym 45632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 45634 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 45635 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 45636 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 45638 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 45639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 45640 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 45641 ballvga.inverty
.sym 45642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 45643 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45644 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 45655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 45658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 45663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 45671 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 45720 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 45721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 45722 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 45723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 45750 $PACKER_VCC_NET
.sym 45757 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 45759 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45777 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 45779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 45780 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45786 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 45791 $PACKER_VCC_NET
.sym 45793 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 45795 $PACKER_VCC_NET
.sym 45796 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45799 $PACKER_VCC_NET
.sym 45800 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 45801 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 45803 $PACKER_VCC_NET
.sym 45806 $nextpnr_ICESTORM_LC_77$O
.sym 45809 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 45812 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[1]
.sym 45814 $PACKER_VCC_NET
.sym 45815 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 45818 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 45820 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 45824 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 45827 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 45830 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[4]
.sym 45832 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 45833 $PACKER_VCC_NET
.sym 45836 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[5]
.sym 45838 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 45839 $PACKER_VCC_NET
.sym 45842 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[6]
.sym 45844 $PACKER_VCC_NET
.sym 45845 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45848 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[7]
.sym 45850 $PACKER_VCC_NET
.sym 45851 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 45858 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 45860 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45862 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45870 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45872 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 45878 $PACKER_VCC_NET
.sym 45882 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 45885 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 45886 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 45891 HSYNC1_SB_DFFE_Q_E
.sym 45892 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[7]
.sym 45899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45904 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[6]
.sym 45928 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 45929 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[8]
.sym 45932 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 45937 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 45938 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[6]
.sym 45939 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[8]
.sym 45992 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46003 col[6]
.sym 46005 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46007 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46008 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46009 col[6]
.sym 46010 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46011 col[7]
.sym 46012 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46013 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 46014 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46020 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46024 $PACKER_VCC_NET
.sym 46032 $PACKER_VCC_NET
.sym 46040 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 46041 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46044 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46046 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46047 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46049 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46052 $nextpnr_ICESTORM_LC_71$O
.sym 46055 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 46058 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 46061 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46064 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 46067 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46070 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[3]
.sym 46072 $PACKER_VCC_NET
.sym 46073 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46076 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 46078 $PACKER_VCC_NET
.sym 46079 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46082 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[5]
.sym 46084 $PACKER_VCC_NET
.sym 46085 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46088 $nextpnr_ICESTORM_LC_72$I3
.sym 46091 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46098 $nextpnr_ICESTORM_LC_72$I3
.sym 46107 HSYNC1_SB_DFFE_Q_E
.sym 46112 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 46114 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46120 $PACKER_VCC_NET
.sym 46122 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 46123 $PACKER_VCC_NET
.sym 46126 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46127 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46128 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46129 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46131 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46134 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46136 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46169 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46170 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46196 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46220 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46221 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46227 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46228 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46229 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46230 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46231 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46232 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 46239 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 46242 $PACKER_VCC_NET
.sym 46245 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 46246 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 46248 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 46250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46252 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 46253 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46254 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 46255 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46256 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46258 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 46259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 46260 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 46282 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46283 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46286 $PACKER_VCC_NET
.sym 46287 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46291 $PACKER_VCC_NET
.sym 46292 $PACKER_VCC_NET
.sym 46293 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46294 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46296 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46297 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46298 $nextpnr_ICESTORM_LC_4$O
.sym 46301 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46304 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 46307 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46310 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 46312 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46313 $PACKER_VCC_NET
.sym 46314 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 46316 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 46319 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46320 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 46322 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 46324 $PACKER_VCC_NET
.sym 46325 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46326 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 46328 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 46330 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46331 $PACKER_VCC_NET
.sym 46332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 46334 $nextpnr_ICESTORM_LC_5$I3
.sym 46336 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46337 $PACKER_VCC_NET
.sym 46338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 46344 $nextpnr_ICESTORM_LC_5$I3
.sym 46348 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46349 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 46352 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46362 col[5]
.sym 46363 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46364 col[7]
.sym 46365 col[4]
.sym 46367 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 46371 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46372 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46373 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46374 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46375 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46376 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46377 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46379 HSYNC1_SB_DFFE_Q_E
.sym 46380 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46381 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46382 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46383 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 46395 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46396 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46400 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46405 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46406 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46408 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 46428 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46429 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46430 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46431 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 46448 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46471 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 46472 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 46475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 46482 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 46483 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 46486 col[8]
.sym 46487 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 46489 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 46490 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46491 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46492 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46498 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46499 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46502 col[6]
.sym 46504 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 46505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 46506 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46512 col[6]
.sym 46514 col[7]
.sym 46516 $PACKER_VCC_NET
.sym 46517 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 46519 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 46522 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46525 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46531 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 46532 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46533 col[4]
.sym 46534 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46535 col[5]
.sym 46536 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46537 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46544 $nextpnr_ICESTORM_LC_75$O
.sym 46546 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 46550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 46552 $PACKER_VCC_NET
.sym 46553 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 46556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 46558 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 46564 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46565 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 46568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[4]
.sym 46570 col[4]
.sym 46571 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46574 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[5]
.sym 46576 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46577 col[5]
.sym 46580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[6]
.sym 46582 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46583 col[6]
.sym 46586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 46588 col[7]
.sym 46589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46607 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 46608 $PACKER_VCC_NET
.sym 46612 $PACKER_VCC_NET
.sym 46613 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 46615 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46618 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 46619 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46621 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46622 col[8]
.sym 46623 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46624 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 46626 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 46627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46628 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46629 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[7]
.sym 46639 col[8]
.sym 46644 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46651 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46652 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46654 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46655 col[9]
.sym 46667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[8]
.sym 46669 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46670 col[8]
.sym 46673 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[9]
.sym 46675 col[9]
.sym 46676 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[10]
.sym 46682 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46685 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[11]
.sym 46687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[12]
.sym 46694 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46697 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[13]
.sym 46699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[14]
.sym 46706 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46709 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[15]
.sym 46711 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46731 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46732 $PACKER_VCC_NET
.sym 46733 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46736 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 46738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 46739 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 46740 $PACKER_VCC_NET
.sym 46741 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 46742 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 46743 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 46745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 46746 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 46747 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 46748 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46750 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46752 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 46753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[15]
.sym 46760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 46771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 46773 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 46776 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46790 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[16]
.sym 46793 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[17]
.sym 46798 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[18]
.sym 46805 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46808 $nextpnr_ICESTORM_LC_76$I3
.sym 46810 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46818 $nextpnr_ICESTORM_LC_76$I3
.sym 46822 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 46829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 46834 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 46844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46846 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 46847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 46864 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46865 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46866 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46867 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46868 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46869 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 46870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46871 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 46872 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46873 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 46874 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 46875 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 46882 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46884 $PACKER_VCC_NET
.sym 46888 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46889 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46891 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46892 $PACKER_VCC_NET
.sym 46893 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46896 $PACKER_VCC_NET
.sym 46899 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46908 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46910 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46913 $nextpnr_ICESTORM_LC_155$O
.sym 46915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 46919 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 46921 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46925 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 46927 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 46928 $PACKER_VCC_NET
.sym 46929 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 46931 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 46933 $PACKER_VCC_NET
.sym 46934 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 46935 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 46937 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 46940 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46941 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 46943 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 46945 $PACKER_VCC_NET
.sym 46946 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 46947 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 46949 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 46951 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 46953 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 46955 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 46957 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 46958 $PACKER_VCC_NET
.sym 46959 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 46963 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 46965 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46966 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 46967 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46969 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 46987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 46990 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 46991 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 46994 col[6]
.sym 46997 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 46998 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 46999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47005 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 47006 col[6]
.sym 47007 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 47008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47009 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47010 col[9]
.sym 47011 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 47012 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47013 col[7]
.sym 47014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 47015 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 47017 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47018 $PACKER_VCC_NET
.sym 47019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 47020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 47023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47028 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47029 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 47039 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47042 $nextpnr_ICESTORM_LC_156$I3
.sym 47044 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47045 $PACKER_VCC_NET
.sym 47046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 47048 $nextpnr_ICESTORM_LC_156$COUT
.sym 47050 $PACKER_VCC_NET
.sym 47052 $nextpnr_ICESTORM_LC_156$I3
.sym 47055 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 47056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 47058 $nextpnr_ICESTORM_LC_156$COUT
.sym 47061 col[7]
.sym 47062 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 47064 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47067 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 47068 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47069 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 47070 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 47073 col[6]
.sym 47074 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 47076 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47079 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 47080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47081 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47082 col[9]
.sym 47100 $PACKER_VCC_NET
.sym 47104 $PACKER_VCC_NET
.sym 47113 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47115 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 47118 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 47127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 47129 col[7]
.sym 47130 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 47131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47132 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47133 col[5]
.sym 47135 col[4]
.sym 47136 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47137 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47138 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47139 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47141 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 47142 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 47144 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47147 col[8]
.sym 47150 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47151 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 47152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 47154 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47155 col[9]
.sym 47157 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 47158 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47160 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47161 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 47162 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47166 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 47167 col[5]
.sym 47168 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 47169 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47178 col[9]
.sym 47179 col[7]
.sym 47180 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47181 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 47184 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 47185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47187 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47190 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 47191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 47192 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 47193 col[8]
.sym 47202 col[4]
.sym 47203 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47204 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47205 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47210 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 47211 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47223 VSYNC1$SB_IO_OUT
.sym 47227 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47232 $PACKER_VCC_NET
.sym 47234 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47235 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47236 $PACKER_VCC_NET
.sym 47237 $PACKER_VCC_NET
.sym 47238 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 47240 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 47241 $PACKER_VCC_NET
.sym 47242 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47243 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 47255 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47256 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47265 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47266 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 47268 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47269 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 47283 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47285 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47295 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 47297 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47298 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47319 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 47320 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47321 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 47322 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47353 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 47356 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47357 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47358 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47361 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47362 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47364 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47365 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47366 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47367 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47373 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47379 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47381 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 47383 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47385 $PACKER_VCC_NET
.sym 47386 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47387 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47388 $PACKER_VCC_NET
.sym 47389 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47399 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 47405 $nextpnr_ICESTORM_LC_62$O
.sym 47408 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 47411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47413 $PACKER_VCC_NET
.sym 47414 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 47417 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47419 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 47420 $PACKER_VCC_NET
.sym 47423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47425 $PACKER_VCC_NET
.sym 47426 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47429 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47431 $PACKER_VCC_NET
.sym 47432 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 47435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47437 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 47441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47443 $PACKER_VCC_NET
.sym 47444 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 47447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47449 $PACKER_VCC_NET
.sym 47450 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 47456 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47457 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 47461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 47479 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 47484 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47490 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47497 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47500 $PACKER_VCC_NET
.sym 47503 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47504 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47505 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 47507 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47509 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 47517 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47518 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47522 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47525 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47526 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 47527 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47528 $nextpnr_ICESTORM_LC_63$I3
.sym 47530 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 47534 $nextpnr_ICESTORM_LC_63$COUT
.sym 47536 $PACKER_VCC_NET
.sym 47538 $nextpnr_ICESTORM_LC_63$I3
.sym 47541 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47542 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47543 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47544 $nextpnr_ICESTORM_LC_63$COUT
.sym 47553 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 47554 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 47555 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 47556 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 47559 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47560 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47561 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 47562 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 47583 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 47592 $PACKER_VCC_NET
.sym 47593 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 47595 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 47596 $PACKER_VCC_NET
.sym 47598 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 47603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 47607 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47620 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47623 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47624 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47625 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47626 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47628 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47629 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 47633 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 47634 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 47637 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47639 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47640 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 47642 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 47643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47644 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47646 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 47647 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47653 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 47655 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 47658 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47659 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47661 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47665 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47666 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 47670 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 47672 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 47673 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47683 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47685 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47688 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 47689 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47690 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47691 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 47694 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47695 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47697 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47705 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 47718 $PACKER_VCC_NET
.sym 47719 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47724 $PACKER_VCC_NET
.sym 47725 $PACKER_VCC_NET
.sym 47726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47732 $PACKER_VCC_NET
.sym 47733 valid1_SB_LUT4_I3_O
.sym 47735 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 47736 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47742 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 47743 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[1]
.sym 47744 startdisplay_SB_DFFESS_Q_5_E
.sym 47745 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 47746 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47747 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 47748 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47749 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47750 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47751 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47752 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47753 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47754 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47755 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 47756 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 47757 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47758 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47760 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47761 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47762 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47763 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 47765 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47767 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[8]
.sym 47772 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47773 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 47775 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47776 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[1]
.sym 47777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 47778 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 47781 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47782 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47783 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47784 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47787 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47788 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47789 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47790 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 47793 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47794 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47795 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47799 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47800 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 47801 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 47802 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 47805 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 47806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 47807 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 47811 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47812 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 47813 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[8]
.sym 47814 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47818 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47820 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47821 startdisplay_SB_DFFESS_Q_5_E
.sym 47822 clk_pxl$SB_IO_OUT
.sym 47823 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 47826 valid1_SB_LUT4_I3_O
.sym 47831 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 47840 startdisplay_SB_DFFESS_Q_5_E
.sym 47848 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47859 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 47866 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[8]
.sym 47867 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 47868 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 47869 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 47871 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47872 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47873 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47875 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 47876 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 47877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47878 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 47879 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 47883 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 47885 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47886 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47887 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 47888 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47892 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47896 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47898 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47899 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47900 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47901 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47904 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47905 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 47906 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 47907 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 47910 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 47911 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 47912 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47913 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 47916 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47919 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47923 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47924 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47928 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47929 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 47930 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 47931 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 47934 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 47935 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47937 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47940 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[8]
.sym 47941 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 47943 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 47950 rgb[3]$SB_IO_OUT
.sym 47954 rgb[2]$SB_IO_OUT
.sym 47959 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 47966 lives_display_SB_LUT4_I2_O[0]
.sym 47992 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 47995 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 47996 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 47997 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 47998 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 47999 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48000 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 48007 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 48008 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48015 startdisplay_SB_DFFESS_Q_E
.sym 48016 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48017 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 48027 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48028 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48029 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 48030 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 48033 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48034 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 48035 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 48036 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 48039 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 48040 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48041 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 48042 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 48046 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48048 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48063 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 48065 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 48066 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 48067 startdisplay_SB_DFFESS_Q_E
.sym 48068 clk_pxl$SB_IO_OUT
.sym 48069 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 48086 startdisplay[1]
.sym 48104 rgb[2]$SB_IO_OUT
.sym 48703 $PACKER_GND_NET
.sym 48882 ballvga.inverty
.sym 48902 ballvga.inverty
.sym 48929 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 48961 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[6]
.sym 48995 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[6]
.sym 49043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 49047 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49079 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49091 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49114 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49116 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49119 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 49120 $PACKER_VCC_NET
.sym 49121 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49124 $PACKER_VCC_NET
.sym 49125 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 49126 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 49127 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 49128 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 49145 $nextpnr_ICESTORM_LC_46$O
.sym 49147 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49151 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 49154 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49157 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 49159 $PACKER_VCC_NET
.sym 49160 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 49161 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 49163 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 49165 $PACKER_VCC_NET
.sym 49166 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 49169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 49171 $PACKER_VCC_NET
.sym 49172 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 49173 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 49175 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 49177 $PACKER_VCC_NET
.sym 49178 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 49179 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 49181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 49183 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 49185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 49187 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 49189 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 49190 $PACKER_VCC_NET
.sym 49191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 49196 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[4]
.sym 49198 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 49199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 49201 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 49202 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 49207 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49210 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49213 col[6]
.sym 49215 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 49216 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 49221 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 49231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 49240 $PACKER_VCC_NET
.sym 49241 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[8]
.sym 49244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[11]
.sym 49246 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49250 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[9]
.sym 49251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[10]
.sym 49261 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[4]
.sym 49268 $nextpnr_ICESTORM_LC_47$I3
.sym 49270 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49271 $PACKER_VCC_NET
.sym 49272 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 49274 $nextpnr_ICESTORM_LC_47$COUT
.sym 49276 $PACKER_VCC_NET
.sym 49278 $nextpnr_ICESTORM_LC_47$I3
.sym 49281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[10]
.sym 49282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[11]
.sym 49284 $nextpnr_ICESTORM_LC_47$COUT
.sym 49288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[4]
.sym 49294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[8]
.sym 49301 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[11]
.sym 49306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[9]
.sym 49314 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[10]
.sym 49342 col[4]
.sym 49343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 49346 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49347 col[5]
.sym 49350 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 49353 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 49360 $PACKER_VCC_NET
.sym 49367 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49381 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 49398 $PACKER_VCC_NET
.sym 49399 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 49400 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49442 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 49443 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 49444 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 49445 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 49446 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 49447 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 49448 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 49454 $PACKER_VCC_NET
.sym 49463 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49465 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 49466 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49468 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 49472 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49473 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49476 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49482 col[7]
.sym 49486 col[6]
.sym 49491 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 49492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 49496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 49501 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 49502 col[4]
.sym 49503 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 49504 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49505 col[9]
.sym 49507 col[5]
.sym 49508 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 49510 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 49511 col[8]
.sym 49512 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 49513 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 49514 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49516 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 49517 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 49522 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 49523 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 49526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 49528 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 49529 col[4]
.sym 49532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 49534 col[5]
.sym 49535 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 49538 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 49540 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 49541 col[6]
.sym 49544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 49546 col[7]
.sym 49547 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 49550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 49552 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 49553 col[8]
.sym 49556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 49558 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 49559 col[9]
.sym 49564 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 49565 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 49566 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 49569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 49570 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49571 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 49585 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 49588 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 49589 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 49593 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49595 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 49599 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 49600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 49621 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 49623 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49630 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 49637 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[8]
.sym 49640 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 49643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 49645 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 49649 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[10]
.sym 49652 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49655 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[11]
.sym 49657 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49661 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[12]
.sym 49664 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49667 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[13]
.sym 49669 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49673 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[14]
.sym 49676 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[15]
.sym 49681 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49699 col[6]
.sym 49700 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49707 col[6]
.sym 49710 col[7]
.sym 49711 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49713 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 49714 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49715 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[15]
.sym 49729 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 49730 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49732 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 49742 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49744 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 49746 HSYNC1_SB_DFFE_Q_E
.sym 49756 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49758 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49760 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[16]
.sym 49763 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49766 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[17]
.sym 49768 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 49774 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 49775 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 49776 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[17]
.sym 49786 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49788 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49800 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49807 HSYNC1_SB_DFFE_Q_E
.sym 49808 clk_pxl$SB_IO_OUT
.sym 49809 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 49812 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 49817 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 49832 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 49837 col[4]
.sym 49838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49839 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49840 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 49842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49843 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 49844 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 49845 col[5]
.sym 49944 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49957 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 49958 col[8]
.sym 49959 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49960 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 49964 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 49965 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 49966 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49967 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 49968 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49980 $PACKER_VCC_NET
.sym 49981 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 49984 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 49988 $PACKER_VCC_NET
.sym 49990 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 49992 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 49998 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50004 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50006 $nextpnr_ICESTORM_LC_14$O
.sym 50008 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50012 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 50014 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50018 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50020 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50024 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 50026 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50027 $PACKER_VCC_NET
.sym 50030 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 50032 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50033 $PACKER_VCC_NET
.sym 50039 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 50040 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 50066 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50080 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 50082 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 50084 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50085 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 50086 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 50087 HSYNC1_SB_DFFE_Q_E
.sym 50090 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50091 lives_display_SB_LUT4_I2_O[2]
.sym 50108 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 50109 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50110 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 50111 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50113 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50115 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50117 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 50120 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 50124 HSYNC1_SB_DFFE_Q_E
.sym 50125 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 50129 $nextpnr_ICESTORM_LC_48$O
.sym 50132 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50135 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 50138 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50141 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 50144 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50145 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 50147 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 50149 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 50151 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 50153 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 50155 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 50157 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 50159 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 50161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 50163 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 50165 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 50167 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50169 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 50171 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 50174 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 50175 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 50176 HSYNC1_SB_DFFE_Q_E
.sym 50177 clk_pxl$SB_IO_OUT
.sym 50178 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 50181 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50182 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50184 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50185 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 50186 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50191 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 50194 col[7]
.sym 50195 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 50196 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50197 col[6]
.sym 50203 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50204 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 50205 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 50206 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50207 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 50208 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 50210 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50211 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50212 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50213 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50215 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 50227 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 50228 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 50233 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 50237 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50240 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50243 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 50247 HSYNC1_SB_DFFE_Q_E
.sym 50252 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 50254 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 50256 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 50259 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50262 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 50272 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50273 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 50278 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 50299 HSYNC1_SB_DFFE_Q_E
.sym 50300 clk_pxl$SB_IO_OUT
.sym 50301 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 50313 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50315 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 50317 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50321 col[8]
.sym 50323 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50324 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50325 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50327 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50328 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50330 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50332 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50334 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 50335 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50336 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50337 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 50343 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 50345 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 50351 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 50352 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50356 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50358 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 50361 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 50376 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50378 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 50383 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50388 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 50389 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 50390 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 50402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 50425 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 50426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 50431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 50432 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 50438 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50441 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50442 $PACKER_VCC_NET
.sym 50443 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 50450 col[8]
.sym 50451 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50452 col[9]
.sym 50455 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50458 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50459 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 50460 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50466 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 50470 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 50473 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 50477 col[6]
.sym 50478 $PACKER_VCC_NET
.sym 50479 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 50480 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 50482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50484 col[7]
.sym 50486 col[4]
.sym 50489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 50490 col[5]
.sym 50494 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 50496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 50497 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 50498 $nextpnr_ICESTORM_LC_93$O
.sym 50501 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 50504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 50506 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 50507 $PACKER_VCC_NET
.sym 50510 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 50512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 50513 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 50518 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 50519 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 50522 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 50524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 50525 col[4]
.sym 50528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 50530 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 50531 col[5]
.sym 50534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 50536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 50537 col[6]
.sym 50540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 50542 col[7]
.sym 50543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 50560 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50569 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50570 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[2]
.sym 50572 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 50573 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 50574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 50575 col[5]
.sym 50577 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 50578 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50579 col[4]
.sym 50580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 50583 lives_display_SB_LUT4_I2_O[2]
.sym 50584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 50589 col[8]
.sym 50596 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 50601 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 50602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 50612 col[9]
.sym 50614 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 50618 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50621 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 50623 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 50624 col[8]
.sym 50627 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 50629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 50630 col[9]
.sym 50633 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 50636 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 50639 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 50642 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 50645 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 50648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50651 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[13]
.sym 50653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50657 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[14]
.sym 50660 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50663 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 50665 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50672 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 50689 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 50697 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 50698 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 50699 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 50701 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 50702 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 50703 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50705 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50706 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 50714 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 50715 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 50724 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 50726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 50729 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 50732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 50735 col[5]
.sym 50738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50739 col[4]
.sym 50744 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[16]
.sym 50746 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50750 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[17]
.sym 50753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50756 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[18]
.sym 50758 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 50765 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 50769 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 50770 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 50772 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 50775 col[5]
.sym 50776 col[4]
.sym 50777 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 50778 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 50784 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 50787 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 50818 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50819 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 50820 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50821 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 50823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50824 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50825 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 50826 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50827 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 50828 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50829 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 50843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 50844 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 50845 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50848 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 50852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 50855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 50857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 50861 col[8]
.sym 50862 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 50865 col[6]
.sym 50869 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 50880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 50881 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 50882 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 50883 col[8]
.sym 50886 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50887 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 50888 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 50889 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 50892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 50893 col[6]
.sym 50894 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 50895 col[8]
.sym 50906 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 50918 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 50919 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 50922 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 50923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 50930 $PACKER_VCC_NET
.sym 50938 $PACKER_VCC_NET
.sym 50939 $PACKER_VCC_NET
.sym 50942 col[8]
.sym 50944 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 50945 col[9]
.sym 50946 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 50948 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50949 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 50951 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 50952 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50958 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50962 $PACKER_VCC_NET
.sym 50964 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 50970 $PACKER_VCC_NET
.sym 50972 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 50973 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 50976 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 50978 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 50984 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 50988 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50990 $nextpnr_ICESTORM_LC_104$O
.sym 50992 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 50996 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 50998 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 50999 $PACKER_VCC_NET
.sym 51002 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 51005 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 51008 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 51010 $PACKER_VCC_NET
.sym 51011 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51014 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[4]
.sym 51016 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51017 $PACKER_VCC_NET
.sym 51020 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[5]
.sym 51022 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51023 $PACKER_VCC_NET
.sym 51026 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[6]
.sym 51028 $PACKER_VCC_NET
.sym 51029 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51032 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 51034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51042 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 51043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 51044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 51045 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 51046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 51047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 51063 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51066 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 51067 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51069 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 51070 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51071 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51072 col[4]
.sym 51074 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 51075 lives_display_SB_LUT4_I2_O[2]
.sym 51076 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3[7]
.sym 51089 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51091 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51098 $PACKER_VCC_NET
.sym 51113 $nextpnr_ICESTORM_LC_105$I3
.sym 51115 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51119 $nextpnr_ICESTORM_LC_105$COUT
.sym 51122 $PACKER_VCC_NET
.sym 51123 $nextpnr_ICESTORM_LC_105$I3
.sym 51127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51129 $nextpnr_ICESTORM_LC_105$COUT
.sym 51163 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 51164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 51165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 51166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 51167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 51168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 51169 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 51175 col[6]
.sym 51179 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 51181 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 51182 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 51191 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51194 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 51195 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51198 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51204 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51205 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51206 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51208 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 51211 $PACKER_VCC_NET
.sym 51212 $PACKER_VCC_NET
.sym 51214 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 51215 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 51216 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51219 $PACKER_VCC_NET
.sym 51222 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51236 $nextpnr_ICESTORM_LC_118$O
.sym 51238 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 51242 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[1]
.sym 51244 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 51245 $PACKER_VCC_NET
.sym 51248 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[2]
.sym 51250 $PACKER_VCC_NET
.sym 51251 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 51254 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[3]
.sym 51256 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51257 $PACKER_VCC_NET
.sym 51260 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[4]
.sym 51262 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51266 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[5]
.sym 51268 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51272 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[6]
.sym 51275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51278 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[7]
.sym 51280 $PACKER_VCC_NET
.sym 51281 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51286 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 51287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 51288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51290 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51291 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51292 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 51310 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51312 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 51313 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 51315 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51321 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51322 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3[7]
.sym 51329 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 51331 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1[0]
.sym 51338 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 51340 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51341 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 51346 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 51348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51350 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51353 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51354 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 51359 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1[2]
.sym 51361 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1[0]
.sym 51368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 51369 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1[2]
.sym 51372 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 51374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51398 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51399 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 51403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 51404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 51414 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 51424 $PACKER_VCC_NET
.sym 51427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 51428 $PACKER_VCC_NET
.sym 51434 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51435 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51437 valid1_SB_LUT4_I3_O
.sym 51438 brick_display
.sym 51450 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51451 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 51458 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 51459 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51469 $PACKER_VCC_NET
.sym 51470 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51481 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51482 $nextpnr_ICESTORM_LC_29$O
.sym 51485 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 51488 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_I3[1]
.sym 51490 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 51491 $PACKER_VCC_NET
.sym 51494 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_I3[2]
.sym 51497 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 51500 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_I3[3]
.sym 51502 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 51506 startdisplay_SB_DFFESS_Q_5_S[3]
.sym 51508 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 51513 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 51514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51515 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 51516 startdisplay_SB_DFFESS_Q_5_S[3]
.sym 51537 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 51538 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 51539 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 51546 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 51547 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51556 lives_display_SB_LUT4_I2_O[2]
.sym 51559 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51565 valid1_SB_LUT4_I3_O
.sym 51575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51584 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 51594 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51595 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51605 $nextpnr_ICESTORM_LC_171$O
.sym 51608 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 51611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 51613 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 51617 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 51619 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 51623 $nextpnr_ICESTORM_LC_172$I3
.sym 51625 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 51633 $nextpnr_ICESTORM_LC_172$I3
.sym 51655 rgb[5]$SB_IO_OUT
.sym 51656 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51658 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51659 rgb[4]$SB_IO_OUT
.sym 51660 lives_display_SB_LUT4_I2_O[1]
.sym 51661 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 51662 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 51702 lives_display_SB_LUT4_I2_O[3]
.sym 51704 lives_display_SB_LUT4_I2_O[0]
.sym 51708 valid1
.sym 51715 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51716 lives_display_SB_LUT4_I2_O[2]
.sym 51742 valid1
.sym 51771 lives_display_SB_LUT4_I2_O[0]
.sym 51772 lives_display_SB_LUT4_I2_O[2]
.sym 51773 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51774 lives_display_SB_LUT4_I2_O[3]
.sym 51778 rgb[1]$SB_IO_OUT
.sym 51783 rgb[0]$SB_IO_OUT
.sym 51788 rgb[3]$SB_IO_OUT
.sym 51792 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 51796 valid1
.sym 51805 startdisplay[5]
.sym 51826 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 51828 lives_display_SB_LUT4_I2_O[2]
.sym 51829 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 51830 startdisplay[3]
.sym 51848 valid1_SB_LUT4_I3_O
.sym 51870 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 51871 lives_display_SB_LUT4_I2_O[2]
.sym 51873 startdisplay[3]
.sym 51894 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 51895 lives_display_SB_LUT4_I2_O[2]
.sym 51896 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 51899 clk_pxl$SB_IO_OUT
.sym 51900 valid1_SB_LUT4_I3_O
.sym 51914 $PACKER_VCC_NET
.sym 51924 valid1_SB_LUT4_I3_O
.sym 52289 rgb[2]$SB_IO_OUT
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52694 rgb[3]$SB_IO_OUT
.sym 52713 start$SB_IO_IN
.sym 52735 start$SB_IO_IN
.sym 52920 col[7]
.sym 52947 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[6]
.sym 52948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[7]
.sym 52953 col[6]
.sym 52974 col[7]
.sym 53019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[6]
.sym 53020 col[6]
.sym 53021 col[7]
.sym 53022 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[7]
.sym 53036 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53068 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53069 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 53076 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53082 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 53083 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53084 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[4]
.sym 53086 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 53087 col[4]
.sym 53088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[8]
.sym 53089 col[9]
.sym 53090 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 53092 col[5]
.sym 53093 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[5]
.sym 53096 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[9]
.sym 53098 col[8]
.sym 53107 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53109 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53118 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[4]
.sym 53119 col[4]
.sym 53120 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[9]
.sym 53121 col[9]
.sym 53124 col[5]
.sym 53125 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[5]
.sym 53126 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 53127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 53136 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 53139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 53142 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53143 col[8]
.sym 53144 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[8]
.sym 53145 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53172 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53178 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 53182 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 53272 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 53278 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 53286 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 53287 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 53291 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 53292 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 53296 col[7]
.sym 53297 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53298 col[9]
.sym 53300 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53303 col[8]
.sym 53307 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53313 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53319 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53323 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 53327 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53329 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53332 $PACKER_VCC_NET
.sym 53334 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 53339 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53344 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53345 $nextpnr_ICESTORM_LC_184$O
.sym 53347 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53351 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 53353 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53354 $PACKER_VCC_NET
.sym 53355 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53357 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 53359 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 53361 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 53363 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 53366 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 53367 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 53369 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 53371 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53373 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 53375 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 53377 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53378 $PACKER_VCC_NET
.sym 53379 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 53381 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 53384 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53385 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 53387 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 53389 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53391 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 53395 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 53396 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 53397 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 53398 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 53399 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 53400 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 53401 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 53402 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 53417 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53419 $PACKER_VCC_NET
.sym 53420 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 53423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53426 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 53427 $PACKER_VCC_NET
.sym 53430 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53431 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 53437 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53438 $PACKER_VCC_NET
.sym 53443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 53445 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 53448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 53458 col[9]
.sym 53459 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53460 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 53463 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 53464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 53465 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53466 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 53468 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 53470 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53471 $PACKER_VCC_NET
.sym 53472 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 53474 $nextpnr_ICESTORM_LC_185$I3
.sym 53476 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 53478 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 53484 $nextpnr_ICESTORM_LC_185$I3
.sym 53495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 53496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 53499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 53500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 53501 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 53502 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 53506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53511 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53512 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53513 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 53514 col[9]
.sym 53520 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 53521 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 53522 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 53523 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 53524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 53525 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 53528 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53545 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53550 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53551 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53552 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 53561 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53562 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53565 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53566 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53569 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53578 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 53579 $PACKER_VCC_NET
.sym 53580 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 53590 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53591 $nextpnr_ICESTORM_LC_91$O
.sym 53594 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53597 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 53599 $PACKER_VCC_NET
.sym 53600 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53603 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 53605 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 53606 $PACKER_VCC_NET
.sym 53609 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 53611 $PACKER_VCC_NET
.sym 53612 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 53615 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 53617 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53618 $PACKER_VCC_NET
.sym 53621 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 53623 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53627 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 53629 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53630 $PACKER_VCC_NET
.sym 53633 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 53635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53641 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 53642 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 53643 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 53644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 53646 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 53648 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 53655 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53656 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53657 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53666 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 53671 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53677 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 53697 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 53702 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53710 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53713 $PACKER_VCC_NET
.sym 53714 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 53716 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53717 $PACKER_VCC_NET
.sym 53720 $nextpnr_ICESTORM_LC_92$I3
.sym 53722 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 53730 $nextpnr_ICESTORM_LC_92$I3
.sym 53758 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53789 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53791 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 53792 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53794 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53795 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 53796 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 53798 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 53799 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 53806 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53810 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53812 col[5]
.sym 53816 col[9]
.sym 53818 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53820 col[4]
.sym 53822 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 53823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 53824 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 53826 col[6]
.sym 53827 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53829 col[8]
.sym 53831 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53832 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 53834 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 53836 col[7]
.sym 53837 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 53839 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 53840 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 53843 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 53845 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 53846 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53849 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 53851 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 53852 col[4]
.sym 53855 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 53857 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 53858 col[5]
.sym 53861 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 53863 col[6]
.sym 53864 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 53869 col[7]
.sym 53870 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 53873 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 53875 col[8]
.sym 53876 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 53879 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 53881 col[9]
.sym 53882 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 53889 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 53890 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 53891 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 53892 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 53893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53904 col[9]
.sym 53912 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 53914 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 53915 $PACKER_VCC_NET
.sym 53916 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 53919 $PACKER_VCC_NET
.sym 53922 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 53923 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 53950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53956 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 53957 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 53960 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 53962 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 53966 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[9]
.sym 53968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 53972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[10]
.sym 53975 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53978 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[11]
.sym 53980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[12]
.sym 53987 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[13]
.sym 53992 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 53996 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[14]
.sym 53999 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54002 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 54004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54024 col[5]
.sym 54030 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 54031 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 54032 col[4]
.sym 54034 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 54036 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54039 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 54040 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54043 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 54044 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54045 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 54046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[15]
.sym 54051 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 54059 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 54065 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54067 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54070 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 54071 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 54080 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 54081 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[16]
.sym 54085 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54089 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 54092 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 54097 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 54098 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54099 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 54103 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 54108 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 54114 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54121 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 54127 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 54135 HSYNC1$SB_IO_OUT
.sym 54136 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 54145 col[8]
.sym 54147 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54149 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 54153 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54155 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54160 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54161 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 54162 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54163 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 54164 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 54165 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54166 col[5]
.sym 54167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 54168 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54177 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54180 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54181 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54186 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54187 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54192 $PACKER_VCC_NET
.sym 54194 $PACKER_VCC_NET
.sym 54200 $PACKER_VCC_NET
.sym 54202 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54204 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54206 $nextpnr_ICESTORM_LC_44$O
.sym 54208 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54212 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 54214 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54215 $PACKER_VCC_NET
.sym 54218 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 54220 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54224 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 54227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54230 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[4]
.sym 54233 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[5]
.sym 54238 $PACKER_VCC_NET
.sym 54239 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54242 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[6]
.sym 54244 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54245 $PACKER_VCC_NET
.sym 54248 $nextpnr_ICESTORM_LC_45$I3
.sym 54251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54274 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 54276 HSYNC1_SB_DFFE_Q_E
.sym 54280 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54281 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54283 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 54285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 54288 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54290 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 54292 $nextpnr_ICESTORM_LC_45$I3
.sym 54302 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54305 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 54306 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54310 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 54311 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 54316 $PACKER_VCC_NET
.sym 54320 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 54329 $nextpnr_ICESTORM_LC_45$COUT
.sym 54331 $PACKER_VCC_NET
.sym 54333 $nextpnr_ICESTORM_LC_45$I3
.sym 54336 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 54337 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 54338 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 54339 $nextpnr_ICESTORM_LC_45$COUT
.sym 54366 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54367 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 54392 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54393 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 54401 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 54403 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54404 col[7]
.sym 54405 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54410 col[9]
.sym 54411 $PACKER_VCC_NET
.sym 54412 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54413 col[6]
.sym 54414 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54421 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54422 $PACKER_VCC_NET
.sym 54426 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 54431 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54432 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54433 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54437 $PACKER_VCC_NET
.sym 54438 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54446 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54452 $nextpnr_ICESTORM_LC_132$O
.sym 54455 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 54458 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 54460 $PACKER_VCC_NET
.sym 54461 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54464 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 54466 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54470 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 54472 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54476 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 54478 $PACKER_VCC_NET
.sym 54479 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54482 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 54484 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54488 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 54490 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54491 $PACKER_VCC_NET
.sym 54494 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 54496 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54505 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 54526 col[6]
.sym 54528 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54529 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 54531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54532 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54533 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 54534 col[4]
.sym 54535 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 54536 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54537 col[7]
.sym 54538 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 54574 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54575 $nextpnr_ICESTORM_LC_133$I3
.sym 54578 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54585 $nextpnr_ICESTORM_LC_133$I3
.sym 54644 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 54649 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 54650 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 54651 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 54652 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 54653 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54657 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54658 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 54660 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54669 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 54670 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54673 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54676 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54681 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54687 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54691 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54692 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54694 $PACKER_VCC_NET
.sym 54698 $nextpnr_ICESTORM_LC_150$O
.sym 54700 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 54704 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 54707 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 54710 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 54712 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 54716 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 54718 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54719 $PACKER_VCC_NET
.sym 54722 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 54724 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 54728 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 54731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 54734 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 54736 $PACKER_VCC_NET
.sym 54737 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54740 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 54742 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 54748 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 54749 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 54753 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 54754 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 54755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 54772 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54773 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 54776 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 54777 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 54781 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 54783 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 54784 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 54791 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54793 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 54798 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 54805 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 54808 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54814 $PACKER_VCC_NET
.sym 54819 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 54821 $nextpnr_ICESTORM_LC_151$I3
.sym 54824 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 54827 $nextpnr_ICESTORM_LC_151$COUT
.sym 54829 $PACKER_VCC_NET
.sym 54831 $nextpnr_ICESTORM_LC_151$I3
.sym 54834 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 54837 $nextpnr_ICESTORM_LC_151$COUT
.sym 54853 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 54858 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 54859 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54860 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 54861 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 54891 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 54897 col[7]
.sym 54898 col[6]
.sym 54899 $PACKER_VCC_NET
.sym 54902 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 54903 $PACKER_VCC_NET
.sym 54906 $PACKER_VCC_NET
.sym 54913 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54914 $PACKER_VCC_NET
.sym 54915 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54917 $PACKER_VCC_NET
.sym 54918 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 54920 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54921 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 54922 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 54923 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 54929 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54944 $nextpnr_ICESTORM_LC_177$O
.sym 54946 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 54950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 54953 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54956 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54958 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 54960 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 54962 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 54964 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 54965 $PACKER_VCC_NET
.sym 54966 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54968 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 54970 $PACKER_VCC_NET
.sym 54971 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 54972 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 54974 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54976 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 54978 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 54980 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 54982 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 54984 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54986 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 54988 $PACKER_VCC_NET
.sym 54989 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 54990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 55010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55018 col[6]
.sym 55019 col[5]
.sym 55022 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 55025 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55026 col[4]
.sym 55029 col[7]
.sym 55030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 55035 col[8]
.sym 55037 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55038 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 55039 col[4]
.sym 55040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 55041 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 55042 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 55046 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 55047 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55058 col[6]
.sym 55059 $PACKER_VCC_NET
.sym 55065 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55066 $PACKER_VCC_NET
.sym 55067 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 55069 $PACKER_VCC_NET
.sym 55070 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 55071 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 55073 $nextpnr_ICESTORM_LC_178$I3
.sym 55075 $PACKER_VCC_NET
.sym 55076 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 55077 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 55083 $nextpnr_ICESTORM_LC_178$I3
.sym 55087 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 55095 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55098 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55099 col[8]
.sym 55100 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 55101 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55104 col[4]
.sym 55105 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 55106 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 55107 col[6]
.sym 55110 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 55121 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 55122 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 55123 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 55124 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 55128 rgb[5]$SB_IO_OUT
.sym 55136 col[9]
.sym 55146 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55158 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 55159 col[9]
.sym 55160 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55162 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 55163 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 55166 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 55167 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 55168 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 55170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55172 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55173 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55178 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 55179 col[5]
.sym 55180 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 55184 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 55185 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55189 col[7]
.sym 55191 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55192 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 55193 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 55200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 55203 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 55204 col[9]
.sym 55205 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 55206 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 55215 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 55217 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55218 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 55221 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 55223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 55224 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 55227 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55228 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55229 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 55230 col[5]
.sym 55234 col[7]
.sym 55236 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 55253 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55264 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 55266 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55269 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55273 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 55287 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55295 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 55296 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55298 $PACKER_VCC_NET
.sym 55300 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55305 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55313 $nextpnr_ICESTORM_LC_141$O
.sym 55316 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55319 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 55321 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55322 $PACKER_VCC_NET
.sym 55325 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 55327 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 55331 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 55334 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55337 $nextpnr_ICESTORM_LC_142$I3
.sym 55339 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55347 $nextpnr_ICESTORM_LC_142$I3
.sym 55368 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 55390 $PACKER_VCC_NET
.sym 55395 $PACKER_VCC_NET
.sym 55405 brick_display
.sym 55406 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55408 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55409 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55410 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55414 $PACKER_VCC_NET
.sym 55415 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 55417 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55425 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 55430 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55431 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 55436 $nextpnr_ICESTORM_LC_169$O
.sym 55439 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 55442 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 55445 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 55448 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[2]
.sym 55450 $PACKER_VCC_NET
.sym 55451 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 55454 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[3]
.sym 55456 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55460 $nextpnr_ICESTORM_LC_170$I3
.sym 55463 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55466 $nextpnr_ICESTORM_LC_170$COUT
.sym 55469 $PACKER_VCC_NET
.sym 55470 $nextpnr_ICESTORM_LC_170$I3
.sym 55473 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55474 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55475 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 55476 $nextpnr_ICESTORM_LC_170$COUT
.sym 55479 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 55481 brick_display
.sym 55489 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 55490 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55502 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 55517 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55519 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55528 lives_display_SB_LUT4_I2_O[3]
.sym 55529 brick_display
.sym 55532 lives_display_SB_LUT4_I2_O[1]
.sym 55533 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 55534 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 55536 lives_display_SB_LUT4_I2_O[3]
.sym 55538 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55539 lives_display_SB_LUT4_I2_O[2]
.sym 55540 valid1_SB_LUT4_I3_O
.sym 55542 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 55544 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55547 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55550 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 55554 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 55555 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55556 lives_display_SB_LUT4_I2_O[0]
.sym 55558 startdisplay[5]
.sym 55560 startdisplay[5]
.sym 55561 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55563 lives_display_SB_LUT4_I2_O[2]
.sym 55566 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 55567 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 55568 lives_display_SB_LUT4_I2_O[2]
.sym 55569 brick_display
.sym 55578 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55579 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 55580 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 55581 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55585 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55586 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 55587 lives_display_SB_LUT4_I2_O[2]
.sym 55590 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 55591 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 55592 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 55593 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 55596 lives_display_SB_LUT4_I2_O[0]
.sym 55597 lives_display_SB_LUT4_I2_O[2]
.sym 55598 lives_display_SB_LUT4_I2_O[3]
.sym 55599 lives_display_SB_LUT4_I2_O[1]
.sym 55604 lives_display_SB_LUT4_I2_O[3]
.sym 55605 lives_display_SB_LUT4_I2_O[0]
.sym 55607 clk_pxl$SB_IO_OUT
.sym 55608 valid1_SB_LUT4_I3_O
.sym 55623 brick_display
.sym 55626 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 55629 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 55641 rgb[1]$SB_IO_OUT
.sym 55651 lives_display_SB_LUT4_I2_O[2]
.sym 55654 valid1_SB_LUT4_I3_O
.sym 55656 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 55668 startdisplay[1]
.sym 55680 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 55683 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 55684 lives_display_SB_LUT4_I2_O[2]
.sym 55685 startdisplay[1]
.sym 55713 lives_display_SB_LUT4_I2_O[2]
.sym 55714 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 55715 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 55730 clk_pxl$SB_IO_OUT
.sym 55731 valid1_SB_LUT4_I3_O
.sym 55763 rgb[0]$SB_IO_OUT
.sym 55767 rgb[4]$SB_IO_OUT
.sym 56248 rgb[4]$SB_IO_OUT
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56524 rgb[5]$SB_IO_OUT
.sym 56708 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 56763 $PACKER_VCC_NET
.sym 57007 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 57011 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57012 $PACKER_VCC_NET
.sym 57022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57023 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 57028 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 57033 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 57034 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 57035 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 57036 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 57037 $PACKER_VCC_NET
.sym 57044 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 57045 $PACKER_VCC_NET
.sym 57052 $nextpnr_ICESTORM_LC_0$O
.sym 57055 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57058 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 57060 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 57061 $PACKER_VCC_NET
.sym 57064 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 57066 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 57070 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 57073 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 57076 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 57078 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 57082 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 57084 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 57088 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 57090 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 57091 $PACKER_VCC_NET
.sym 57094 $nextpnr_ICESTORM_LC_1$I3
.sym 57096 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 57138 $nextpnr_ICESTORM_LC_1$I3
.sym 57152 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 57179 $nextpnr_ICESTORM_LC_1$I3
.sym 57214 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 57251 $PACKER_VCC_NET
.sym 57255 $PACKER_VCC_NET
.sym 57258 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 57268 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 57269 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 57270 col[7]
.sym 57271 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 57276 col[4]
.sym 57277 col[8]
.sym 57278 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 57280 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 57281 col[5]
.sym 57282 col[6]
.sym 57288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 57289 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 57302 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 57305 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 57306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 57307 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 57308 col[8]
.sym 57312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 57317 col[4]
.sym 57318 col[6]
.sym 57319 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 57320 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 57324 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 57332 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 57336 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 57341 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 57342 col[7]
.sym 57343 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 57344 col[5]
.sym 57364 col[4]
.sym 57365 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 57368 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 57369 col[5]
.sym 57378 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 57380 $PACKER_VCC_NET
.sym 57389 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 57393 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 57396 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57402 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 57404 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 57411 $PACKER_VCC_NET
.sym 57415 $PACKER_VCC_NET
.sym 57416 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 57419 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 57420 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 57421 $nextpnr_ICESTORM_LC_144$O
.sym 57423 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 57427 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 57429 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 57430 $PACKER_VCC_NET
.sym 57433 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 57436 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 57437 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 57439 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 57441 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 57443 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 57445 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 57447 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57448 $PACKER_VCC_NET
.sym 57449 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 57451 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 57453 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 57454 $PACKER_VCC_NET
.sym 57455 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 57457 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 57460 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 57461 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 57463 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 57465 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 57467 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 57475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 57476 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 57487 col[8]
.sym 57488 col[9]
.sym 57489 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 57492 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57497 col[4]
.sym 57499 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 57503 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57506 col[5]
.sym 57507 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 57520 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 57523 $PACKER_VCC_NET
.sym 57524 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57527 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 57529 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 57540 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 57544 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 57546 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 57547 $PACKER_VCC_NET
.sym 57548 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 57550 $nextpnr_ICESTORM_LC_145$I3
.sym 57553 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57554 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 57556 $nextpnr_ICESTORM_LC_145$COUT
.sym 57559 $PACKER_VCC_NET
.sym 57560 $nextpnr_ICESTORM_LC_145$I3
.sym 57563 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 57565 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 57566 $nextpnr_ICESTORM_LC_145$COUT
.sym 57577 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 57590 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 57612 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57625 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 57717 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 57731 col[8]
.sym 57742 $PACKER_VCC_NET
.sym 57746 $PACKER_VCC_NET
.sym 57747 $PACKER_VCC_NET
.sym 57750 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 57752 $PACKER_VCC_NET
.sym 57761 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 57765 $PACKER_VCC_NET
.sym 57773 $PACKER_VCC_NET
.sym 57777 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57778 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 57779 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 57785 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57789 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 57790 $nextpnr_ICESTORM_LC_78$O
.sym 57793 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57796 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 57798 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 57799 $PACKER_VCC_NET
.sym 57802 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 57804 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 57805 $PACKER_VCC_NET
.sym 57806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 57808 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 57810 $PACKER_VCC_NET
.sym 57811 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 57812 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 57814 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 57816 $PACKER_VCC_NET
.sym 57817 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 57818 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 57820 $nextpnr_ICESTORM_LC_79$I3
.sym 57823 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 57824 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 57830 $nextpnr_ICESTORM_LC_79$I3
.sym 57872 $PACKER_VCC_NET
.sym 57874 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 57886 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 57888 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 57895 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 57902 $PACKER_VCC_NET
.sym 57905 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 57906 $PACKER_VCC_NET
.sym 57907 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 57909 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57911 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 57912 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 57913 $nextpnr_ICESTORM_LC_8$O
.sym 57915 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 57919 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 57922 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 57925 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 57927 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57928 $PACKER_VCC_NET
.sym 57931 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 57933 $PACKER_VCC_NET
.sym 57934 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 57937 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 57939 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 57943 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 57945 $PACKER_VCC_NET
.sym 57946 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 57949 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 57951 $PACKER_VCC_NET
.sym 57952 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 57955 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 57958 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 57965 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[2]
.sym 57975 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 57981 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 57989 col[4]
.sym 57990 col[7]
.sym 57991 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 57995 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 57997 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 57998 col[5]
.sym 57999 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 58005 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 58009 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58013 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 58015 HSYNC1_SB_DFFE_Q_E
.sym 58019 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 58022 $PACKER_VCC_NET
.sym 58029 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 58031 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 58032 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 58036 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 58038 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 58039 $PACKER_VCC_NET
.sym 58042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 58044 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 58049 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 58050 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 58051 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 58052 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 58055 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58056 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 58083 HSYNC1_SB_DFFE_Q_E
.sym 58084 clk_pxl$SB_IO_OUT
.sym 58088 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 58089 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 58090 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 58091 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 58092 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 58093 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 58111 HSYNC1$SB_IO_OUT
.sym 58113 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58114 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58115 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 58120 col[8]
.sym 58127 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58128 col[7]
.sym 58130 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 58132 col[8]
.sym 58133 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58134 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 58135 col[4]
.sym 58138 col[6]
.sym 58140 col[5]
.sym 58141 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58145 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 58148 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 58149 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 58154 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 58155 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 58158 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 58159 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 58161 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 58162 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58165 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 58167 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58168 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 58171 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 58173 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58174 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 58177 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 58179 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 58180 col[4]
.sym 58183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[4]
.sym 58185 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 58186 col[5]
.sym 58189 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[5]
.sym 58191 col[6]
.sym 58192 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 58195 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[6]
.sym 58197 col[7]
.sym 58198 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 58201 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 58203 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 58204 col[8]
.sym 58209 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 58210 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 58211 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58221 col[4]
.sym 58222 col[7]
.sym 58224 col[6]
.sym 58226 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58227 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 58228 col[8]
.sym 58229 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58230 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58231 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58234 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58238 $PACKER_VCC_NET
.sym 58239 $PACKER_VCC_NET
.sym 58244 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 58245 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 58267 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 58272 col[9]
.sym 58274 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 58276 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58282 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 58284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 58285 col[9]
.sym 58288 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[9]
.sym 58291 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 58294 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[10]
.sym 58296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58300 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[11]
.sym 58303 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58306 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[12]
.sym 58308 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58312 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[13]
.sym 58315 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58318 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[14]
.sym 58320 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58324 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[15]
.sym 58327 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58346 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58359 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 58360 $PACKER_VCC_NET
.sym 58362 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 58364 $PACKER_VCC_NET
.sym 58366 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 58368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[15]
.sym 58383 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58405 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[16]
.sym 58407 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[17]
.sym 58414 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58417 $nextpnr_ICESTORM_LC_152$I3
.sym 58419 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 58427 $nextpnr_ICESTORM_LC_152$I3
.sym 58481 col[4]
.sym 58482 col[7]
.sym 58483 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58486 col[5]
.sym 58488 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 58489 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 58497 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58501 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58504 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58505 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 58507 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 58510 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58511 $PACKER_VCC_NET
.sym 58517 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58526 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 58528 $nextpnr_ICESTORM_LC_12$O
.sym 58530 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 58534 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[1]
.sym 58536 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 58540 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 58543 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 58546 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 58549 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58552 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[4]
.sym 58554 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58555 $PACKER_VCC_NET
.sym 58558 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[5]
.sym 58560 $PACKER_VCC_NET
.sym 58561 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 58564 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[6]
.sym 58566 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58570 $nextpnr_ICESTORM_LC_13$I3
.sym 58573 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 58578 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[1]
.sym 58593 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58594 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 58599 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 58602 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 58605 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 58607 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 58612 col[8]
.sym 58614 $nextpnr_ICESTORM_LC_13$I3
.sym 58630 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 58637 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 58641 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 58643 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[1]
.sym 58644 $PACKER_VCC_NET
.sym 58648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 58651 $nextpnr_ICESTORM_LC_13$COUT
.sym 58654 $PACKER_VCC_NET
.sym 58655 $nextpnr_ICESTORM_LC_13$I3
.sym 58658 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[1]
.sym 58659 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 58661 $nextpnr_ICESTORM_LC_13$COUT
.sym 58685 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 58690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 58695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 58701 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 58702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 58703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 58705 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 58707 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 58726 $PACKER_VCC_NET
.sym 58730 $PACKER_VCC_NET
.sym 58732 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 58748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 58749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58752 col[7]
.sym 58753 col[4]
.sym 58755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 58756 col[5]
.sym 58757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 58758 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 58761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 58762 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58763 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58764 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 58766 col[6]
.sym 58768 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58771 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 58774 $nextpnr_ICESTORM_LC_9$O
.sym 58777 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 58780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 58782 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 58783 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 58786 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 58788 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58789 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58792 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 58794 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 58795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58798 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 58800 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 58801 col[4]
.sym 58804 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 58806 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 58807 col[5]
.sym 58810 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 58812 col[6]
.sym 58813 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 58816 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 58818 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 58819 col[7]
.sym 58825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 58826 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 58827 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 58828 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 58829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 58830 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 58831 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 58850 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 58851 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 58856 $PACKER_VCC_NET
.sym 58860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 58867 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58871 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 58873 col[9]
.sym 58880 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 58884 col[8]
.sym 58890 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 58897 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 58899 col[8]
.sym 58900 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 58903 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[9]
.sym 58905 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 58906 col[9]
.sym 58909 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[10]
.sym 58912 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 58915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[11]
.sym 58917 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58921 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[12]
.sym 58924 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58927 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[13]
.sym 58929 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58933 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[14]
.sym 58936 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58939 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[15]
.sym 58941 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 58947 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 58948 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 58950 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 58951 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 58952 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 58954 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 58974 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 58983 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[15]
.sym 58990 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 58991 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 58992 col[6]
.sym 58998 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 59000 col[4]
.sym 59004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 59005 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 59006 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 59008 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 59010 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 59019 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 59020 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[16]
.sym 59023 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 59026 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[17]
.sym 59028 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 59032 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[18]
.sym 59035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 59038 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[19]
.sym 59040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 59047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 59048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[19]
.sym 59051 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 59052 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 59053 col[4]
.sym 59054 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 59057 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 59063 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59064 col[6]
.sym 59065 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 59066 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 59084 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 59093 col[7]
.sym 59222 $PACKER_VCC_NET
.sym 59241 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 59247 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59253 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 59255 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59257 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 59266 $nextpnr_ICESTORM_LC_175$O
.sym 59269 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59272 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 59275 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 59278 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.sym 59280 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 59284 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[3]
.sym 59287 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59290 $nextpnr_ICESTORM_LC_176$I3
.sym 59292 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 59300 $nextpnr_ICESTORM_LC_176$I3
.sym 59343 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 59348 $PACKER_VCC_NET
.sym 59360 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59362 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 59363 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 59365 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 59368 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 59375 $PACKER_VCC_NET
.sym 59389 $nextpnr_ICESTORM_LC_173$O
.sym 59391 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 59395 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[1]
.sym 59398 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 59401 $nextpnr_ICESTORM_LC_174$I3
.sym 59404 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 59407 $nextpnr_ICESTORM_LC_174$COUT
.sym 59409 $PACKER_VCC_NET
.sym 59411 $nextpnr_ICESTORM_LC_174$I3
.sym 59414 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 59415 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 59417 $nextpnr_ICESTORM_LC_174$COUT
.sym 59441 $PACKER_VCC_NET
.sym 59585 $PACKER_VCC_NET
.sym 59825 rgb[1]$SB_IO_OUT
.sym 59943 rgb[0]$SB_IO_OUT
.sym 60196 clk_12M$SB_IO_IN
.sym 60325 $PACKER_GND_NET
.sym 60369 rgb[4]$SB_IO_OUT
.sym 60697 $PACKER_VCC_NET
.sym 61079 $PACKER_VCC_NET
.sym 61098 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 61100 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 61101 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 61102 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 61104 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 61106 col[5]
.sym 61107 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61110 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 61111 col[4]
.sym 61115 col[6]
.sym 61116 col[7]
.sym 61118 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 61122 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 61124 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61127 $PACKER_VCC_NET
.sym 61128 $nextpnr_ICESTORM_LC_54$O
.sym 61131 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 61134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[1]
.sym 61136 $PACKER_VCC_NET
.sym 61137 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 61140 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[2]
.sym 61142 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61143 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61146 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[3]
.sym 61148 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 61149 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 61152 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[4]
.sym 61154 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 61155 col[4]
.sym 61158 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[5]
.sym 61160 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 61161 col[5]
.sym 61164 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[6]
.sym 61166 col[6]
.sym 61167 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 61170 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[7]
.sym 61172 col[7]
.sym 61173 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 61192 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 61214 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[7]
.sym 61224 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 61225 col[9]
.sym 61226 col[8]
.sym 61237 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 61242 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 61245 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61248 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 61251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[8]
.sym 61253 col[8]
.sym 61254 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 61257 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[9]
.sym 61259 col[9]
.sym 61260 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 61263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[10]
.sym 61265 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 61269 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[11]
.sym 61271 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 61275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[12]
.sym 61277 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61281 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[13]
.sym 61284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61287 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[14]
.sym 61289 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61293 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[15]
.sym 61296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61330 col[6]
.sym 61332 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61334 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 61335 col[7]
.sym 61337 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[15]
.sym 61344 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61350 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 61374 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[16]
.sym 61377 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61380 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[17]
.sym 61382 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61386 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[18]
.sym 61389 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61392 $nextpnr_ICESTORM_LC_55$I3
.sym 61394 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 61402 $nextpnr_ICESTORM_LC_55$I3
.sym 61407 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 61448 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 61472 col[8]
.sym 61479 col[4]
.sym 61480 col[5]
.sym 61483 $PACKER_VCC_NET
.sym 61484 col[9]
.sym 61490 col[6]
.sym 61491 $PACKER_VCC_NET
.sym 61492 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61494 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 61495 col[7]
.sym 61497 $nextpnr_ICESTORM_LC_80$O
.sym 61500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61503 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[1]
.sym 61505 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 61509 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[2]
.sym 61511 col[4]
.sym 61512 $PACKER_VCC_NET
.sym 61515 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[3]
.sym 61517 col[5]
.sym 61518 $PACKER_VCC_NET
.sym 61521 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[4]
.sym 61523 $PACKER_VCC_NET
.sym 61524 col[6]
.sym 61527 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[5]
.sym 61529 $PACKER_VCC_NET
.sym 61530 col[7]
.sym 61533 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[6]
.sym 61535 col[8]
.sym 61536 $PACKER_VCC_NET
.sym 61539 $nextpnr_ICESTORM_LC_81$I3
.sym 61542 col[9]
.sym 61575 $PACKER_VCC_NET
.sym 61583 $nextpnr_ICESTORM_LC_81$I3
.sym 61624 $nextpnr_ICESTORM_LC_81$I3
.sym 61703 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[2]
.sym 61712 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 61716 $PACKER_VCC_NET
.sym 61720 $PACKER_VCC_NET
.sym 61724 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61729 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 61730 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 61732 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 61733 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 61739 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 61741 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 61743 $nextpnr_ICESTORM_LC_23$O
.sym 61746 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61749 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[1]
.sym 61752 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 61755 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[2]
.sym 61757 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 61761 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[3]
.sym 61763 $PACKER_VCC_NET
.sym 61764 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 61767 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[4]
.sym 61769 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 61773 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[5]
.sym 61775 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 61779 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[6]
.sym 61781 $PACKER_VCC_NET
.sym 61782 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 61785 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[7]
.sym 61787 $PACKER_VCC_NET
.sym 61788 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 61820 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 61822 col[6]
.sym 61827 col[7]
.sym 61829 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[7]
.sym 61857 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 61858 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 61866 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0_SB_LUT4_I0_I2[8]
.sym 61868 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 61872 $nextpnr_ICESTORM_LC_24$I3
.sym 61875 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 61882 $nextpnr_ICESTORM_LC_24$I3
.sym 61940 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 61944 col[8]
.sym 61945 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 61947 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 61949 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 61950 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 61957 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 61959 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 61960 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 61962 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61966 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 61971 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 61974 $PACKER_VCC_NET
.sym 61977 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 61982 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 61989 $nextpnr_ICESTORM_LC_146$O
.sym 61991 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61995 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 61997 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 62001 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 62003 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 62005 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 62007 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 62009 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62010 $PACKER_VCC_NET
.sym 62011 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 62013 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 62015 $PACKER_VCC_NET
.sym 62016 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62017 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 62019 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 62021 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62022 $PACKER_VCC_NET
.sym 62023 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 62025 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 62027 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62029 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 62031 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 62033 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62034 $PACKER_VCC_NET
.sym 62035 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 62066 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62069 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62071 $PACKER_VCC_NET
.sym 62075 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 62087 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62096 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62100 $PACKER_VCC_NET
.sym 62112 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 62114 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62115 $PACKER_VCC_NET
.sym 62116 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 62118 $nextpnr_ICESTORM_LC_147$I3
.sym 62120 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62122 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 62128 $nextpnr_ICESTORM_LC_147$I3
.sym 62173 $PACKER_VCC_NET
.sym 62187 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62192 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 62297 HSYNC1$SB_IO_OUT
.sym 62312 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 62315 col[6]
.sym 62319 col[7]
.sym 62330 $PACKER_VCC_NET
.sym 62332 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62333 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62336 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62340 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 62341 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62346 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62347 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62349 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62358 $nextpnr_ICESTORM_LC_2$O
.sym 62360 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 62364 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[1]
.sym 62366 $PACKER_VCC_NET
.sym 62367 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62370 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 62372 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62373 $PACKER_VCC_NET
.sym 62376 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 62378 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62382 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[4]
.sym 62384 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62388 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[5]
.sym 62390 $PACKER_VCC_NET
.sym 62391 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62394 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[6]
.sym 62397 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62400 $nextpnr_ICESTORM_LC_3$I3
.sym 62402 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62426 $PACKER_VCC_NET
.sym 62432 col[8]
.sym 62433 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 62435 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62438 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62440 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62441 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62444 $nextpnr_ICESTORM_LC_3$I3
.sym 62485 $nextpnr_ICESTORM_LC_3$I3
.sym 62551 VSYNC1$SB_IO_OUT
.sym 62555 $PACKER_VCC_NET
.sym 62559 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62564 $PACKER_VCC_NET
.sym 62575 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 62581 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 62582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 62584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 62586 col[5]
.sym 62592 col[8]
.sym 62605 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 62611 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 62620 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 62630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 62641 col[8]
.sym 62642 col[5]
.sym 62643 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 62644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 62673 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 62687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 62689 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 62696 $PACKER_VCC_NET
.sym 62697 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62699 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62704 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62705 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62708 $PACKER_VCC_NET
.sym 62710 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62711 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62712 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62727 $nextpnr_ICESTORM_LC_182$O
.sym 62729 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62733 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 62735 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62737 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 62739 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 62742 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 62743 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 62745 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 62747 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 62748 $PACKER_VCC_NET
.sym 62749 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 62751 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 62753 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 62754 $PACKER_VCC_NET
.sym 62755 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 62757 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 62759 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 62760 $PACKER_VCC_NET
.sym 62761 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 62763 $nextpnr_ICESTORM_LC_183$I3
.sym 62765 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 62767 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 62769 $nextpnr_ICESTORM_LC_183$COUT
.sym 62772 $PACKER_VCC_NET
.sym 62773 $nextpnr_ICESTORM_LC_183$I3
.sym 62780 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 62783 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 62812 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 62813 $nextpnr_ICESTORM_LC_183$COUT
.sym 62821 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 62823 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 62825 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 62829 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 62830 col[7]
.sym 62831 col[9]
.sym 62832 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 62834 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 62836 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 62843 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 62847 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 62849 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 62852 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 62853 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 62854 $nextpnr_ICESTORM_LC_183$COUT
.sym 62857 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 62859 col[7]
.sym 62860 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 62870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 62872 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 62875 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 62877 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 62878 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 62881 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 62893 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 62894 col[9]
.sym 62915 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 63051 $PACKER_VCC_NET
.sym 63417 $PACKER_VCC_NET
.sym 63910 $PACKER_VCC_NET
.sym 63912 rgb[2]$SB_IO_OUT
.sym 64174 $PACKER_GND_NET
.sym 64196 $PACKER_GND_NET
.sym 65648 col[4]
.sym 65654 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 65658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 65659 col[5]
.sym 65775 col[8]
.sym 66140 col[5]
.sym 66148 col[4]
.sym 66150 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 66151 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 66263 col[8]
.sym 66274 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 66403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 66404 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 66407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 66408 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 66410 col[6]
.sym 66411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 66412 col[5]
.sym 66413 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 66414 col[7]
.sym 66418 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 66420 col[4]
.sym 66421 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 66422 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 66423 col[8]
.sym 66426 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66434 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 66435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 66437 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 66438 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 66441 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 66443 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 66444 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 66447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 66449 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 66450 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 66453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 66455 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 66456 col[4]
.sym 66459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 66461 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 66462 col[5]
.sym 66465 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 66467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 66468 col[6]
.sym 66471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 66473 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 66474 col[7]
.sym 66477 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 66479 col[8]
.sym 66480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 66521 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 66532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 66541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66550 col[9]
.sym 66555 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 66558 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 66560 col[9]
.sym 66561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 66564 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 66566 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 66570 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[10]
.sym 66573 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66576 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[11]
.sym 66578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[12]
.sym 66585 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66588 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[13]
.sym 66590 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66594 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[14]
.sym 66597 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66600 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 66602 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66644 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 66650 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66653 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 66670 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 66672 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66675 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 66681 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[16]
.sym 66683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66687 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[17]
.sym 66690 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66693 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 66695 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 66700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 66701 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 66702 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66703 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 66721 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68018 $PACKER_VCC_NET
.sym 68023 rgb[4]$SB_IO_OUT
.sym 68028 rgb[2]$SB_IO_OUT
.sym 68185 clk_12M$SB_IO_IN
.sym 71325 clk_12M$SB_IO_IN
.sym 71456 rgb[1]$SB_IO_OUT
.sym 71574 rgb[0]$SB_IO_OUT
.sym 71922 clk_12M$SB_IO_IN
.sym 72559 clk_12M$SB_IO_IN
.sym 73926 HSYNC1$SB_IO_OUT
.sym 74035 clk_12M$SB_IO_IN
.sym 74181 VSYNC1$SB_IO_OUT
.sym 74419 HSYNC1$SB_IO_OUT
.sym 74673 VSYNC1$SB_IO_OUT
.sym 74919 HSYNC1$SB_IO_OUT
.sym 75161 VSYNC1$SB_IO_OUT
.sym 75411 HSYNC1$SB_IO_OUT
.sym 75649 VSYNC1$SB_IO_OUT
.sym 75664 rgb[1]$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75682 rgb[1]$SB_IO_OUT
.sym 75690 rgb[0]$SB_IO_OUT
.sym 78868 VSYNC1$SB_IO_OUT
.sym 78871 HSYNC1$SB_IO_OUT
.sym 78880 HSYNC1$SB_IO_OUT
.sym 78892 VSYNC1$SB_IO_OUT
.sym 90417 clk_pxl$SB_IO_OUT
.sym 94225 clk_pxl$SB_IO_OUT
.sym 94232 clk_pxl$SB_IO_OUT
.sym 94280 clk_pxl$SB_IO_OUT
.sym 94288 clk_pxl$SB_IO_OUT
.sym 94322 clk_pxl$SB_IO_OUT
.sym 103393 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 103394 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 103395 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103396 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 103397 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 103398 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 103399 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103400 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 103405 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 103406 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 103407 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103408 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 103413 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 103414 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 103415 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103416 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 103417 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 103418 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 103419 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103420 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 103421 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 103422 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 103423 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103424 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 103426 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 103431 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 103435 ballvga.bally[3]
.sym 103436 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 103439 ballvga.bally[4]
.sym 103440 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 103443 ballvga.bally[5]
.sym 103444 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 103447 ballvga.bally[6]
.sym 103448 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 103451 ballvga.bally[7]
.sym 103452 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 103455 ballvga.bally[8]
.sym 103456 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 103459 ballvga.bally[9]
.sym 103460 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 103464 ballvga.bally[3]
.sym 103465 ballvga.temp_SB_LUT4_I3_O[0]
.sym 103480 ballvga.bally[6]
.sym 103484 ballvga.bally[5]
.sym 103487 start$SB_IO_IN
.sym 103488 ballvga.temp
.sym 103490 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 103494 $PACKER_VCC_NET
.sym 103495 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 103499 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 103503 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 103507 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 103511 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 103515 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 103519 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 103523 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 103528 $nextpnr_ICESTORM_LC_103$I3
.sym 103549 $PACKER_VCC_NET
.sym 103554 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 103555 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 103558 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 103559 $PACKER_VCC_NET
.sym 103560 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[1]
.sym 103562 ballvga.ballx[3]
.sym 103563 $PACKER_VCC_NET
.sym 103564 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[2]
.sym 103566 ballvga.ballx[4]
.sym 103567 $PACKER_VCC_NET
.sym 103568 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[3]
.sym 103570 ballvga.ballx[5]
.sym 103571 $PACKER_VCC_NET
.sym 103572 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[4]
.sym 103574 ballvga.ballx[6]
.sym 103575 $PACKER_VCC_NET
.sym 103576 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[5]
.sym 103578 ballvga.ballx[7]
.sym 103579 $PACKER_VCC_NET
.sym 103580 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[6]
.sym 103582 ballvga.ballx[8]
.sym 103583 $PACKER_VCC_NET
.sym 103584 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[7]
.sym 103586 ballvga.ballx[9]
.sym 103587 $PACKER_VCC_NET
.sym 103588 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_CARRY_I1_CO[8]
.sym 103589 ballvga.velocity_SB_LUT4_I1_O[8]
.sym 103590 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[8]
.sym 103591 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103592 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103593 ballvga.velocity_SB_LUT4_I1_O[4]
.sym 103594 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[4]
.sym 103595 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103596 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103597 ballvga.velocity_SB_LUT4_I1_O[6]
.sym 103598 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[6]
.sym 103599 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103600 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103601 ballvga.velocity_SB_LUT4_I1_O[7]
.sym 103602 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[7]
.sym 103603 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103604 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103605 ballvga.velocity_SB_LUT4_I1_O[1]
.sym 103606 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[1]
.sym 103607 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103608 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103609 ballvga.velocity_SB_LUT4_I1_O[5]
.sym 103610 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[5]
.sym 103611 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103612 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103613 ballvga.velocity_SB_LUT4_I1_O[2]
.sym 103614 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[2]
.sym 103615 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 103616 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 103618 ballvga.velocity[1]
.sym 103619 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 103623 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 103624 ballvga.velocity_SB_CARRY_I0_CO[1]
.sym 103627 ballvga.ballx[3]
.sym 103628 ballvga.velocity_SB_CARRY_I0_CO[2]
.sym 103631 ballvga.ballx[4]
.sym 103632 ballvga.velocity_SB_CARRY_I0_CO[3]
.sym 103635 ballvga.ballx[5]
.sym 103636 ballvga.velocity_SB_CARRY_I0_CO[4]
.sym 103639 ballvga.ballx[6]
.sym 103640 ballvga.velocity_SB_CARRY_I0_CO[5]
.sym 103643 ballvga.ballx[7]
.sym 103644 ballvga.velocity_SB_CARRY_I0_CO[6]
.sym 103647 ballvga.ballx[8]
.sym 103648 ballvga.velocity_SB_CARRY_I0_CO[7]
.sym 103651 ballvga.ballx[9]
.sym 103652 ballvga.velocity_SB_CARRY_I0_CO[8]
.sym 103682 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 103686 paddlevga.paddlex[2]
.sym 103687 $PACKER_VCC_NET
.sym 103690 paddlevga.paddlex[3]
.sym 103691 $PACKER_VCC_NET
.sym 103692 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 103694 paddlevga.paddlex[4]
.sym 103695 $PACKER_VCC_NET
.sym 103696 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 103698 paddlevga.paddlex[5]
.sym 103699 $PACKER_VCC_NET
.sym 103700 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 103702 paddlevga.paddlex[6]
.sym 103703 $PACKER_VCC_NET
.sym 103704 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 103706 paddlevga.paddlex[7]
.sym 103707 $PACKER_VCC_NET
.sym 103708 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 103710 paddlevga.paddlex[8]
.sym 103711 $PACKER_VCC_NET
.sym 103712 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 103714 paddlevga.paddlex[9]
.sym 103715 $PACKER_VCC_NET
.sym 103716 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 103721 left_SB_LUT4_I3_I0[7]
.sym 103722 left_SB_LUT4_I3_I1[7]
.sym 103723 right_SB_LUT4_I2_I1[7]
.sym 103724 left$SB_IO_IN
.sym 103725 left_SB_LUT4_I3_I0[8]
.sym 103726 left_SB_LUT4_I3_I1[8]
.sym 103727 right_SB_LUT4_I2_I1[7]
.sym 103728 left$SB_IO_IN
.sym 103732 paddlevga.paddlex[7]
.sym 103736 paddlevga.paddlex[5]
.sym 103740 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 103744 paddlevga.paddlex[3]
.sym 103746 right_SB_LUT4_I2_I1[0]
.sym 103751 paddlevga.paddlex_SB_LUT4_O_1_I3[2]
.sym 103754 $PACKER_VCC_NET
.sym 103755 paddlevga.paddlex_SB_LUT4_O_I3[3]
.sym 103758 $PACKER_VCC_NET
.sym 103759 paddlevga.paddlex_SB_LUT4_O_I3[4]
.sym 103763 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 103767 paddlevga.paddlex_SB_LUT4_O_1_I3[6]
.sym 103771 paddlevga.paddlex_SB_LUT4_O_1_I3[7]
.sym 103775 paddlevga.paddlex_SB_LUT4_O_1_I3[8]
.sym 103780 $nextpnr_ICESTORM_LC_37$I3
.sym 103781 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103782 brickvga.curr2_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 103783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 103784 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 103785 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 103786 brickvga.curr2[2]
.sym 103787 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 103788 brickvga.curr2[4]
.sym 103789 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103790 brickvga.curr2[8]
.sym 103791 brickvga.lvl[1]
.sym 103792 brickvga.lvl[2]
.sym 103793 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103794 brickvga.curr2[4]
.sym 103795 brickvga.lvl[1]
.sym 103796 brickvga.lvl[2]
.sym 103797 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103798 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 103799 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 103800 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 103801 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 103802 brickvga.lvl[2]
.sym 103803 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103804 brickvga.lvl[1]
.sym 103805 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103806 brickvga.del_SB_LUT4_I3_1_O[1]
.sym 103807 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 103808 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 103809 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 103810 brickvga.curr1[9]
.sym 103811 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103812 brickvga.curr1_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 103813 brickvga.lvl[1]
.sym 103814 brickvga.curr1[6]
.sym 103815 brickvga.lvl[2]
.sym 103816 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103819 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 103820 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 103821 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103822 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 103823 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 103824 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 103827 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 103828 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 103829 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103830 brickvga.curr1_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 103831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 103832 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 103833 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 103834 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 103835 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103836 brickvga.curr2_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 103837 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103838 brickvga.curr1[8]
.sym 103839 brickvga.lvl[1]
.sym 103840 brickvga.lvl[2]
.sym 103841 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103842 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 103843 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 103844 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 103845 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 103846 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 103847 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 103848 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 103849 brickvga.curr1[7]
.sym 103850 brickvga.curr1[8]
.sym 103851 brickvga.curr1[9]
.sym 103852 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 103854 brickvga.curr1[7]
.sym 103855 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 103856 brickvga.579.Y[2]
.sym 103857 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103858 brickvga.curr1_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 103859 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 103860 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 103861 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103862 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 103863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 103864 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 103865 brickvga.curr1[2]
.sym 103866 brickvga.lvl[2]
.sym 103867 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103868 brickvga.lvl[1]
.sym 103869 brickvga.lvl[1]
.sym 103870 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 103871 brickvga.lvl[2]
.sym 103872 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103873 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103874 brickvga.curr0[4]
.sym 103875 brickvga.lvl[1]
.sym 103876 brickvga.lvl[2]
.sym 103879 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 103880 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 103881 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103882 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 103883 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 103884 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 103885 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103886 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 103887 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 103888 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 103890 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 103891 brickvga.curr1[4]
.sym 103892 brickvga.566.S[0]
.sym 103893 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103894 brickvga.curr1_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 103895 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 103896 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 103897 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103898 brickvga.curr0[8]
.sym 103899 brickvga.lvl[1]
.sym 103900 brickvga.lvl[2]
.sym 103902 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.sym 103903 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 103904 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 103905 brickvga.curr0[9]
.sym 103906 brickvga.lvl[2]
.sym 103907 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103908 brickvga.lvl[1]
.sym 103909 brickvga.curr0[6]
.sym 103910 brickvga.curr0[7]
.sym 103911 brickvga.curr0[8]
.sym 103912 brickvga.curr0[9]
.sym 103913 brickvga.curr0[9]
.sym 103914 brickvga.curr0[8]
.sym 103915 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 103916 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 103917 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103918 brickvga.curr0[6]
.sym 103919 brickvga.lvl[1]
.sym 103920 brickvga.lvl[2]
.sym 103921 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 103922 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 103923 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103924 brickvga.curr0_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 103927 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 103928 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 103929 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103930 brickvga.curr0_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 103931 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 103932 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 103933 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103934 brickvga.curr0_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 103935 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 103936 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 103937 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 103938 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 103939 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 103940 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 103941 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 103942 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 103943 brickvga.curr0[4]
.sym 103944 brickvga.curr0[5]
.sym 103946 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 103947 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 103948 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 103949 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 103950 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 103951 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 103952 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 103953 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 103954 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 103955 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 103956 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 103957 brickvga.curr0[4]
.sym 103958 brickvga.curr0[6]
.sym 103959 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 103960 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 103963 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 103964 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 103965 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 103966 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 103967 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103968 brickvga.curr0_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 103973 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103974 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 103975 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 103976 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 103977 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 103978 brickvga.curr5_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 103979 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 103980 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 103985 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103986 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 103987 brickvga.lvl[1]
.sym 103988 brickvga.lvl[2]
.sym 103989 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 103990 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 103991 brickvga.lvl[1]
.sym 103992 brickvga.lvl[2]
.sym 103994 brickvga.curr5[7]
.sym 103995 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 103996 brickvga.579.Y[2]
.sym 103997 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 103998 brickvga.del_SB_LUT4_I3_5_O[1]
.sym 103999 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 104000 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 104001 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 104002 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104003 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 104004 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 104005 brickvga.lvl[1]
.sym 104006 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 104007 brickvga.lvl[2]
.sym 104008 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104009 brickvga.curr5[5]
.sym 104010 brickvga.curr5[7]
.sym 104011 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 104012 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104013 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104014 brickvga.curr5_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104015 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104016 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 104017 brickvga.lvl[1]
.sym 104018 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104019 brickvga.lvl[2]
.sym 104020 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104021 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104022 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[1]
.sym 104023 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104024 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 104027 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104028 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 104029 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104030 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 104031 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 104032 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 104034 brickvga.curr5[5]
.sym 104035 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104036 brickvga.579.Y[2]
.sym 104038 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104039 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104040 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 104041 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104042 brickvga.curr5_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 104043 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104044 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 104047 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104048 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 104049 brickvga.curr5[0]
.sym 104050 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 104051 brickvga.curr5[2]
.sym 104052 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 104053 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104054 brickvga.curr5[2]
.sym 104055 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104056 brickvga.curr5_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 104057 brickvga.curr5[0]
.sym 104058 brickvga.curr5[2]
.sym 104059 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104060 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104061 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104062 brickvga.curr5[0]
.sym 104063 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104064 brickvga.del_SB_LUT4_I3_4_O[3]
.sym 104066 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 104067 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 104068 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
.sym 104069 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104070 brickvga.curr5_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 104071 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104072 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 104073 brickvga.curr5[4]
.sym 104074 brickvga.curr5[6]
.sym 104075 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104076 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104077 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104078 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 104079 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104080 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 104082 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104083 brickvga.curr5[6]
.sym 104084 brickvga.566.S[0]
.sym 104086 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104087 brickvga.curr5[4]
.sym 104088 brickvga.566.S[0]
.sym 104089 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 104090 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 104091 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 104092 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 104093 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104094 brickvga.curr5[4]
.sym 104095 brickvga.curr5[5]
.sym 104096 brickvga.curr5[6]
.sym 104098 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 104103 brickvga.lvl_store[1]
.sym 104104 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 104107 brickvga.lvl_store[2]
.sym 104108 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 104110 brickvga.lvl[1]
.sym 104111 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104112 brickvga.lvl[2]
.sym 104113 brickvga.lvl_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 104119 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104120 brickvga.lvl_SB_DFFESR_Q_R[1]
.sym 104122 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104123 brickvga.lvl[1]
.sym 104124 brickvga.lvl[2]
.sym 104126 brickvga.lvl[2]
.sym 104127 brickvga.lvl[1]
.sym 104128 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104135 brickvga.566.B_AND_S[10]
.sym 104136 brickvga.566.S[0]
.sym 104145 brickvga.566.B_AND_S[10]
.sym 104157 brickvga.566.S[0]
.sym 104324 pll1.clk_locked
.sym 104354 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 104358 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 104359 $PACKER_VCC_NET
.sym 104362 ballvga.bally[3]
.sym 104363 $PACKER_VCC_NET
.sym 104364 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104366 ballvga.bally[4]
.sym 104367 $PACKER_VCC_NET
.sym 104368 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 104370 ballvga.bally[5]
.sym 104371 $PACKER_VCC_NET
.sym 104372 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 104374 ballvga.bally[6]
.sym 104375 $PACKER_VCC_NET
.sym 104376 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 104378 ballvga.bally[7]
.sym 104379 $PACKER_VCC_NET
.sym 104380 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 104382 ballvga.bally[8]
.sym 104383 $PACKER_VCC_NET
.sym 104384 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 104386 ballvga.bally[9]
.sym 104387 $PACKER_VCC_NET
.sym 104388 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 104391 ballvga.diry_SB_DFF_D_Q[0]
.sym 104392 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104396 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 104400 ballvga.diry_SB_DFF_D_Q[0]
.sym 104404 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 104412 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 104424 ballvga.bally[9]
.sym 104426 ballvga.temp_SB_LUT4_I3_O[0]
.sym 104427 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 104428 ballvga.temp_SB_LUT4_I3_O[2]
.sym 104429 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104433 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104434 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 104435 start_SB_LUT4_I2_O[2]
.sym 104436 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 104448 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 104450 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 104454 $PACKER_VCC_NET
.sym 104455 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[1]
.sym 104458 $PACKER_VCC_NET
.sym 104459 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[2]
.sym 104463 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[3]
.sym 104466 $PACKER_VCC_NET
.sym 104467 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[4]
.sym 104470 $PACKER_VCC_NET
.sym 104471 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[5]
.sym 104474 $PACKER_VCC_NET
.sym 104475 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[6]
.sym 104479 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFESR_E_Q[7]
.sym 104482 $PACKER_VCC_NET
.sym 104484 $nextpnr_ICESTORM_LC_115$I3
.sym 104488 $nextpnr_ICESTORM_LC_115$COUT
.sym 104491 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 104492 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104495 start_SB_LUT4_I2_O[2]
.sym 104496 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 104514 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104519 paddlevga.paddlex[2]
.sym 104523 paddlevga.paddlex[3]
.sym 104524 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 104526 $PACKER_VCC_NET
.sym 104527 paddlevga.paddlex[4]
.sym 104528 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 104530 $PACKER_VCC_NET
.sym 104531 paddlevga.paddlex[5]
.sym 104532 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 104535 paddlevga.paddlex[6]
.sym 104536 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 104539 paddlevga.paddlex[7]
.sym 104540 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 104543 paddlevga.paddlex[8]
.sym 104544 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 104547 paddlevga.paddlex[9]
.sym 104548 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 104550 start_SB_LUT4_I2_O[0]
.sym 104551 start_SB_LUT4_I2_O[1]
.sym 104552 start_SB_LUT4_I2_O[2]
.sym 104559 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 104560 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 104564 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 104566 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 104567 start_SB_LUT4_I2_O[2]
.sym 104568 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 104572 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 104573 start$SB_IO_IN
.sym 104574 ballvga.diry_SB_DFF_D_Q[0]
.sym 104575 ballvga.changey_SB_LUT4_I3_I2[8]
.sym 104576 changey
.sym 104580 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104582 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 104583 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q[0]
.sym 104584 $PACKER_VCC_NET
.sym 104593 ballvga.dirx_SB_DFFR_D_Q[0]
.sym 104594 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[0]
.sym 104595 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104596 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104597 ballvga.velocity_SB_LUT4_I1_O[3]
.sym 104598 ballvga.die_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_DFFE_E_Q_SB_LUT4_I2_O[3]
.sym 104599 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 104600 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 104602 ballvga.velocity[1]
.sym 104603 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 104610 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104614 paddlevga.paddlex[2]
.sym 104618 paddlevga.paddlex[3]
.sym 104622 paddlevga.paddlex[4]
.sym 104623 $PACKER_VCC_NET
.sym 104626 paddlevga.paddlex[5]
.sym 104627 $PACKER_VCC_NET
.sym 104630 paddlevga.paddlex[6]
.sym 104634 paddlevga.paddlex[7]
.sym 104635 $PACKER_VCC_NET
.sym 104638 paddlevga.paddlex[8]
.sym 104639 $PACKER_VCC_NET
.sym 104642 paddlevga.paddlex[9]
.sym 104648 $nextpnr_ICESTORM_LC_39$I3
.sym 104649 left_SB_LUT4_I3_I0[3]
.sym 104650 left_SB_LUT4_I3_I1[3]
.sym 104651 right_SB_LUT4_I2_I1[7]
.sym 104652 left$SB_IO_IN
.sym 104653 left_SB_LUT4_I3_I0[5]
.sym 104654 left_SB_LUT4_I3_I1[5]
.sym 104655 right_SB_LUT4_I2_I1[7]
.sym 104656 left$SB_IO_IN
.sym 104657 left_SB_LUT4_I3_I0[6]
.sym 104658 left_SB_LUT4_I3_I1[6]
.sym 104659 right_SB_LUT4_I2_I1[7]
.sym 104660 left$SB_IO_IN
.sym 104664 paddlevga.paddlex_SB_LUT4_O_1_I3[5]
.sym 104665 left_SB_LUT4_I3_I0[4]
.sym 104666 left_SB_LUT4_I3_I1[4]
.sym 104667 right_SB_LUT4_I2_I1[7]
.sym 104668 left$SB_IO_IN
.sym 104669 left_SB_LUT4_I3_I0[2]
.sym 104670 left_SB_LUT4_I3_I1[2]
.sym 104671 right_SB_LUT4_I2_I1[7]
.sym 104672 left$SB_IO_IN
.sym 104674 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 104679 paddlevga.paddlex[2]
.sym 104683 paddlevga.paddlex[3]
.sym 104684 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 104687 paddlevga.paddlex[4]
.sym 104688 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 104691 paddlevga.paddlex[5]
.sym 104692 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 104695 paddlevga.paddlex[6]
.sym 104696 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 104699 paddlevga.paddlex[7]
.sym 104700 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 104703 paddlevga.paddlex[8]
.sym 104704 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 104707 paddlevga.paddlex[9]
.sym 104708 left_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 104712 paddlevga.paddlex[4]
.sym 104713 brickvga.curr2[5]
.sym 104714 brickvga.curr2[6]
.sym 104715 brickvga.curr2[7]
.sym 104716 brickvga.curr2[8]
.sym 104718 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 104719 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 104720 right_SB_LUT4_I2_O[3]
.sym 104724 paddlevga.paddlex[2]
.sym 104725 brickvga.curr2[4]
.sym 104726 brickvga.curr2[6]
.sym 104727 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104728 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104729 brickvga.curr2[9]
.sym 104730 brickvga.curr2[8]
.sym 104731 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 104732 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104736 paddlevga.paddlex[9]
.sym 104738 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104743 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 104747 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104751 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104754 $PACKER_VCC_NET
.sym 104755 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104759 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 104762 $PACKER_VCC_NET
.sym 104763 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 104767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104776 $nextpnr_ICESTORM_LC_98$I3
.sym 104778 brickvga.curr1[5]
.sym 104779 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104780 brickvga.579.Y[2]
.sym 104781 brickvga.curr1[9]
.sym 104782 brickvga.curr1[8]
.sym 104783 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 104784 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104785 brickvga.curr2[9]
.sym 104786 brickvga.lvl[2]
.sym 104787 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104788 brickvga.lvl[1]
.sym 104789 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104790 brickvga.curr2_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104791 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 104792 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 104795 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 104796 del
.sym 104797 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104798 brickvga.curr1_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 104799 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 104800 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 104802 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 104806 $PACKER_VCC_NET
.sym 104807 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104810 $PACKER_VCC_NET
.sym 104811 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 104814 $PACKER_VCC_NET
.sym 104815 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104818 $PACKER_VCC_NET
.sym 104819 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104822 $PACKER_VCC_NET
.sym 104823 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104827 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 104831 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 104835 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104839 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104841 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104842 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104843 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 104844 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 104845 brickvga.curr2[9]
.sym 104846 brickvga.curr1[0]
.sym 104847 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 104848 brickvga.curr1[2]
.sym 104849 brickvga.curr1[4]
.sym 104850 brickvga.curr1[6]
.sym 104851 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104852 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104853 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 104854 brickvga.curr1[4]
.sym 104855 brickvga.curr1[5]
.sym 104856 brickvga.curr1[6]
.sym 104857 brickvga.curr1[5]
.sym 104858 brickvga.curr1[7]
.sym 104859 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 104860 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104861 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 104862 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 104863 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 104864 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 104866 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 104870 $PACKER_VCC_NET
.sym 104871 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104874 $PACKER_VCC_NET
.sym 104875 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 104878 $PACKER_VCC_NET
.sym 104879 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 104882 $PACKER_VCC_NET
.sym 104883 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104886 $PACKER_VCC_NET
.sym 104887 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104891 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 104894 $PACKER_VCC_NET
.sym 104895 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 104899 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104903 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104905 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104906 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104907 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 104908 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 104911 col[5]
.sym 104912 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104913 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 104914 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[1]
.sym 104915 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 104916 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 104919 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104920 del
.sym 104921 brickvga.curr0[5]
.sym 104922 brickvga.lvl[2]
.sym 104923 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104924 brickvga.lvl[1]
.sym 104925 brickvga.curr0[5]
.sym 104926 brickvga.curr0[7]
.sym 104927 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 104928 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 104930 brickvga.curr3[7]
.sym 104931 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104932 brickvga.579.Y[2]
.sym 104933 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104934 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 104935 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104936 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 104939 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 104940 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 104942 brickvga.curr5[9]
.sym 104943 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104944 brickvga.579.Y[2]
.sym 104945 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104946 brickvga.curr0[7]
.sym 104947 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 104948 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 104953 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 104954 brickvga.curr3_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 104955 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 104956 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 104957 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 104958 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104959 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104960 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 104962 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104963 brickvga.curr5[8]
.sym 104964 brickvga.566.S[0]
.sym 104967 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 104968 del
.sym 104969 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 104970 brickvga.curr4[0]
.sym 104971 brickvga.lvl[1]
.sym 104972 brickvga.lvl[2]
.sym 104973 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 104974 brickvga.curr5_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 104975 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104976 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 104977 brickvga.curr5[7]
.sym 104978 brickvga.curr5[8]
.sym 104979 brickvga.curr5[9]
.sym 104980 brickvga.curr4[0]
.sym 104981 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 104982 brickvga.curr4_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 104983 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 104984 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 104987 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104988 col[5]
.sym 104989 brickvga.curr5[9]
.sym 104990 brickvga.curr5[8]
.sym 104991 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 104992 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 104993 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 104994 brickvga.curr3_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 104995 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 104996 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 104997 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 104998 brickvga.curr3_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 104999 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105000 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 105003 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 105004 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_1_O[3]
.sym 105005 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105006 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 105007 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105008 brickvga.curr4_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 105014 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105015 brickvga.curr3[6]
.sym 105016 brickvga.566.S[0]
.sym 105018 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105019 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105020 brickvga.579.Y[2]
.sym 105023 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 105024 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 105025 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105026 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 105027 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 105028 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 105029 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 105030 brickvga.curr4[2]
.sym 105031 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 105032 brickvga.curr4[4]
.sym 105033 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105034 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 105035 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105036 brickvga.curr4_SB_DFF_Q_8_D_SB_LUT4_O_I3[3]
.sym 105037 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 105038 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 105039 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105040 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 105041 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105042 brickvga.curr4[8]
.sym 105043 brickvga.lvl[1]
.sym 105044 brickvga.lvl[2]
.sym 105045 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105046 brickvga.curr4_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 105047 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 105048 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105049 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105050 brickvga.curr4_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 105051 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 105052 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 105054 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105055 brickvga.curr3[2]
.sym 105056 brickvga.566.S[0]
.sym 105057 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105058 brickvga.curr4[6]
.sym 105059 brickvga.lvl[1]
.sym 105060 brickvga.lvl[2]
.sym 105061 brickvga.curr4[5]
.sym 105062 brickvga.curr4[7]
.sym 105063 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105064 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105065 brickvga.curr4[5]
.sym 105066 brickvga.curr4[6]
.sym 105067 brickvga.curr4[7]
.sym 105068 brickvga.curr4[8]
.sym 105071 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 105072 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 105073 brickvga.curr4[0]
.sym 105074 brickvga.curr4[2]
.sym 105075 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105076 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105077 brickvga.curr4[5]
.sym 105078 brickvga.lvl[2]
.sym 105079 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105080 brickvga.lvl[1]
.sym 105081 brickvga.579.Y[2]
.sym 105085 brickvga.lvl[1]
.sym 105086 brickvga.curr4[2]
.sym 105087 brickvga.lvl[2]
.sym 105088 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105314 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 105319 ballvga.ballx[3]
.sym 105323 ballvga.ballx[4]
.sym 105324 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 105327 ballvga.ballx[5]
.sym 105328 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 105331 ballvga.ballx[6]
.sym 105332 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 105335 ballvga.ballx[7]
.sym 105336 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 105339 ballvga.ballx[8]
.sym 105340 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 105343 ballvga.ballx[9]
.sym 105344 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 105346 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 105350 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 105351 $PACKER_VCC_NET
.sym 105354 ballvga.ballx[3]
.sym 105358 ballvga.ballx[4]
.sym 105362 ballvga.ballx[5]
.sym 105366 ballvga.ballx[6]
.sym 105370 ballvga.ballx[7]
.sym 105371 $PACKER_VCC_NET
.sym 105374 ballvga.ballx[8]
.sym 105375 $PACKER_VCC_NET
.sym 105378 ballvga.ballx[9]
.sym 105384 $nextpnr_ICESTORM_LC_100$I3
.sym 105386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 105387 $PACKER_VCC_NET
.sym 105388 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 105389 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 105390 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 105391 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105392 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 105395 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 105396 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 105399 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105400 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 105401 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 105402 ballvga.bally_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 105403 ballvga.dirx_SB_DFFR_D_Q[2]
.sym 105404 ballvga.diry_SB_DFF_D_Q_SB_LUT4_I2_O[3]
.sym 105408 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 105410 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 105414 $PACKER_VCC_NET
.sym 105415 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 105419 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[2]
.sym 105423 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[3]
.sym 105427 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 105431 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[5]
.sym 105435 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[6]
.sym 105439 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 105443 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[8]
.sym 105445 start$SB_IO_IN
.sym 105446 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 105447 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I2[8]
.sym 105448 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_I3[8]
.sym 105452 ballvga.ballx[6]
.sym 105456 ballvga.ballx[4]
.sym 105460 ballvga.ballx[7]
.sym 105464 ballvga.ballx[3]
.sym 105468 ballvga.dirx_SB_DFFR_D_Q[3]
.sym 105472 ballvga.ballx[9]
.sym 105474 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 105475 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105478 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105479 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 105482 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 105483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 105486 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 105487 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 105490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 105491 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 105494 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 105498 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105499 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 105502 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105503 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 105506 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 105507 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 105512 $nextpnr_ICESTORM_LC_168$I3
.sym 105513 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[4]
.sym 105514 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[1]
.sym 105515 ballvga.changex_SB_LUT4_I2_I1_SB_LUT4_O_1_I1[2]
.sym 105516 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[7]
.sym 105520 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 105521 ballvga.ballx[7]
.sym 105522 ballvga.ballx[4]
.sym 105523 ballvga.ballx[6]
.sym 105524 ballvga.ballx[3]
.sym 105526 ballvga.changex_SB_LUT4_I2_I1[0]
.sym 105527 changex
.sym 105528 ballvga.changex_SB_LUT4_I2_I1[2]
.sym 105530 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 105531 ballvga.ballx[9]
.sym 105532 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 105535 paddlevga.paddlex[2]
.sym 105536 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105538 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 105542 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 105544 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 105546 ballvga.ballx[3]
.sym 105547 $PACKER_VCC_NET
.sym 105548 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[2]
.sym 105550 ballvga.ballx[4]
.sym 105551 $PACKER_VCC_NET
.sym 105552 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[3]
.sym 105554 ballvga.ballx[5]
.sym 105555 $PACKER_VCC_NET
.sym 105556 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[4]
.sym 105558 ballvga.ballx[6]
.sym 105559 $PACKER_VCC_NET
.sym 105560 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[5]
.sym 105562 ballvga.ballx[7]
.sym 105563 $PACKER_VCC_NET
.sym 105564 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[6]
.sym 105566 ballvga.ballx[8]
.sym 105567 $PACKER_VCC_NET
.sym 105568 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[7]
.sym 105570 ballvga.ballx[9]
.sym 105571 $PACKER_VCC_NET
.sym 105572 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI_SB_LUT4_O_I3[8]
.sym 105597 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[3]
.sym 105612 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105617 right_SB_LUT4_I2_I0[8]
.sym 105618 right_SB_LUT4_I2_I1[7]
.sym 105619 right$SB_IO_IN
.sym 105620 left$SB_IO_IN
.sym 105647 paddlevga.paddlex[2]
.sym 105648 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 105649 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105650 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 105651 right_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105652 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 105653 right_SB_LUT4_I2_O[0]
.sym 105654 right_SB_LUT4_I2_O[1]
.sym 105655 right_SB_LUT4_I2_O[2]
.sym 105656 right_SB_LUT4_I2_O[3]
.sym 105661 left_SB_LUT4_I3_I0[1]
.sym 105662 left_SB_LUT4_I3_I1[1]
.sym 105663 right_SB_LUT4_I2_I1[7]
.sym 105664 left$SB_IO_IN
.sym 105665 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 105666 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 105667 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105668 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 105669 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105670 brickvga.curr2_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 105671 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 105672 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 105673 brickvga.curr2[5]
.sym 105674 brickvga.curr2[7]
.sym 105675 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105676 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105677 brickvga.curr2[5]
.sym 105678 brickvga.lvl[2]
.sym 105679 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105680 brickvga.lvl[1]
.sym 105681 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105682 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105683 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105684 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105686 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105687 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105688 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105689 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105690 brickvga.curr2_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 105691 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 105692 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 105693 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105694 brickvga.curr2[6]
.sym 105695 brickvga.lvl[1]
.sym 105696 brickvga.lvl[2]
.sym 105698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105703 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 105707 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 105711 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105714 $PACKER_VCC_NET
.sym 105715 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105719 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 105723 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 105727 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105731 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105736 $nextpnr_ICESTORM_LC_122$I3
.sym 105737 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105738 brickvga.curr2_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 105739 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 105740 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 105741 brickvga.curr2[0]
.sym 105742 brickvga.curr2[2]
.sym 105743 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105744 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105746 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105747 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105748 right_SB_LUT4_I2_O[3]
.sym 105749 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105750 brickvga.curr2[7]
.sym 105751 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105752 brickvga.curr2_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 105753 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105754 brickvga.curr2[2]
.sym 105755 brickvga.lvl[1]
.sym 105756 brickvga.lvl[2]
.sym 105757 brickvga.curr2_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105758 brickvga.curr2_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 105759 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 105760 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105762 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 105766 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105767 $PACKER_VCC_NET
.sym 105770 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 105771 $PACKER_VCC_NET
.sym 105774 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 105778 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 105779 $PACKER_VCC_NET
.sym 105782 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105783 $PACKER_VCC_NET
.sym 105786 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105787 $PACKER_VCC_NET
.sym 105790 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105791 $PACKER_VCC_NET
.sym 105794 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 105800 $nextpnr_ICESTORM_LC_129$I3
.sym 105801 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 105802 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 105803 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105804 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 105806 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 105807 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 105808 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105809 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105810 brickvga.del_SB_LUT4_I3_O[1]
.sym 105811 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 105812 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 105813 brickvga.lvl[1]
.sym 105814 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 105815 brickvga.lvl[2]
.sym 105816 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105817 brickvga.curr1[0]
.sym 105818 brickvga.curr1[2]
.sym 105819 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105820 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105821 brickvga.curr1[0]
.sym 105822 brickvga.lvl[2]
.sym 105823 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105824 brickvga.lvl[1]
.sym 105826 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105832 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105834 $PACKER_VCC_NET
.sym 105835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105836 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105837 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105838 brickvga.curr2[0]
.sym 105839 brickvga.lvl[1]
.sym 105840 brickvga.lvl[2]
.sym 105842 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105843 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105844 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 105846 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105847 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 105848 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105850 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105851 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 105852 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105854 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105855 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105856 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 105858 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105862 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 105866 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 105870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 105871 $PACKER_VCC_NET
.sym 105874 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105875 $PACKER_VCC_NET
.sym 105878 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105879 $PACKER_VCC_NET
.sym 105882 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105883 $PACKER_VCC_NET
.sym 105886 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 105892 $nextpnr_ICESTORM_LC_159$I3
.sym 105893 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105894 brickvga.curr3_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 105895 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105896 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 105897 brickvga.curr3[7]
.sym 105898 brickvga.curr3[8]
.sym 105899 brickvga.curr3[9]
.sym 105900 brickvga.curr2[0]
.sym 105902 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105903 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105904 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 105905 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105906 brickvga.curr3[8]
.sym 105907 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105908 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[3]
.sym 105909 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105910 brickvga.curr3[9]
.sym 105911 brickvga.lvl[1]
.sym 105912 brickvga.lvl[2]
.sym 105913 brickvga.curr3[9]
.sym 105914 brickvga.curr3[8]
.sym 105915 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105916 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105919 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105920 brickvga.curr0_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
.sym 105923 col[5]
.sym 105924 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 105925 brickvga.curr3[5]
.sym 105926 brickvga.curr3[7]
.sym 105927 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105928 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105930 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105931 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105932 brickvga.579.Y[2]
.sym 105933 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 105934 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105935 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 105936 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 105939 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 105940 del
.sym 105941 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105942 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105943 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105944 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 105945 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 105946 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 105947 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105948 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 105949 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105950 brickvga.curr3_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 105951 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105952 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 105953 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105954 brickvga.curr3[4]
.sym 105955 brickvga.curr3[5]
.sym 105956 brickvga.curr3[6]
.sym 105957 brickvga.lvl[1]
.sym 105958 brickvga.curr3[4]
.sym 105959 brickvga.lvl[2]
.sym 105960 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 105962 brickvga.curr3[5]
.sym 105963 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105964 brickvga.579.Y[2]
.sym 105965 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105966 brickvga.del_SB_LUT4_I3_2_O[1]
.sym 105967 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105968 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 105970 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 105971 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 105972 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 105975 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 105976 del
.sym 105977 brickvga.curr3[4]
.sym 105978 brickvga.curr3[6]
.sym 105979 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 105980 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105981 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105982 brickvga.curr3_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 105983 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105984 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I2_O[3]
.sym 105985 brickvga.curr4[9]
.sym 105986 brickvga.curr3[0]
.sym 105987 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 105988 brickvga.curr3[2]
.sym 105989 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105990 brickvga.curr3_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 105991 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 105992 brickvga.curr1_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 105993 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 105994 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 105995 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 105996 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 105997 brickvga.curr3_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105998 brickvga.curr3_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 105999 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 106000 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 106001 brickvga.curr4[9]
.sym 106002 brickvga.curr4[8]
.sym 106003 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 106004 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106005 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106006 brickvga.curr4_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 106007 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 106008 brickvga.curr0_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.sym 106009 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106010 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106011 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 106012 brickvga.lvl_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 106013 brickvga.curr3[0]
.sym 106014 brickvga.curr3[2]
.sym 106015 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106016 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106017 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106018 brickvga.curr4_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 106019 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 106020 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 106021 brickvga.lvl[1]
.sym 106022 brickvga.curr3[0]
.sym 106023 brickvga.lvl[2]
.sym 106024 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 106025 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 106026 brickvga.curr4[4]
.sym 106027 brickvga.lvl[1]
.sym 106028 brickvga.lvl[2]
.sym 106029 brickvga.curr4[4]
.sym 106030 brickvga.curr4[6]
.sym 106031 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106032 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106033 brickvga.curr0_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 106034 brickvga.curr4[7]
.sym 106035 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106036 brickvga.del_SB_LUT4_I3_3_O[3]
.sym 106038 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 106039 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106040 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 106041 brickvga.curr4[9]
.sym 106042 brickvga.lvl[2]
.sym 106043 brickvga.lvl_SB_DFFESR_Q_E_SB_DFFESS_E_Q[2]
.sym 106044 brickvga.lvl[1]
.sym 106045 brickvga.curr4_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106046 brickvga.curr4_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 106047 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 106048 right_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 106274 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106279 ballvga.bally[3]
.sym 106280 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 106283 ballvga.bally[4]
.sym 106284 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 106287 ballvga.bally[5]
.sym 106288 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 106291 ballvga.bally[6]
.sym 106292 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 106295 ballvga.bally[7]
.sym 106296 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 106299 ballvga.bally[8]
.sym 106300 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 106303 ballvga.bally[9]
.sym 106304 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 106306 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 106307 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106310 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 106311 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 106314 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 106315 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 106318 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 106319 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106322 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106323 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 106326 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 106327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106330 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 106331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106334 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 106335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106338 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 106339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106341 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[9]
.sym 106342 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I1[9]
.sym 106343 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[9]
.sym 106344 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 106345 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106346 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 106347 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 106348 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 106352 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 106353 col[6]
.sym 106354 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 106355 col[7]
.sym 106356 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 106357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 106358 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 106359 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106360 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 106361 col[4]
.sym 106362 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 106363 col[5]
.sym 106364 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 106367 ballvga.ballx[3]
.sym 106368 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 106370 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 106371 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106374 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[2]
.sym 106375 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106378 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 106379 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106382 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[4]
.sym 106383 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[5]
.sym 106387 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106390 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[6]
.sym 106391 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106394 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[7]
.sym 106395 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106398 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 106399 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106402 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 106403 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106408 $nextpnr_ICESTORM_LC_43$I3
.sym 106412 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 106416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 106417 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106418 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 106419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 106420 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 106424 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 106428 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 106432 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 106434 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106438 paddlevga.paddlex[2]
.sym 106439 $PACKER_VCC_NET
.sym 106440 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106442 paddlevga.paddlex[3]
.sym 106443 $PACKER_VCC_NET
.sym 106444 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 106446 paddlevga.paddlex[4]
.sym 106448 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 106450 paddlevga.paddlex[5]
.sym 106452 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 106454 paddlevga.paddlex[6]
.sym 106455 $PACKER_VCC_NET
.sym 106456 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 106458 paddlevga.paddlex[7]
.sym 106459 $PACKER_VCC_NET
.sym 106460 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 106462 paddlevga.paddlex[8]
.sym 106463 $PACKER_VCC_NET
.sym 106464 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 106466 paddlevga.paddlex[9]
.sym 106467 $PACKER_VCC_NET
.sym 106468 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 106470 paddlevga.paddlex[2]
.sym 106471 $PACKER_VCC_NET
.sym 106472 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 106475 lives_display_SB_LUT4_I2_O[2]
.sym 106476 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 106478 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 106479 start$SB_IO_IN
.sym 106480 lives_display_SB_LUT4_I2_O[2]
.sym 106491 start$SB_IO_IN
.sym 106492 lives_display_SB_LUT4_I2_O[2]
.sym 106498 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_DFFESS_E_Q[0]
.sym 106499 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106502 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[2]
.sym 106503 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 106506 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[3]
.sym 106507 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 106510 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[4]
.sym 106511 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106514 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[5]
.sym 106515 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 106518 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[6]
.sym 106519 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106522 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[7]
.sym 106523 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106526 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[8]
.sym 106527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106530 ballvga.ballx_SB_LUT4_O_I3_SB_CARRY_I1_2_CI[9]
.sym 106531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106536 $nextpnr_ICESTORM_LC_41$I3
.sym 106539 ball_display
.sym 106540 lives_display_SB_LUT4_I2_O[3]
.sym 106541 $PACKER_VCC_NET
.sym 106549 paddle_display_SB_LUT4_I3_O[0]
.sym 106550 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[1]
.sym 106551 paddle_display_SB_LUT4_I3_O[2]
.sym 106552 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I1_1_O[3]
.sym 106554 paddle_display_SB_LUT4_I3_O[0]
.sym 106555 frame_update
.sym 106556 paddle_display_SB_LUT4_I3_O[2]
.sym 106558 frame_update
.sym 106559 ball_display
.sym 106560 brick_display
.sym 106561 $PACKER_GND_NET
.sym 106570 ballvga.changex_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 106571 paddle_display_SB_LUT4_I3_O[0]
.sym 106572 paddle_display_SB_LUT4_I3_O[2]
.sym 106574 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 106575 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[1]
.sym 106576 right_SB_LUT4_I2_O[2]
.sym 106586 ball_display
.sym 106587 brick_display
.sym 106588 frame_update
.sym 106589 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 106590 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 106591 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106592 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 106594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106603 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106607 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106614 $PACKER_VCC_NET
.sym 106615 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106619 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106632 $nextpnr_ICESTORM_LC_127$I3
.sym 106650 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 106651 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 106652 frame_update
.sym 106654 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 106655 frame_update_SB_LUT4_I3_O[1]
.sym 106656 frame_update_SB_LUT4_I3_O[2]
.sym 106658 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106663 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106667 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106671 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106675 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106682 $PACKER_VCC_NET
.sym 106683 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106687 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106696 $nextpnr_ICESTORM_LC_140$I3
.sym 106698 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 106699 right_SB_LUT4_I2_O[3]
.sym 106700 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 106710 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 106711 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 106712 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 106715 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 106716 brickvga.curr1_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
.sym 106718 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 106719 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 106720 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 106722 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 106726 $PACKER_VCC_NET
.sym 106727 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106730 $PACKER_VCC_NET
.sym 106731 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106734 $PACKER_VCC_NET
.sym 106735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106738 $PACKER_VCC_NET
.sym 106739 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106743 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106746 $PACKER_VCC_NET
.sym 106747 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106751 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106755 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106759 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106761 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106762 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 106763 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I2[8]
.sym 106764 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_I1_I3[9]
.sym 106765 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 106766 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 106767 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 106768 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 106769 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 106770 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 106771 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 106772 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 106775 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 106776 del
.sym 106777 brickvga.curr1_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106778 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 106779 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 106780 brickvga.curr1_SB_DFF_Q_6_D_SB_LUT4_O_I1[3]
.sym 106781 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 106782 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 106783 brick_display
.sym 106784 ball_display
.sym 106786 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 106790 $PACKER_VCC_NET
.sym 106791 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106794 $PACKER_VCC_NET
.sym 106795 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106798 $PACKER_VCC_NET
.sym 106799 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106802 $PACKER_VCC_NET
.sym 106803 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106807 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106811 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106815 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106819 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106823 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106827 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 106828 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 106830 col[5]
.sym 106831 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106832 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 106834 del
.sym 106835 ball_display
.sym 106836 brick_display
.sym 106837 col[5]
.sym 106838 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106839 col[4]
.sym 106840 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106842 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[7]
.sym 106843 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[8]
.sym 106844 ballvga:39[1]
.sym 106846 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106847 col[4]
.sym 106848 col[5]
.sym 106850 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 106855 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106858 $PACKER_VCC_NET
.sym 106859 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106862 $PACKER_VCC_NET
.sym 106863 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106867 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106871 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106874 $PACKER_VCC_NET
.sym 106875 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106878 $PACKER_VCC_NET
.sym 106879 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106882 $PACKER_VCC_NET
.sym 106883 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106887 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106892 $nextpnr_ICESTORM_LC_51$I3
.sym 106894 brickvga.959.Y_B_SB_LUT4_O_I1[0]
.sym 106895 brickvga.959.Y_B_SB_LUT4_O_I1[1]
.sym 106896 brickvga.959.Y_B_SB_LUT4_O_I1[2]
.sym 106898 col[6]
.sym 106899 col[7]
.sym 106900 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 106906 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 106907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106908 col[5]
.sym 106914 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106919 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106922 $PACKER_VCC_NET
.sym 106923 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106926 $PACKER_VCC_NET
.sym 106927 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106931 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106934 $PACKER_VCC_NET
.sym 106935 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 106939 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 106942 $PACKER_VCC_NET
.sym 106943 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106947 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106952 $nextpnr_ICESTORM_LC_11$I3
.sym 107234 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 107238 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 107240 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 107242 ballvga.bally[3]
.sym 107243 $PACKER_VCC_NET
.sym 107244 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 107246 ballvga.bally[4]
.sym 107247 $PACKER_VCC_NET
.sym 107248 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 107250 ballvga.bally[5]
.sym 107251 $PACKER_VCC_NET
.sym 107252 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 107254 ballvga.bally[6]
.sym 107255 $PACKER_VCC_NET
.sym 107256 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 107258 ballvga.bally[7]
.sym 107259 $PACKER_VCC_NET
.sym 107260 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 107262 ballvga.bally[8]
.sym 107263 $PACKER_VCC_NET
.sym 107264 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 107266 ballvga.bally[9]
.sym 107267 $PACKER_VCC_NET
.sym 107268 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 107270 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107271 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107272 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107281 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107282 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 107283 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107284 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 107285 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107286 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 107287 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107288 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 107289 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107290 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 107291 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 107292 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 107293 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 107294 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 107295 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107296 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 107298 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[1]
.sym 107299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107302 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[2]
.sym 107303 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107306 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[3]
.sym 107307 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107310 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[4]
.sym 107311 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107314 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[5]
.sym 107315 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107318 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[6]
.sym 107319 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107322 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[7]
.sym 107323 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107326 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[8]
.sym 107327 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107330 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0[9]
.sym 107331 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107336 $nextpnr_ICESTORM_LC_35$I3
.sym 107345 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107346 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 107347 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107348 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 107357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 107358 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107359 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107360 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 107362 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107363 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 107366 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107370 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 107371 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107374 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107375 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107378 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107379 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107382 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107383 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107386 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107387 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107390 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107391 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107394 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107395 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107397 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I0[8]
.sym 107398 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1[9]
.sym 107399 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[6]
.sym 107400 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3[8]
.sym 107401 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107402 left_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 107403 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107404 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107405 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 107406 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107407 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107408 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 107409 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107410 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107411 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 107412 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 107413 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 107414 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 107415 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107416 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 107420 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 107424 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107425 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107426 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 107427 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 107428 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107431 ballvga:39[1]
.sym 107432 ballvga:39[0]
.sym 107433 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 107434 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107435 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 107436 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107444 ballvga:39[0]
.sym 107452 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 107479 ballvga:39[1]
.sym 107480 ballvga:39[0]
.sym 107481 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 107482 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 107483 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107484 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 107490 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 107494 $PACKER_VCC_NET
.sym 107495 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107498 $PACKER_VCC_NET
.sym 107499 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107502 $PACKER_VCC_NET
.sym 107503 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107506 $PACKER_VCC_NET
.sym 107507 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107511 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107515 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107518 $PACKER_VCC_NET
.sym 107519 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107523 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107527 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107532 $nextpnr_ICESTORM_LC_149$I3
.sym 107554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107567 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107570 $PACKER_VCC_NET
.sym 107571 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107574 $PACKER_VCC_NET
.sym 107575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107579 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107583 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107592 $nextpnr_ICESTORM_LC_154$I3
.sym 107618 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 107622 $PACKER_VCC_NET
.sym 107623 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107626 $PACKER_VCC_NET
.sym 107627 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 107630 $PACKER_VCC_NET
.sym 107631 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107634 $PACKER_VCC_NET
.sym 107635 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107638 $PACKER_VCC_NET
.sym 107639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107642 $PACKER_VCC_NET
.sym 107643 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107647 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107651 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107655 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107657 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 107658 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 107659 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 107660 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[3]
.sym 107661 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 107662 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 107663 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 107664 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 107682 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107686 $PACKER_VCC_NET
.sym 107687 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 107690 $PACKER_VCC_NET
.sym 107691 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 107694 $PACKER_VCC_NET
.sym 107695 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107698 $PACKER_VCC_NET
.sym 107699 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107702 $PACKER_VCC_NET
.sym 107703 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107707 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107711 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107715 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107720 $nextpnr_ICESTORM_LC_31$I3
.sym 107731 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107732 col[5]
.sym 107746 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107751 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107755 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107758 $PACKER_VCC_NET
.sym 107759 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107763 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107766 $PACKER_VCC_NET
.sym 107767 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107771 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107774 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 107775 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 107776 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 107778 col[6]
.sym 107779 col[7]
.sym 107780 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 107787 col[7]
.sym 107788 col[6]
.sym 107789 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107790 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 107791 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 107792 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 107794 col[5]
.sym 107795 col[4]
.sym 107796 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 107799 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 107800 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 107807 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 107808 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 107810 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 107815 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 107819 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 107822 $PACKER_VCC_NET
.sym 107823 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107827 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107830 $PACKER_VCC_NET
.sym 107831 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107834 $PACKER_VCC_NET
.sym 107835 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107838 $PACKER_VCC_NET
.sym 107839 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107843 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107848 $nextpnr_ICESTORM_LC_107$I3
.sym 107874 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 107879 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 107882 $PACKER_VCC_NET
.sym 107883 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107886 $PACKER_VCC_NET
.sym 107887 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 107890 $PACKER_VCC_NET
.sym 107891 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107895 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107899 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107903 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107905 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 107906 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 107907 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 107908 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 107913 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107914 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107915 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107916 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 107917 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107918 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107919 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107920 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 107934 frame_update_SB_LUT4_I3_O[1]
.sym 107935 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107936 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 107938 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107942 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107946 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 107947 $PACKER_VCC_NET
.sym 107950 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107951 $PACKER_VCC_NET
.sym 107954 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107955 $PACKER_VCC_NET
.sym 107958 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107964 $nextpnr_ICESTORM_LC_131$I3
.sym 108226 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108230 $PACKER_VCC_NET
.sym 108231 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108234 $PACKER_VCC_NET
.sym 108235 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 108238 $PACKER_VCC_NET
.sym 108239 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 108242 $PACKER_VCC_NET
.sym 108243 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108246 $PACKER_VCC_NET
.sym 108247 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 108250 $PACKER_VCC_NET
.sym 108251 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108254 $PACKER_VCC_NET
.sym 108255 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108258 $PACKER_VCC_NET
.sym 108259 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108268 $nextpnr_ICESTORM_LC_83$I3
.sym 108269 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 108270 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 108271 col[9]
.sym 108272 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[9]
.sym 108273 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 108274 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 108275 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 108276 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108277 col[8]
.sym 108278 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[8]
.sym 108279 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0[3]
.sym 108280 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108285 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108286 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 108287 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 108288 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108290 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108295 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108299 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108302 $PACKER_VCC_NET
.sym 108303 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108306 $PACKER_VCC_NET
.sym 108307 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108310 $PACKER_VCC_NET
.sym 108311 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108315 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108318 $PACKER_VCC_NET
.sym 108319 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108322 $PACKER_VCC_NET
.sym 108323 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108327 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108332 $nextpnr_ICESTORM_LC_22$I3
.sym 108354 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108358 $PACKER_VCC_NET
.sym 108359 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108362 $PACKER_VCC_NET
.sym 108363 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108366 $PACKER_VCC_NET
.sym 108367 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108370 $PACKER_VCC_NET
.sym 108371 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108375 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108378 $PACKER_VCC_NET
.sym 108379 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108383 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108386 $PACKER_VCC_NET
.sym 108387 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108391 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108396 $nextpnr_ICESTORM_LC_112$I3
.sym 108418 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108423 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108426 $PACKER_VCC_NET
.sym 108427 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108430 $PACKER_VCC_NET
.sym 108431 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108435 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108438 $PACKER_VCC_NET
.sym 108439 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108443 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108447 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108450 $PACKER_VCC_NET
.sym 108451 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108455 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108460 $nextpnr_ICESTORM_LC_33$I3
.sym 108482 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108487 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108491 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108495 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108499 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108503 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108506 $PACKER_VCC_NET
.sym 108507 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108511 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108514 $PACKER_VCC_NET
.sym 108515 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108519 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108524 $nextpnr_ICESTORM_LC_61$I3
.sym 108546 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108550 $PACKER_VCC_NET
.sym 108551 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108554 $PACKER_VCC_NET
.sym 108555 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108558 $PACKER_VCC_NET
.sym 108559 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108562 $PACKER_VCC_NET
.sym 108563 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108567 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108571 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108574 $PACKER_VCC_NET
.sym 108575 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108579 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108584 $nextpnr_ICESTORM_LC_7$I3
.sym 108610 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108615 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108618 $PACKER_VCC_NET
.sym 108619 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108623 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108626 $PACKER_VCC_NET
.sym 108627 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108631 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108634 $PACKER_VCC_NET
.sym 108635 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108639 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108642 $PACKER_VCC_NET
.sym 108643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108647 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108649 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108650 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108651 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108652 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 108653 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108654 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 108655 col[9]
.sym 108656 col[8]
.sym 108657 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108658 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 108659 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108660 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108665 col[5]
.sym 108666 col[7]
.sym 108667 col[6]
.sym 108668 col[4]
.sym 108671 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108672 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108685 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 108686 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 108687 ballvga:39[1]
.sym 108688 ballvga:39[0]
.sym 108698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108700 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108701 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108702 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108703 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 108704 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 108706 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108711 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108715 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108719 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108722 $PACKER_VCC_NET
.sym 108723 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108727 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108731 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108734 $PACKER_VCC_NET
.sym 108735 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108738 $PACKER_VCC_NET
.sym 108739 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108743 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108745 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 108746 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 108747 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 108748 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 108757 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108758 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 108759 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 108760 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 108762 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108763 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 108764 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 108770 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 108774 $PACKER_VCC_NET
.sym 108775 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108778 $PACKER_VCC_NET
.sym 108779 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 108783 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108786 $PACKER_VCC_NET
.sym 108787 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108791 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108794 $PACKER_VCC_NET
.sym 108795 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 108798 $PACKER_VCC_NET
.sym 108799 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 108802 $PACKER_VCC_NET
.sym 108803 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108807 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108809 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 108810 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 108811 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 108812 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 108818 brick_display
.sym 108819 lives_display
.sym 108820 ball_display
.sym 108826 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 108827 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 108828 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108834 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 108838 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 108839 $PACKER_VCC_NET
.sym 108842 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 108843 $PACKER_VCC_NET
.sym 108846 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108847 $PACKER_VCC_NET
.sym 108850 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 108851 $PACKER_VCC_NET
.sym 108854 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 108855 $PACKER_VCC_NET
.sym 108858 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 108864 $nextpnr_ICESTORM_LC_74$I3
.sym 108866 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108870 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108874 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 108875 $PACKER_VCC_NET
.sym 108878 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 108879 $PACKER_VCC_NET
.sym 108882 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 108886 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 108887 $PACKER_VCC_NET
.sym 108890 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 108891 $PACKER_VCC_NET
.sym 108894 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 108895 $PACKER_VCC_NET
.sym 108898 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 108901 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 108902 lives_display_SB_LUT4_I2_O[2]
.sym 108903 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 108904 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 109154 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109155 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109158 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109159 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109162 col[4]
.sym 109163 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[2]
.sym 109166 col[5]
.sym 109167 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[3]
.sym 109170 col[6]
.sym 109171 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[4]
.sym 109174 col[7]
.sym 109175 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[5]
.sym 109178 col[8]
.sym 109179 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[6]
.sym 109182 col[9]
.sym 109183 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[7]
.sym 109187 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[8]
.sym 109191 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[9]
.sym 109195 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109199 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109203 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109207 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109211 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109215 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109219 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109223 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1[10]
.sym 109228 $nextpnr_ICESTORM_LC_70$I3
.sym 109250 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109255 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109258 $PACKER_VCC_NET
.sym 109259 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 109262 $PACKER_VCC_NET
.sym 109263 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 109266 $PACKER_VCC_NET
.sym 109267 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109270 $PACKER_VCC_NET
.sym 109271 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109274 $PACKER_VCC_NET
.sym 109275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109282 $PACKER_VCC_NET
.sym 109283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109292 $nextpnr_ICESTORM_LC_117$I3
.sym 109314 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109318 $PACKER_VCC_NET
.sym 109319 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 109322 $PACKER_VCC_NET
.sym 109323 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 109327 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109330 $PACKER_VCC_NET
.sym 109331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109334 $PACKER_VCC_NET
.sym 109335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109339 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109342 $PACKER_VCC_NET
.sym 109343 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109347 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109349 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I0[9]
.sym 109350 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[9]
.sym 109351 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 109352 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_I3[8]
.sym 109378 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109383 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109386 $PACKER_VCC_NET
.sym 109387 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 109391 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109394 $PACKER_VCC_NET
.sym 109395 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109398 $PACKER_VCC_NET
.sym 109399 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109403 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109406 $PACKER_VCC_NET
.sym 109407 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109411 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109415 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109420 $nextpnr_ICESTORM_LC_136$I3
.sym 109429 col[4]
.sym 109430 col[5]
.sym 109431 col[6]
.sym 109432 col[7]
.sym 109442 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109447 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 109450 $PACKER_VCC_NET
.sym 109451 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 109454 $PACKER_VCC_NET
.sym 109455 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 109459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 109462 $PACKER_VCC_NET
.sym 109463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109470 $PACKER_VCC_NET
.sym 109471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109480 $nextpnr_ICESTORM_LC_65$I3
.sym 109488 col[5]
.sym 109492 col[4]
.sym 109496 col[7]
.sym 109500 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109504 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109506 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109510 $PACKER_VCC_NET
.sym 109511 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109515 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 109519 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109522 $PACKER_VCC_NET
.sym 109523 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109526 $PACKER_VCC_NET
.sym 109527 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109530 $PACKER_VCC_NET
.sym 109531 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109535 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109538 $PACKER_VCC_NET
.sym 109539 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109543 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109548 $nextpnr_ICESTORM_LC_18$I3
.sym 109552 col[6]
.sym 109556 col[9]
.sym 109560 col[8]
.sym 109564 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 109570 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109575 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109578 $PACKER_VCC_NET
.sym 109579 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 109582 $PACKER_VCC_NET
.sym 109583 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109586 $PACKER_VCC_NET
.sym 109587 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109590 $PACKER_VCC_NET
.sym 109591 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109594 $PACKER_VCC_NET
.sym 109595 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109599 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109602 $PACKER_VCC_NET
.sym 109603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109607 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109609 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109610 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 109611 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 109612 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 109615 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109616 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 109617 col[4]
.sym 109618 col[5]
.sym 109619 col[6]
.sym 109620 col[7]
.sym 109621 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109622 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109623 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 109624 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 109625 lives_display_SB_LUT4_I2_O[2]
.sym 109626 right_SB_LUT4_I2_O_SB_LUT4_I0_I2[0]
.sym 109627 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 109628 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 109629 col[7]
.sym 109630 col[5]
.sym 109631 col[6]
.sym 109632 col[4]
.sym 109642 col[8]
.sym 109643 col[9]
.sym 109644 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109655 col[9]
.sym 109656 col[8]
.sym 109662 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 109663 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 109664 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 109666 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 109670 $PACKER_VCC_NET
.sym 109671 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109675 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109678 $PACKER_VCC_NET
.sym 109679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109682 $PACKER_VCC_NET
.sym 109683 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109686 $PACKER_VCC_NET
.sym 109687 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109690 $PACKER_VCC_NET
.sym 109691 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109695 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109697 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109698 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109699 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109700 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109709 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 109710 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 109711 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109712 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 109719 col[9]
.sym 109720 col[8]
.sym 109727 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 109728 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 109751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109752 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109758 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109759 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109760 brickvga.del_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[2]
.sym 109761 col[5]
.sym 109762 col[4]
.sym 109763 col[6]
.sym 109764 col[7]
.sym 109765 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109766 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 109767 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109768 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 109773 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 109774 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 109775 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 109776 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 109787 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 109788 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 109790 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 109791 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 109792 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 109794 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109798 $PACKER_VCC_NET
.sym 109799 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109803 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109806 $PACKER_VCC_NET
.sym 109807 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109811 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109815 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109817 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109818 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 109819 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 109820 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 109822 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 109823 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 109824 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 109826 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 109831 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109835 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 109839 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109843 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109846 $PACKER_VCC_NET
.sym 109847 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 109850 $PACKER_VCC_NET
.sym 109851 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 109854 $PACKER_VCC_NET
.sym 109855 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 109858 $PACKER_VCC_NET
.sym 109859 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109863 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109865 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 109866 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 109867 valid1_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 109868 valid1_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 110114 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110118 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110120 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110122 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110123 $PACKER_VCC_NET
.sym 110124 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110126 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110128 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110130 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110131 $PACKER_VCC_NET
.sym 110132 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110134 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110135 $PACKER_VCC_NET
.sym 110136 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110138 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110140 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110142 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 110143 $PACKER_VCC_NET
.sym 110144 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 110146 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110147 $PACKER_VCC_NET
.sym 110148 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_3_CO_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 110152 $nextpnr_ICESTORM_LC_187$I3
.sym 110178 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110182 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110186 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110187 $PACKER_VCC_NET
.sym 110188 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 110190 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110191 $PACKER_VCC_NET
.sym 110192 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110194 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110195 $PACKER_VCC_NET
.sym 110196 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110198 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110200 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110202 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110204 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110206 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110207 $PACKER_VCC_NET
.sym 110208 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 110210 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 110212 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 110214 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110215 $PACKER_VCC_NET
.sym 110216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 110220 $nextpnr_ICESTORM_LC_124$I3
.sym 110242 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110247 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110251 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110254 $PACKER_VCC_NET
.sym 110255 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110258 $PACKER_VCC_NET
.sym 110259 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110262 $PACKER_VCC_NET
.sym 110263 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110267 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110272 $nextpnr_ICESTORM_LC_53$I3
.sym 110274 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 110278 $PACKER_VCC_NET
.sym 110279 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110283 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110287 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110290 $PACKER_VCC_NET
.sym 110291 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110295 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110298 $PACKER_VCC_NET
.sym 110299 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110302 $PACKER_VCC_NET
.sym 110303 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110307 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110311 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110316 $nextpnr_ICESTORM_LC_87$I3
.sym 110328 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110338 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 110343 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110347 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110350 $PACKER_VCC_NET
.sym 110351 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110355 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110359 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110362 $PACKER_VCC_NET
.sym 110363 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110366 $PACKER_VCC_NET
.sym 110367 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110371 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110375 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110378 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110379 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110380 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110385 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110386 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 110387 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 110388 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110402 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110407 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 110408 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110411 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110412 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 110415 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110416 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 110419 col[4]
.sym 110420 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 110423 col[5]
.sym 110424 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 110427 col[6]
.sym 110428 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 110431 col[7]
.sym 110432 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 110435 col[8]
.sym 110436 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 110439 col[9]
.sym 110440 ballvga.vga_col_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 110457 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110458 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 110459 col[9]
.sym 110460 col[8]
.sym 110466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110471 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110475 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110479 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110483 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110487 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110490 $PACKER_VCC_NET
.sym 110491 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110494 $PACKER_VCC_NET
.sym 110495 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110499 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110503 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[9]
.sym 110504 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 110513 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 110514 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110515 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110516 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 110519 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 110520 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110521 col[9]
.sym 110522 col[4]
.sym 110523 col[5]
.sym 110524 col[8]
.sym 110525 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 110526 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110527 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110528 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110530 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 110535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110539 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110542 $PACKER_VCC_NET
.sym 110543 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110547 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110550 $PACKER_VCC_NET
.sym 110551 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110554 $PACKER_VCC_NET
.sym 110555 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110559 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110562 $PACKER_VCC_NET
.sym 110563 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110567 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110572 $nextpnr_ICESTORM_LC_163$I3
.sym 110573 col[9]
.sym 110574 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 110575 col[8]
.sym 110576 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110579 col[6]
.sym 110580 col[7]
.sym 110585 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 110586 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 110587 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 110588 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110594 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110598 $PACKER_VCC_NET
.sym 110599 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110602 $PACKER_VCC_NET
.sym 110603 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110607 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110610 $PACKER_VCC_NET
.sym 110611 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110614 $PACKER_VCC_NET
.sym 110615 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110618 $PACKER_VCC_NET
.sym 110619 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110622 $PACKER_VCC_NET
.sym 110623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110629 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110630 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110631 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110632 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110633 col[4]
.sym 110634 col[5]
.sym 110635 col[6]
.sym 110636 col[7]
.sym 110647 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110648 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 110690 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 110694 $PACKER_VCC_NET
.sym 110695 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 110698 $PACKER_VCC_NET
.sym 110699 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110703 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110707 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110710 $PACKER_VCC_NET
.sym 110711 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 110715 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110719 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110724 $nextpnr_ICESTORM_LC_85$I3
.sym 110727 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110728 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110734 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110735 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 110736 col[5]
.sym 110737 col[4]
.sym 110738 col[6]
.sym 110739 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110740 col[7]
.sym 110742 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110743 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110744 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 110747 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110748 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110749 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110750 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110751 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110752 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110754 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110758 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110759 $PACKER_VCC_NET
.sym 110762 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110763 $PACKER_VCC_NET
.sym 110766 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110767 $PACKER_VCC_NET
.sym 110770 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110771 $PACKER_VCC_NET
.sym 110774 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110778 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110779 $PACKER_VCC_NET
.sym 110782 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110783 $PACKER_VCC_NET
.sym 110786 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 110787 $PACKER_VCC_NET
.sym 110790 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110795 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 110796 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 110801 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110802 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 110803 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 110804 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 110809 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110810 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110811 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110812 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110818 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110822 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 110823 $PACKER_VCC_NET
.sym 110826 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110832 $nextpnr_ICESTORM_LC_28$I3
.sym 111106 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111111 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111115 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 111118 $PACKER_VCC_NET
.sym 111119 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 111123 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111126 $PACKER_VCC_NET
.sym 111127 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111130 $PACKER_VCC_NET
.sym 111131 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111138 $PACKER_VCC_NET
.sym 111139 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111143 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111148 $nextpnr_ICESTORM_LC_96$I3
.sym 111170 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111171 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111174 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 111175 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[1]
.sym 111178 col[4]
.sym 111179 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[2]
.sym 111182 col[5]
.sym 111183 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[3]
.sym 111186 col[6]
.sym 111187 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[4]
.sym 111190 col[7]
.sym 111191 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[5]
.sym 111194 col[8]
.sym 111195 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[6]
.sym 111198 col[9]
.sym 111199 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[7]
.sym 111203 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[8]
.sym 111207 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[9]
.sym 111211 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111215 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111219 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111223 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111227 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_I1[10]
.sym 111244 $nextpnr_ICESTORM_LC_143$I3
.sym 111266 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 111271 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111274 $PACKER_VCC_NET
.sym 111275 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 111278 $PACKER_VCC_NET
.sym 111279 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111282 $PACKER_VCC_NET
.sym 111283 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111287 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111290 $PACKER_VCC_NET
.sym 111291 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111294 $PACKER_VCC_NET
.sym 111295 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111299 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111303 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111305 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 111306 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 111307 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[9]
.sym 111308 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 111321 lives_display_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 111330 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111334 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 111335 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111338 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111339 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111342 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 111343 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 111346 col[4]
.sym 111347 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111350 col[5]
.sym 111351 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 111354 col[6]
.sym 111355 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 111358 col[7]
.sym 111359 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 111362 col[8]
.sym 111363 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 111366 col[9]
.sym 111367 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 111371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 111375 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111379 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111383 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111387 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[11]
.sym 111412 $nextpnr_ICESTORM_LC_68$I3
.sym 111414 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111415 right_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111416 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 111423 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111424 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 111426 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111431 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111435 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 111439 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 111442 $PACKER_VCC_NET
.sym 111443 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111446 $PACKER_VCC_NET
.sym 111447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111450 $PACKER_VCC_NET
.sym 111451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111454 $PACKER_VCC_NET
.sym 111455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111465 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 111466 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[1]
.sym 111467 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[2]
.sym 111468 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[3]
.sym 111473 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111474 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111475 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111476 frame_update_SB_LUT4_I3_O[1]
.sym 111487 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111488 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111494 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111499 $PACKER_VCC_NET
.sym 111502 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111503 $PACKER_VCC_NET
.sym 111506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111507 $PACKER_VCC_NET
.sym 111510 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111511 $PACKER_VCC_NET
.sym 111514 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111515 $PACKER_VCC_NET
.sym 111518 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 111519 $PACKER_VCC_NET
.sym 111522 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 111523 $PACKER_VCC_NET
.sym 111526 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 111529 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 111530 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 111531 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 111532 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 111538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 111539 right_SB_LUT4_I2_O[3]
.sym 111540 right_SB_LUT4_I2_O[1]
.sym 111554 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111559 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 111563 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111567 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111570 $PACKER_VCC_NET
.sym 111571 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111574 $PACKER_VCC_NET
.sym 111575 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111578 $PACKER_VCC_NET
.sym 111579 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111583 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111587 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111589 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 111590 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111591 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111592 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 111595 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111596 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111597 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 111598 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111599 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111600 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 111603 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 111604 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 111607 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111608 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111611 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111612 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111613 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I0[0]
.sym 111614 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 111615 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111616 right_SB_LUT4_I2_O[1]
.sym 111618 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 111623 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111626 $PACKER_VCC_NET
.sym 111627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111638 $PACKER_VCC_NET
.sym 111639 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111646 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 111647 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 111648 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 111650 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 111654 $PACKER_VCC_NET
.sym 111655 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 111658 $PACKER_VCC_NET
.sym 111659 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111663 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111666 $PACKER_VCC_NET
.sym 111667 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111670 $PACKER_VCC_NET
.sym 111671 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111674 $PACKER_VCC_NET
.sym 111675 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111679 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111681 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 111682 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 111683 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 111684 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 111686 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 111687 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 111688 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[2]
.sym 111689 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 111690 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111691 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111692 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 111693 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 111694 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 111695 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 111696 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 111697 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111698 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 111699 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111700 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 111701 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111702 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1[1]
.sym 111703 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 111704 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111705 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111706 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 111707 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111708 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 111709 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 111710 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 111711 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 111712 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 111714 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111718 $PACKER_VCC_NET
.sym 111719 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 111720 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111722 $PACKER_VCC_NET
.sym 111723 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 111726 $PACKER_VCC_NET
.sym 111727 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111730 $PACKER_VCC_NET
.sym 111731 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 111735 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 111738 $PACKER_VCC_NET
.sym 111740 $nextpnr_ICESTORM_LC_138$I3
.sym 111742 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 111743 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 111744 $nextpnr_ICESTORM_LC_138$COUT
.sym 111746 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111750 $PACKER_VCC_NET
.sym 111751 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 111754 $PACKER_VCC_NET
.sym 111755 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 111759 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111763 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111766 $PACKER_VCC_NET
.sym 111767 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111770 $PACKER_VCC_NET
.sym 111771 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 111775 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 111779 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 111784 $nextpnr_ICESTORM_LC_165$I3
.sym 111787 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 111788 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 111789 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 111790 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 111791 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 111792 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 111795 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111796 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111799 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 111800 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 111803 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 111804 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 111807 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 111808 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 112048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[7]
.sym 112060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[5]
.sym 112066 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112070 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 112071 $PACKER_VCC_NET
.sym 112074 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 112075 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112078 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 112079 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112082 col[4]
.sym 112083 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 112086 col[5]
.sym 112087 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 112090 col[6]
.sym 112091 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 112094 col[7]
.sym 112095 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 112098 col[8]
.sym 112099 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 112102 col[9]
.sym 112103 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[9]
.sym 112107 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 112111 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[11]
.sym 112115 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112119 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112123 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112127 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112135 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112139 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112143 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[12]
.sym 112146 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 112147 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 112148 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 112154 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112156 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112185 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]
.sym 112186 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 112187 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 112188 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 112194 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 112198 $PACKER_VCC_NET
.sym 112199 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 112203 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 112207 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112210 $PACKER_VCC_NET
.sym 112211 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112214 $PACKER_VCC_NET
.sym 112215 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112218 $PACKER_VCC_NET
.sym 112219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112222 $PACKER_VCC_NET
.sym 112223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112230 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 112231 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[6]
.sym 112232 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[8]
.sym 112258 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 112263 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112267 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112270 $PACKER_VCC_NET
.sym 112271 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112274 $PACKER_VCC_NET
.sym 112275 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112278 $PACKER_VCC_NET
.sym 112279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112288 $nextpnr_ICESTORM_LC_72$I3
.sym 112304 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112318 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112320 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112322 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112326 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112330 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112331 $PACKER_VCC_NET
.sym 112332 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 112334 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112336 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 112338 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112339 $PACKER_VCC_NET
.sym 112340 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 112342 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112343 $PACKER_VCC_NET
.sym 112344 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 112346 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112347 $PACKER_VCC_NET
.sym 112348 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 112352 $nextpnr_ICESTORM_LC_5$I3
.sym 112357 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112358 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112359 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112360 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112371 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 112372 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112386 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112390 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 112391 $PACKER_VCC_NET
.sym 112394 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 112395 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112398 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 112399 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112402 col[4]
.sym 112403 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112406 col[5]
.sym 112407 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112410 col[6]
.sym 112411 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112414 col[7]
.sym 112415 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112418 col[8]
.sym 112419 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112422 col[9]
.sym 112423 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112427 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112431 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112435 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112439 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112443 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112447 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112468 $nextpnr_ICESTORM_LC_76$I3
.sym 112472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 112476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 112480 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 112482 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112486 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112490 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112491 $PACKER_VCC_NET
.sym 112492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112494 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112495 $PACKER_VCC_NET
.sym 112496 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112502 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112503 $PACKER_VCC_NET
.sym 112504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112506 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112508 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112510 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112511 $PACKER_VCC_NET
.sym 112512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 112514 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 112518 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112519 $PACKER_VCC_NET
.sym 112520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 112522 $PACKER_VCC_NET
.sym 112524 $nextpnr_ICESTORM_LC_156$I3
.sym 112526 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 112527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 112528 $nextpnr_ICESTORM_LC_156$COUT
.sym 112530 col[7]
.sym 112531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 112532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 112533 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112534 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 112535 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 112538 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112539 col[6]
.sym 112540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 112541 col[9]
.sym 112542 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 112543 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112546 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 112549 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112550 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112551 col[5]
.sym 112552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 112557 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112558 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112559 col[9]
.sym 112560 col[7]
.sym 112561 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 112562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112564 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 112565 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112566 col[8]
.sym 112567 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 112568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 112573 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112574 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112575 col[4]
.sym 112576 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112580 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 112586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 112587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112588 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112601 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 112602 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 112603 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 112604 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 112610 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 112614 $PACKER_VCC_NET
.sym 112615 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 112618 $PACKER_VCC_NET
.sym 112619 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 112622 $PACKER_VCC_NET
.sym 112623 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112626 $PACKER_VCC_NET
.sym 112627 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 112631 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 112634 $PACKER_VCC_NET
.sym 112635 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 112638 $PACKER_VCC_NET
.sym 112639 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 112643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 112646 $PACKER_VCC_NET
.sym 112648 $nextpnr_ICESTORM_LC_63$I3
.sym 112649 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 112650 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112651 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112652 $nextpnr_ICESTORM_LC_63$COUT
.sym 112657 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 112658 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 112659 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112660 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 112661 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112662 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 112663 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 112664 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 112675 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 112676 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 112677 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112678 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 112679 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 112680 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 112683 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 112684 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 112686 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 112687 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 112688 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 112695 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 112696 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 112697 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 112698 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112699 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 112700 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 112702 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112703 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 112704 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 112705 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 112706 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[1]
.sym 112707 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112708 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 112709 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 112710 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 112711 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112712 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112713 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112714 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 112715 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 112716 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 112718 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 112719 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112720 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112721 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112722 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 112723 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 112724 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 112725 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[0]
.sym 112726 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[1]
.sym 112727 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112728 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 112729 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112730 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 112731 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[8]
.sym 112732 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 112735 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112736 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112737 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 112738 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 112739 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112740 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112741 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 112742 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 112743 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 112744 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 112745 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112746 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 112747 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 112748 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 112751 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 112752 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112755 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112756 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112757 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112758 startdisplay_SB_DFFESS_Q_5_S_SB_LUT4_I0_O[1]
.sym 112759 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0[3]
.sym 112760 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1[0]
.sym 112762 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112763 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 112764 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112766 startdisplay_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I2[8]
.sym 112767 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 112768 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 112773 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 112774 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 112775 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.sym 112776 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 112777 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 112778 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112779 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 112780 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 112781 startdisplay_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 112782 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112783 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[2]
.sym 112784 startdisplay_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 112787 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 112788 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 112798 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
.sym 112799 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
.sym 112800 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
.sym 113004 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[6]
.sym 113026 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113030 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113034 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 113035 $PACKER_VCC_NET
.sym 113036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113038 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113039 $PACKER_VCC_NET
.sym 113040 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113042 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113043 $PACKER_VCC_NET
.sym 113044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 113046 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113047 $PACKER_VCC_NET
.sym 113048 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 113050 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113052 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 113054 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 113055 $PACKER_VCC_NET
.sym 113056 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113058 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 113059 $PACKER_VCC_NET
.sym 113060 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 113062 $PACKER_VCC_NET
.sym 113064 $nextpnr_ICESTORM_LC_47$I3
.sym 113066 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[10]
.sym 113067 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[11]
.sym 113068 $nextpnr_ICESTORM_LC_47$COUT
.sym 113072 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[4]
.sym 113076 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[8]
.sym 113080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[11]
.sym 113084 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[9]
.sym 113088 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[10]
.sym 113094 $PACKER_VCC_NET
.sym 113095 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 113096 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113122 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 113123 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113126 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 113127 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[1]
.sym 113130 col[4]
.sym 113131 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[2]
.sym 113134 col[5]
.sym 113135 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[3]
.sym 113138 col[6]
.sym 113139 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[4]
.sym 113142 col[7]
.sym 113143 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[5]
.sym 113146 col[8]
.sym 113147 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[6]
.sym 113150 col[9]
.sym 113151 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[7]
.sym 113155 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[8]
.sym 113159 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_1_O[9]
.sym 113163 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113167 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113171 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113175 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113179 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113183 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113187 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113191 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[10]
.sym 113194 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 113195 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 113196 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[17]
.sym 113203 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113204 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113209 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113250 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113255 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113259 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113262 $PACKER_VCC_NET
.sym 113263 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113266 $PACKER_VCC_NET
.sym 113267 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113271 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_I1_SB_LUT4_I2_O[0]
.sym 113272 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
.sym 113282 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113287 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113291 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113292 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113295 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 113296 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 113299 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113300 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 113303 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113304 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 113307 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113308 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 113311 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113312 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 113315 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 113316 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 113319 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 113320 ballvga.vga_row_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 113327 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113328 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 113332 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113347 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113348 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113352 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 113354 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113355 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113356 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113364 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113378 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113382 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 113383 $PACKER_VCC_NET
.sym 113386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 113387 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113390 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 113391 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[3]
.sym 113394 col[4]
.sym 113395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[4]
.sym 113398 col[5]
.sym 113399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[5]
.sym 113402 col[6]
.sym 113403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[6]
.sym 113406 col[7]
.sym 113407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 113410 col[8]
.sym 113411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[8]
.sym 113414 col[9]
.sym 113415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[9]
.sym 113419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[10]
.sym 113423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[11]
.sym 113427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[12]
.sym 113458 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 113459 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[19]
.sym 113460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 113461 col[4]
.sym 113462 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113463 col[5]
.sym 113464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 113481 col[8]
.sym 113482 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113483 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 113484 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 113485 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113486 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113489 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113490 col[8]
.sym 113491 col[6]
.sym 113492 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 113506 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 113510 $PACKER_VCC_NET
.sym 113511 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 113515 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 113518 $PACKER_VCC_NET
.sym 113519 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113522 $PACKER_VCC_NET
.sym 113523 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113526 $PACKER_VCC_NET
.sym 113527 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113530 $PACKER_VCC_NET
.sym 113531 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113535 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113539 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113542 $PACKER_VCC_NET
.sym 113544 $nextpnr_ICESTORM_LC_105$I3
.sym 113547 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113548 $nextpnr_ICESTORM_LC_105$COUT
.sym 113570 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 113574 $PACKER_VCC_NET
.sym 113575 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 113578 $PACKER_VCC_NET
.sym 113579 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 113582 $PACKER_VCC_NET
.sym 113583 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113587 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113591 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113595 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113598 $PACKER_VCC_NET
.sym 113599 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113603 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113606 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1[0]
.sym 113607 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 113608 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1[2]
.sym 113611 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113612 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 113626 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113628 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 113629 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[18]
.sym 113630 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 113631 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 113632 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 113634 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 113638 $PACKER_VCC_NET
.sym 113639 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 113643 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113647 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 113651 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 113653 startdisplay_SB_DFFESS_Q_5_S[0]
.sym 113654 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 113655 startdisplay_SB_DFFESS_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113656 startdisplay_SB_DFFESS_Q_5_S[3]
.sym 113666 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113671 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 113675 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 113679 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 113684 $nextpnr_ICESTORM_LC_172$I3
.sym 113708 valid1
.sym 113725 lives_display_SB_LUT4_I2_O[0]
.sym 113726 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 113727 lives_display_SB_LUT4_I2_O[2]
.sym 113728 lives_display_SB_LUT4_I2_O[3]
.sym 113742 lives_display_SB_LUT4_I2_O[2]
.sym 113743 startdisplay[3]
.sym 113744 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 113758 lives_display_SB_LUT4_I2_O[2]
.sym 113759 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[1]
.sym 113760 rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[2]
.sym 114013 col[6]
.sym 114014 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[6]
.sym 114015 col[7]
.sym 114016 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[7]
.sym 114022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114024 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114029 col[9]
.sym 114030 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[9]
.sym 114031 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[4]
.sym 114032 col[4]
.sym 114033 col[5]
.sym 114034 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[5]
.sym 114035 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 114036 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 114043 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 114044 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 114045 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114046 col[8]
.sym 114047 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[8]
.sym 114048 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114082 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114086 $PACKER_VCC_NET
.sym 114087 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 114088 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114091 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 114092 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[2]
.sym 114095 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 114096 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[3]
.sym 114099 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114100 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[4]
.sym 114102 $PACKER_VCC_NET
.sym 114103 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114104 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[5]
.sym 114107 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114108 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[6]
.sym 114111 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114112 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[7]
.sym 114114 $PACKER_VCC_NET
.sym 114115 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114116 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[8]
.sym 114119 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114120 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_1_CO[9]
.sym 114124 $nextpnr_ICESTORM_LC_185$I3
.sym 114131 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 114132 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 114133 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 114134 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 114135 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 114136 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 114140 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114141 col[9]
.sym 114142 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 114143 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 114144 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114146 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114150 $PACKER_VCC_NET
.sym 114151 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 114154 $PACKER_VCC_NET
.sym 114155 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 114158 $PACKER_VCC_NET
.sym 114159 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 114162 $PACKER_VCC_NET
.sym 114163 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114167 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114170 $PACKER_VCC_NET
.sym 114171 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114175 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114178 $PACKER_VCC_NET
.sym 114179 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114183 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114188 $nextpnr_ICESTORM_LC_92$I3
.sym 114208 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114210 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114211 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114214 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114215 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114218 col[4]
.sym 114219 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114222 col[5]
.sym 114223 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 114226 col[6]
.sym 114227 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114230 col[7]
.sym 114231 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 114234 col[8]
.sym 114235 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 114238 col[9]
.sym 114239 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 114243 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 114247 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 114251 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114255 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114259 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114263 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114267 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114271 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114275 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114279 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 114282 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 114283 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I2[17]
.sym 114284 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3[17]
.sym 114288 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114292 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 114296 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 114300 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 114304 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 114306 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 114310 $PACKER_VCC_NET
.sym 114311 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 114315 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114319 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114323 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114326 $PACKER_VCC_NET
.sym 114327 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114330 $PACKER_VCC_NET
.sym 114331 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114335 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114338 $PACKER_VCC_NET
.sym 114340 $nextpnr_ICESTORM_LC_45$I3
.sym 114341 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 114342 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 114343 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 114344 $nextpnr_ICESTORM_LC_45$COUT
.sym 114362 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114364 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114368 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 114370 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 114374 $PACKER_VCC_NET
.sym 114375 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 114379 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 114383 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114386 $PACKER_VCC_NET
.sym 114387 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114391 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114394 $PACKER_VCC_NET
.sym 114395 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114399 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114403 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114408 $nextpnr_ICESTORM_LC_133$I3
.sym 114434 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 114439 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 114443 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 114446 $PACKER_VCC_NET
.sym 114447 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114451 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114455 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 114458 $PACKER_VCC_NET
.sym 114459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 114463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 114467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 114470 $PACKER_VCC_NET
.sym 114472 $nextpnr_ICESTORM_LC_151$I3
.sym 114475 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 114476 $nextpnr_ICESTORM_LC_151$COUT
.sym 114488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 114489 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 114490 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 114491 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 114492 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[2]
.sym 114498 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114502 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114506 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114508 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 114510 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 114511 $PACKER_VCC_NET
.sym 114512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114514 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114515 $PACKER_VCC_NET
.sym 114516 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 114518 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 114520 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 114522 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 114524 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 114526 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 114527 $PACKER_VCC_NET
.sym 114528 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114530 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 114531 $PACKER_VCC_NET
.sym 114532 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 114534 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 114535 $PACKER_VCC_NET
.sym 114536 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 114540 $nextpnr_ICESTORM_LC_178$I3
.sym 114544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 114548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 114549 col[8]
.sym 114550 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 114551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114553 col[4]
.sym 114554 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 114555 col[6]
.sym 114556 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 114560 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 114562 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 114563 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 114564 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 114568 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 114569 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 114570 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 114571 col[9]
.sym 114572 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 114577 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114578 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 114579 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 114580 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 114582 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114583 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114584 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 114585 col[5]
.sym 114586 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 114587 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 114588 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114591 col[7]
.sym 114592 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 114594 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114598 $PACKER_VCC_NET
.sym 114599 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114603 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 114607 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114611 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114616 $nextpnr_ICESTORM_LC_142$I3
.sym 114626 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114631 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114634 $PACKER_VCC_NET
.sym 114635 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 114639 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 114643 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 114646 $PACKER_VCC_NET
.sym 114648 $nextpnr_ICESTORM_LC_170$I3
.sym 114649 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114650 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 114651 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 114652 $nextpnr_ICESTORM_LC_170$COUT
.sym 114655 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I3[4]
.sym 114656 brick_display
.sym 114658 lives_display_SB_LUT4_I2_O[2]
.sym 114659 startdisplay[5]
.sym 114660 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 114661 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 114662 brick_display
.sym 114663 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 114664 lives_display_SB_LUT4_I2_O[2]
.sym 114669 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 114670 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114671 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114672 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 114674 lives_display_SB_LUT4_I2_O[2]
.sym 114675 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 114676 rgb_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 114677 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 114678 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 114679 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114680 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 114681 lives_display_SB_LUT4_I2_O[0]
.sym 114682 lives_display_SB_LUT4_I2_O[1]
.sym 114683 lives_display_SB_LUT4_I2_O[2]
.sym 114684 lives_display_SB_LUT4_I2_O[3]
.sym 114687 lives_display_SB_LUT4_I2_O[3]
.sym 114688 lives_display_SB_LUT4_I2_O[0]
.sym 114690 lives_display_SB_LUT4_I2_O[2]
.sym 114691 startdisplay[1]
.sym 114692 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 114710 lives_display_SB_LUT4_I2_O[2]
.sym 114711 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[1]
.sym 114712 rgb_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[2]
.sym 115010 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115014 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 115015 $PACKER_VCC_NET
.sym 115018 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 115022 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 115026 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115030 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 115034 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 115035 $PACKER_VCC_NET
.sym 115038 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 115044 $nextpnr_ICESTORM_LC_1$I3
.sym 115068 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[3]
.sym 115076 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 115077 col[8]
.sym 115078 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 115079 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 115080 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 115084 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 115085 col[4]
.sym 115086 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 115087 col[6]
.sym 115088 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 115092 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[6]
.sym 115096 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[4]
.sym 115100 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 115101 col[5]
.sym 115102 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[5]
.sym 115103 col[7]
.sym 115104 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[7]
.sym 115106 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115110 $PACKER_VCC_NET
.sym 115111 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 115115 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 115116 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[2]
.sym 115119 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 115120 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[3]
.sym 115122 $PACKER_VCC_NET
.sym 115123 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 115124 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[4]
.sym 115126 $PACKER_VCC_NET
.sym 115127 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115128 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[5]
.sym 115131 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115132 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[6]
.sym 115135 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115136 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[7]
.sym 115138 $PACKER_VCC_NET
.sym 115139 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115140 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[8]
.sym 115143 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115144 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[9]
.sym 115146 $PACKER_VCC_NET
.sym 115148 $nextpnr_ICESTORM_LC_145$I3
.sym 115150 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 115151 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 115152 $nextpnr_ICESTORM_LC_145$COUT
.sym 115160 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[11]
.sym 115168 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[9]
.sym 115202 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 115206 $PACKER_VCC_NET
.sym 115207 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115210 $PACKER_VCC_NET
.sym 115211 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115212 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 115214 $PACKER_VCC_NET
.sym 115215 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115216 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 115218 $PACKER_VCC_NET
.sym 115219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115220 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 115223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115224 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 115228 $nextpnr_ICESTORM_LC_79$I3
.sym 115234 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115238 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 115242 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115243 $PACKER_VCC_NET
.sym 115246 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 115247 $PACKER_VCC_NET
.sym 115250 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 115254 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 115255 $PACKER_VCC_NET
.sym 115258 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115259 $PACKER_VCC_NET
.sym 115262 paddle_display_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 115266 paddle_display_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 115267 $PACKER_VCC_NET
.sym 115270 right_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 115273 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115274 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115275 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115276 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 115279 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 115280 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115298 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 115299 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115302 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115303 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[1]
.sym 115306 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115307 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[2]
.sym 115310 col[4]
.sym 115311 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[3]
.sym 115314 col[5]
.sym 115315 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[4]
.sym 115318 col[6]
.sym 115319 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[5]
.sym 115322 col[7]
.sym 115323 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[6]
.sym 115326 col[8]
.sym 115327 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[7]
.sym 115330 col[9]
.sym 115331 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[8]
.sym 115335 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_2_O[9]
.sym 115339 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115343 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115347 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115351 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115355 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115359 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115363 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115367 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115371 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[10]
.sym 115376 $nextpnr_ICESTORM_LC_152$I3
.sym 115394 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 115399 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 115403 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 115407 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115410 $PACKER_VCC_NET
.sym 115411 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 115414 $PACKER_VCC_NET
.sym 115415 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 115419 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 115423 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 115426 $PACKER_VCC_NET
.sym 115428 $nextpnr_ICESTORM_LC_13$I3
.sym 115430 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 115431 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[1]
.sym 115432 $nextpnr_ICESTORM_LC_13$COUT
.sym 115448 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 115452 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 115456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 115458 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 115462 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 115463 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 115466 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115467 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 115470 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115471 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 115474 col[4]
.sym 115475 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[4]
.sym 115478 col[5]
.sym 115479 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[5]
.sym 115482 col[6]
.sym 115483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[6]
.sym 115486 col[7]
.sym 115487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[7]
.sym 115490 col[8]
.sym 115491 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[8]
.sym 115494 col[9]
.sym 115495 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[9]
.sym 115499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[10]
.sym 115503 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115507 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115511 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115515 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115519 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115523 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115527 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115531 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115535 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 115539 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[19]
.sym 115540 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[19]
.sym 115541 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 115542 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 115543 col[4]
.sym 115544 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 115548 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 115549 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 115550 col[6]
.sym 115551 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 115552 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115586 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115591 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115595 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 115599 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 115603 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 115608 $nextpnr_ICESTORM_LC_176$I3
.sym 115618 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 115623 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 115627 valid1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 115630 $PACKER_VCC_NET
.sym 115632 $nextpnr_ICESTORM_LC_174$I3
.sym 115634 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 115635 lives_display_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[4]
.sym 115636 $nextpnr_ICESTORM_LC_174$COUT
.sym 116034 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 116038 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 116039 $PACKER_VCC_NET
.sym 116042 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 116043 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116046 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 116047 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[3]
.sym 116050 col[4]
.sym 116051 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[4]
.sym 116054 col[5]
.sym 116055 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[5]
.sym 116058 col[6]
.sym 116059 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[6]
.sym 116062 col[7]
.sym 116063 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[7]
.sym 116066 col[8]
.sym 116067 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[8]
.sym 116070 col[9]
.sym 116071 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[9]
.sym 116075 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[10]
.sym 116079 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_I1_4_CO_SB_CARRY_CO_I1[11]
.sym 116083 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116087 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116091 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116095 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116099 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116103 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116107 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116111 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_CO[10]
.sym 116116 $nextpnr_ICESTORM_LC_55$I3
.sym 116120 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_LUT4_I3_O[10]
.sym 116130 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 116134 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 116138 col[4]
.sym 116139 $PACKER_VCC_NET
.sym 116142 col[5]
.sym 116143 $PACKER_VCC_NET
.sym 116146 col[6]
.sym 116147 $PACKER_VCC_NET
.sym 116150 col[7]
.sym 116151 $PACKER_VCC_NET
.sym 116154 col[8]
.sym 116155 $PACKER_VCC_NET
.sym 116158 col[9]
.sym 116164 $nextpnr_ICESTORM_LC_81$I3
.sym 116194 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116199 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 116203 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 116206 $PACKER_VCC_NET
.sym 116207 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 116211 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 116215 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116218 $PACKER_VCC_NET
.sym 116219 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 116222 $PACKER_VCC_NET
.sym 116223 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116227 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116231 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116236 $nextpnr_ICESTORM_LC_24$I3
.sym 116258 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116263 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 116267 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 116268 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[2]
.sym 116270 $PACKER_VCC_NET
.sym 116271 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 116272 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[3]
.sym 116274 $PACKER_VCC_NET
.sym 116275 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 116276 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[4]
.sym 116278 $PACKER_VCC_NET
.sym 116279 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116280 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[5]
.sym 116283 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 116284 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[6]
.sym 116286 $PACKER_VCC_NET
.sym 116287 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116288 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[7]
.sym 116290 $PACKER_VCC_NET
.sym 116291 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116292 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[8]
.sym 116295 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116296 ballvga.vga_row_SB_DFFESR_Q_9_D_SB_CARRY_CI_2_CO[9]
.sym 116300 $nextpnr_ICESTORM_LC_147$I3
.sym 116354 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[0]
.sym 116358 $PACKER_VCC_NET
.sym 116359 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 116362 $PACKER_VCC_NET
.sym 116363 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 116367 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116371 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 116374 $PACKER_VCC_NET
.sym 116375 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116379 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116383 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116388 $nextpnr_ICESTORM_LC_3$I3
.sym 116420 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 116424 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 116428 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 116436 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[5]
.sym 116441 col[5]
.sym 116442 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[4]
.sym 116443 col[8]
.sym 116444 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[7]
.sym 116450 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 116455 startdisplay_SB_DFFESS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 116456 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 116459 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116460 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 116462 $PACKER_VCC_NET
.sym 116463 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 116464 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 116466 $PACKER_VCC_NET
.sym 116467 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 116468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 116470 $PACKER_VCC_NET
.sym 116471 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 116472 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 116475 HSYNC1_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 116476 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 116478 $PACKER_VCC_NET
.sym 116480 $nextpnr_ICESTORM_LC_183$I3
.sym 116482 ball_display_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 116483 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 116484 $nextpnr_ICESTORM_LC_183$COUT
.sym 116486 col[7]
.sym 116487 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[6]
.sym 116488 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 116495 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116496 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 116498 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 116499 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 116500 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 116504 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[9]
.sym 116511 col[9]
.sym 116512 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 117378 brick_display_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 117379 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117382 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 117383 lives_display_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 117386 VSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 117387 HSYNC1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117390 col[4]
.sym 117391 right_SB_LUT4_I2_O_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
.sym 117394 col[5]
.sym 117395 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 117398 col[6]
.sym 117399 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 117402 col[7]
.sym 117403 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 117406 col[8]
.sym 117407 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 117410 col[9]
.sym 117411 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 117415 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 117419 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117423 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117427 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117431 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117435 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117439 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117443 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117447 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117451 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 117453 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 117454 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 117455 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 117456 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 117468 startdisplay_SB_DFFESS_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[8]
.sym 123560 clk_pxl$SB_IO_OUT
