
fat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800cb40  0800cb40  0001cb40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf88  0800cf88  000200c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf88  0800cf88  0001cf88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf90  0800cf90  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf90  0800cf90  0001cf90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf94  0800cf94  0001cf94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0800cf98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f6c  200000c4  0800d05c  000200c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002030  0800d05c  00022030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027e92  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f20  00000000  00000000  00047f86  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d08  00000000  00000000  0004cea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ae8  00000000  00000000  0004ebb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000279e9  00000000  00000000  00050698  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00019fea  00000000  00000000  00078081  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000db759  00000000  00000000  0009206b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016d7c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fd8  00000000  00000000  0016d840  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c4 	.word	0x200000c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cb28 	.word	0x0800cb28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	0800cb28 	.word	0x0800cb28

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	603a      	str	r2, [r7, #0]
 800057a:	80fb      	strh	r3, [r7, #6]
 800057c:	460b      	mov	r3, r1
 800057e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8000580:	2300      	movs	r3, #0
 8000582:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8000584:	2200      	movs	r2, #0
 8000586:	6839      	ldr	r1, [r7, #0]
 8000588:	481c      	ldr	r0, [pc, #112]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 800058a:	f000 f8f9 	bl	8000780 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800058e:	4b1b      	ldr	r3, [pc, #108]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 8000590:	4a1b      	ldr	r2, [pc, #108]	; (8000600 <AUDIO_OUT_Init+0x90>)
 8000592:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8000594:	4819      	ldr	r0, [pc, #100]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 8000596:	f008 f9b1 	bl	80088fc <HAL_I2S_GetState>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d103      	bne.n	80005a8 <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80005a0:	2100      	movs	r1, #0
 80005a2:	4816      	ldr	r0, [pc, #88]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 80005a4:	f000 f946 	bl	8000834 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80005a8:	6838      	ldr	r0, [r7, #0]
 80005aa:	f000 fa0b 	bl	80009c4 <I2S3_Init>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80005b4:	2301      	movs	r3, #1
 80005b6:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d10e      	bne.n	80005dc <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80005be:	4b11      	ldr	r3, [pc, #68]	; (8000604 <AUDIO_OUT_Init+0x94>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	2094      	movs	r0, #148	; 0x94
 80005c4:	4798      	blx	r3
 80005c6:	4603      	mov	r3, r0
 80005c8:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80005cc:	2be0      	cmp	r3, #224	; 0xe0
 80005ce:	d103      	bne.n	80005d8 <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80005d0:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <AUDIO_OUT_Init+0x98>)
 80005d2:	4a0c      	ldr	r2, [pc, #48]	; (8000604 <AUDIO_OUT_Init+0x94>)
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	e001      	b.n	80005dc <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d107      	bne.n	80005f2 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80005e2:	4b09      	ldr	r3, [pc, #36]	; (8000608 <AUDIO_OUT_Init+0x98>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	681c      	ldr	r4, [r3, #0]
 80005e8:	797a      	ldrb	r2, [r7, #5]
 80005ea:	88f9      	ldrh	r1, [r7, #6]
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	2094      	movs	r0, #148	; 0x94
 80005f0:	47a0      	blx	r4
  }
  
  return ret;
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3714      	adds	r7, #20
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	20001348 	.word	0x20001348
 8000600:	40003c00 	.word	0x40003c00
 8000604:	20000004 	.word	0x20000004
 8000608:	200000e0 	.word	0x200000e0

0800060c <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8000616:	4b10      	ldr	r3, [pc, #64]	; (8000658 <AUDIO_OUT_Play+0x4c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	683a      	ldr	r2, [r7, #0]
 800061e:	b292      	uxth	r2, r2
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	2094      	movs	r0, #148	; 0x94
 8000624:	4798      	blx	r3
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 800062c:	2301      	movs	r3, #1
 800062e:	e00f      	b.n	8000650 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000636:	d203      	bcs.n	8000640 <AUDIO_OUT_Play+0x34>
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	085b      	lsrs	r3, r3, #1
 800063c:	b29b      	uxth	r3, r3
 800063e:	e001      	b.n	8000644 <AUDIO_OUT_Play+0x38>
 8000640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000644:	461a      	mov	r2, r3
 8000646:	6879      	ldr	r1, [r7, #4]
 8000648:	4804      	ldr	r0, [pc, #16]	; (800065c <AUDIO_OUT_Play+0x50>)
 800064a:	f007 fdd5 	bl	80081f8 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800064e:	2300      	movs	r3, #0
  }
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	200000e0 	.word	0x200000e0
 800065c:	20001348 	.word	0x20001348

08000660 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <AUDIO_OUT_Pause+0x24>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	691b      	ldr	r3, [r3, #16]
 800066a:	2094      	movs	r0, #148	; 0x94
 800066c:	4798      	blx	r3
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8000674:	2301      	movs	r3, #1
 8000676:	e003      	b.n	8000680 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 8000678:	4803      	ldr	r0, [pc, #12]	; (8000688 <AUDIO_OUT_Pause+0x28>)
 800067a:	f007 fe65 	bl	8008348 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800067e:	2300      	movs	r3, #0
  }
}
 8000680:	4618      	mov	r0, r3
 8000682:	bd80      	pop	{r7, pc}
 8000684:	200000e0 	.word	0x200000e0
 8000688:	20001348 	.word	0x20001348

0800068c <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <AUDIO_OUT_Resume+0x24>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	695b      	ldr	r3, [r3, #20]
 8000696:	2094      	movs	r0, #148	; 0x94
 8000698:	4798      	blx	r3
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 80006a0:	2301      	movs	r3, #1
 80006a2:	e003      	b.n	80006ac <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 80006a4:	4803      	ldr	r0, [pc, #12]	; (80006b4 <AUDIO_OUT_Resume+0x28>)
 80006a6:	f007 feb1 	bl	800840c <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006aa:	2300      	movs	r3, #0
  }
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200000e0 	.word	0x200000e0
 80006b4:	20001348 	.word	0x20001348

080006b8 <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 80006c0:	480e      	ldr	r0, [pc, #56]	; (80006fc <AUDIO_OUT_Stop+0x44>)
 80006c2:	f007 ff37 	bl	8008534 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <AUDIO_OUT_Stop+0x48>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	6879      	ldr	r1, [r7, #4]
 80006ce:	2094      	movs	r0, #148	; 0x94
 80006d0:	4798      	blx	r3
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 80006d8:	2301      	movs	r3, #1
 80006da:	e00b      	b.n	80006f4 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d107      	bne.n	80006f2 <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 80006e2:	2001      	movs	r0, #1
 80006e4:	f005 fc36 	bl	8005f54 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2110      	movs	r1, #16
 80006ec:	4805      	ldr	r0, [pc, #20]	; (8000704 <AUDIO_OUT_Stop+0x4c>)
 80006ee:	f006 fc05 	bl	8006efc <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006f2:	2300      	movs	r3, #0
  }
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20001348 	.word	0x20001348
 8000700:	200000e0 	.word	0x200000e0
 8000704:	40020c00 	.word	0x40020c00

08000708 <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <AUDIO_OUT_SetVolume+0x2c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	6a1b      	ldr	r3, [r3, #32]
 8000718:	79fa      	ldrb	r2, [r7, #7]
 800071a:	4611      	mov	r1, r2
 800071c:	2094      	movs	r0, #148	; 0x94
 800071e:	4798      	blx	r3
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8000726:	2301      	movs	r3, #1
 8000728:	e000      	b.n	800072c <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800072a:	2300      	movs	r3, #0
  }
}
 800072c:	4618      	mov	r0, r3
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	200000e0 	.word	0x200000e0

08000738 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a04      	ldr	r2, [pc, #16]	; (8000758 <HAL_I2S_TxCpltCallback+0x20>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d101      	bne.n	800074e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800074a:	f005 fb6f 	bl	8005e2c <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40003c00 	.word	0x40003c00

0800075c <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a04      	ldr	r2, [pc, #16]	; (800077c <HAL_I2S_TxHalfCpltCallback+0x20>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d101      	bne.n	8000772 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 800076e:	f005 fb71 	bl	8005e54 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40003c00 	.word	0x40003c00

08000780 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 800078c:	2300      	movs	r3, #0
 800078e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000792:	23ff      	movs	r3, #255	; 0xff
 8000794:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8000798:	2300      	movs	r3, #0
 800079a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800079e:	e010      	b.n	80007c2 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80007a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007a4:	4a20      	ldr	r2, [pc, #128]	; (8000828 <AUDIO_OUT_ClockConfig+0xa8>)
 80007a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d103      	bne.n	80007b8 <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80007b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 80007b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007bc:	3301      	adds	r3, #1
 80007be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80007c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007c6:	2b07      	cmp	r3, #7
 80007c8:	d9ea      	bls.n	80007a0 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	4618      	mov	r0, r3
 80007d0:	f009 f9e8 	bl	8009ba4 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80007d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007d8:	f003 0307 	and.w	r3, r3, #7
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d113      	bne.n	8000808 <AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007e0:	2301      	movs	r3, #1
 80007e2:	617b      	str	r3, [r7, #20]
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80007e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007e8:	4a10      	ldr	r2, [pc, #64]	; (800082c <AUDIO_OUT_ClockConfig+0xac>)
 80007ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ee:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80007f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007f4:	4a0e      	ldr	r2, [pc, #56]	; (8000830 <AUDIO_OUT_ClockConfig+0xb0>)
 80007f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007fa:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4618      	mov	r0, r3
 8000802:	f009 f8ed 	bl	80099e0 <HAL_RCCEx_PeriphCLKConfig>
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8000806:	e00b      	b.n	8000820 <AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000808:	2301      	movs	r3, #1
 800080a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 800080c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000810:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8000812:	2303      	movs	r3, #3
 8000814:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4618      	mov	r0, r3
 800081c:	f009 f8e0 	bl	80099e0 <HAL_RCCEx_PeriphCLKConfig>
}
 8000820:	bf00      	nop
 8000822:	3728      	adds	r7, #40	; 0x28
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	0800cdf0 	.word	0x0800cdf0
 800082c:	0800ce10 	.word	0x0800ce10
 8000830:	0800ce30 	.word	0x0800ce30

08000834 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	; 0x30
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	61bb      	str	r3, [r7, #24]
 8000842:	4b56      	ldr	r3, [pc, #344]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	4a55      	ldr	r2, [pc, #340]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800084c:	6413      	str	r3, [r2, #64]	; 0x40
 800084e:	4b53      	ldr	r3, [pc, #332]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000852:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
 800085e:	4b4f      	ldr	r3, [pc, #316]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a4e      	ldr	r2, [pc, #312]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b4c      	ldr	r3, [pc, #304]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0304 	and.w	r3, r3, #4
 8000872:	617b      	str	r3, [r7, #20]
 8000874:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
 800087a:	4b48      	ldr	r3, [pc, #288]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a47      	ldr	r2, [pc, #284]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000880:	f043 0301 	orr.w	r3, r3, #1
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b45      	ldr	r3, [pc, #276]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8000892:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000898:	2302      	movs	r3, #2
 800089a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80008a0:	2302      	movs	r3, #2
 80008a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80008a4:	2306      	movs	r3, #6
 80008a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80008a8:	f107 031c 	add.w	r3, r7, #28
 80008ac:	4619      	mov	r1, r3
 80008ae:	483c      	ldr	r0, [pc, #240]	; (80009a0 <AUDIO_OUT_MspInit+0x16c>)
 80008b0:	f006 f890 	bl	80069d4 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80008b4:	2310      	movs	r3, #16
 80008b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	4839      	ldr	r0, [pc, #228]	; (80009a4 <AUDIO_OUT_MspInit+0x170>)
 80008c0:	f006 f888 	bl	80069d4 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	4b34      	ldr	r3, [pc, #208]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008cc:	4a33      	ldr	r2, [pc, #204]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008ce:	f043 0304 	orr.w	r3, r3, #4
 80008d2:	6313      	str	r3, [r2, #48]	; 0x30
 80008d4:	4b31      	ldr	r3, [pc, #196]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d8:	f003 0304 	and.w	r3, r3, #4
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80008e0:	2380      	movs	r3, #128	; 0x80
 80008e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	482d      	ldr	r0, [pc, #180]	; (80009a0 <AUDIO_OUT_MspInit+0x16c>)
 80008ec:	f006 f872 	bl	80069d4 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	4b29      	ldr	r3, [pc, #164]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	4a28      	ldr	r2, [pc, #160]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008fe:	6313      	str	r3, [r2, #48]	; 0x30
 8000900:	4b26      	ldr	r3, [pc, #152]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000904:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a25      	ldr	r2, [pc, #148]	; (80009a8 <AUDIO_OUT_MspInit+0x174>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d136      	bne.n	8000984 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8000916:	4b25      	ldr	r3, [pc, #148]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000918:	2200      	movs	r2, #0
 800091a:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800091c:	4b23      	ldr	r3, [pc, #140]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800091e:	2240      	movs	r2, #64	; 0x40
 8000920:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000922:	4b22      	ldr	r3, [pc, #136]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8000928:	4b20      	ldr	r3, [pc, #128]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800092a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800092e:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8000930:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000932:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000936:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8000938:	4b1c      	ldr	r3, [pc, #112]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800093a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800093e:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8000940:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000946:	4b19      	ldr	r3, [pc, #100]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000948:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800094c:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800094e:	4b17      	ldr	r3, [pc, #92]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000950:	2204      	movs	r2, #4
 8000952:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000954:	4b15      	ldr	r3, [pc, #84]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000956:	2203      	movs	r2, #3
 8000958:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800095a:	4b14      	ldr	r3, [pc, #80]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800095c:	2200      	movs	r2, #0
 800095e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8000960:	4b12      	ldr	r3, [pc, #72]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000962:	2200      	movs	r2, #0
 8000964:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000968:	4a11      	ldr	r2, [pc, #68]	; (80009b0 <AUDIO_OUT_MspInit+0x17c>)
 800096a:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a0f      	ldr	r2, [pc, #60]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000970:	639a      	str	r2, [r3, #56]	; 0x38
 8000972:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8000978:	480c      	ldr	r0, [pc, #48]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800097a:	f005 fc9d 	bl	80062b8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800097e:	480b      	ldr	r0, [pc, #44]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000980:	f005 fbec 	bl	800615c <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8000984:	2200      	movs	r2, #0
 8000986:	210e      	movs	r1, #14
 8000988:	202f      	movs	r0, #47	; 0x2f
 800098a:	f005 fbbd 	bl	8006108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 800098e:	202f      	movs	r0, #47	; 0x2f
 8000990:	f005 fbd6 	bl	8006140 <HAL_NVIC_EnableIRQ>
}
 8000994:	bf00      	nop
 8000996:	3730      	adds	r7, #48	; 0x30
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020800 	.word	0x40020800
 80009a4:	40020000 	.word	0x40020000
 80009a8:	40003c00 	.word	0x40003c00
 80009ac:	200000e4 	.word	0x200000e4
 80009b0:	400260b8 	.word	0x400260b8

080009b4 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
	...

080009c4 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 80009cc:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <I2S3_Init+0x68>)
 80009ce:	4a18      	ldr	r2, [pc, #96]	; (8000a30 <I2S3_Init+0x6c>)
 80009d0:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 80009d2:	4b16      	ldr	r3, [pc, #88]	; (8000a2c <I2S3_Init+0x68>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	69da      	ldr	r2, [r3, #28]
 80009d8:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <I2S3_Init+0x68>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80009e0:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80009e2:	4a12      	ldr	r2, [pc, #72]	; (8000a2c <I2S3_Init+0x68>)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80009e8:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <I2S3_Init+0x68>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <I2S3_Init+0x68>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80009f4:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <I2S3_Init+0x68>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80009fa:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <I2S3_Init+0x68>)
 80009fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a00:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <I2S3_Init+0x68>)
 8000a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a08:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <I2S3_Init+0x68>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8000a10:	4806      	ldr	r0, [pc, #24]	; (8000a2c <I2S3_Init+0x68>)
 8000a12:	f007 fab1 	bl	8007f78 <HAL_I2S_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e000      	b.n	8000a22 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8000a20:	2300      	movs	r3, #0
  }
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20001348 	.word	0x20001348
 8000a30:	40003c00 	.word	0x40003c00

08000a34 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <HAL_I2S_ErrorCallback+0x20>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d101      	bne.n	8000a4a <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 8000a46:	f7ff ffb5 	bl	80009b4 <AUDIO_OUT_Error_CallBack>
  }
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40003c00 	.word	0x40003c00

08000a58 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000a5c:	4814      	ldr	r0, [pc, #80]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a5e:	f006 ff21 	bl	80078a4 <HAL_I2C_GetState>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d121      	bne.n	8000aac <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <I2Cx_Init+0x5c>)
 8000a6c:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a70:	2243      	movs	r2, #67	; 0x43
 8000a72:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a76:	4a10      	ldr	r2, [pc, #64]	; (8000ab8 <I2Cx_Init+0x60>)
 8000a78:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a80:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a86:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8000a88:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a9a:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000aa0:	4803      	ldr	r0, [pc, #12]	; (8000ab0 <I2Cx_Init+0x58>)
 8000aa2:	f000 f86b 	bl	8000b7c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000aa6:	4802      	ldr	r0, [pc, #8]	; (8000ab0 <I2Cx_Init+0x58>)
 8000aa8:	f006 fa74 	bl	8006f94 <HAL_I2C_Init>
  }
}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000144 	.word	0x20000144
 8000ab4:	40005400 	.word	0x40005400
 8000ab8:	000186a0 	.word	0x000186a0

08000abc <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af04      	add	r7, sp, #16
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80fb      	strh	r3, [r7, #6]
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	717b      	strb	r3, [r7, #5]
 8000aca:	4613      	mov	r3, r2
 8000acc:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000ad2:	797b      	ldrb	r3, [r7, #5]
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <I2Cx_WriteData+0x48>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	88f9      	ldrh	r1, [r7, #6]
 8000adc:	9302      	str	r3, [sp, #8]
 8000ade:	2301      	movs	r3, #1
 8000ae0:	9301      	str	r3, [sp, #4]
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	4807      	ldr	r0, [pc, #28]	; (8000b08 <I2Cx_WriteData+0x4c>)
 8000aea:	f006 fbbb 	bl	8007264 <HAL_I2C_Mem_Write>
 8000aee:	4603      	mov	r3, r0
 8000af0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000af2:	7bfb      	ldrb	r3, [r7, #15]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000af8:	f000 f834 	bl	8000b64 <I2Cx_Error>
  }
}
 8000afc:	bf00      	nop
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000000 	.word	0x20000000
 8000b08:	20000144 	.word	0x20000144

08000b0c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af04      	add	r7, sp, #16
 8000b12:	4603      	mov	r3, r0
 8000b14:	460a      	mov	r2, r1
 8000b16:	80fb      	strh	r3, [r7, #6]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000b24:	797b      	ldrb	r3, [r7, #5]
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <I2Cx_ReadData+0x50>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	88f9      	ldrh	r1, [r7, #6]
 8000b2e:	9302      	str	r3, [sp, #8]
 8000b30:	2301      	movs	r3, #1
 8000b32:	9301      	str	r3, [sp, #4]
 8000b34:	f107 030e 	add.w	r3, r7, #14
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	4808      	ldr	r0, [pc, #32]	; (8000b60 <I2Cx_ReadData+0x54>)
 8000b3e:	f006 fc8b 	bl	8007458 <HAL_I2C_Mem_Read>
 8000b42:	4603      	mov	r3, r0
 8000b44:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000b4c:	f000 f80a 	bl	8000b64 <I2Cx_Error>
  }
  return value;
 8000b50:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	20000144 	.word	0x20000144

08000b64 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000b68:	4803      	ldr	r0, [pc, #12]	; (8000b78 <I2Cx_Error+0x14>)
 8000b6a:	f006 fb4b 	bl	8007204 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000b6e:	f7ff ff73 	bl	8000a58 <I2Cx_Init>
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000144 	.word	0x20000144

08000b7c <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	; 0x28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000b84:	2300      	movs	r3, #0
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	4b25      	ldr	r3, [pc, #148]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8c:	4a24      	ldr	r2, [pc, #144]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b92:	6413      	str	r3, [r2, #64]	; 0x40
 8000b94:	4b22      	ldr	r3, [pc, #136]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	4b1e      	ldr	r3, [pc, #120]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba8:	4a1d      	ldr	r2, [pc, #116]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb0:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000bbc:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000bc2:	2312      	movs	r3, #18
 8000bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4812      	ldr	r0, [pc, #72]	; (8000c24 <I2Cx_MspInit+0xa8>)
 8000bda:	f005 fefb 	bl	80069d4 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000bde:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000be0:	6a1b      	ldr	r3, [r3, #32]
 8000be2:	4a0f      	ldr	r2, [pc, #60]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000be4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000be8:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000bea:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bec:	6a1b      	ldr	r3, [r3, #32]
 8000bee:	4a0c      	ldr	r2, [pc, #48]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bf0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000bf4:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	210f      	movs	r1, #15
 8000bfa:	201f      	movs	r0, #31
 8000bfc:	f005 fa84 	bl	8006108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000c00:	201f      	movs	r0, #31
 8000c02:	f005 fa9d 	bl	8006140 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	210f      	movs	r1, #15
 8000c0a:	2020      	movs	r0, #32
 8000c0c:	f005 fa7c 	bl	8006108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000c10:	2020      	movs	r0, #32
 8000c12:	f005 fa95 	bl	8006140 <HAL_NVIC_EnableIRQ>
}
 8000c16:	bf00      	nop
 8000c18:	3728      	adds	r7, #40	; 0x28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020400 	.word	0x40020400

08000c28 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a16      	ldr	r2, [pc, #88]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c38:	f043 0308 	orr.w	r3, r3, #8
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c52:	2302      	movs	r3, #2
 8000c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	480d      	ldr	r0, [pc, #52]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c60:	f005 feb8 	bl	80069d4 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000c64:	f7ff fef8 	bl	8000a58 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2110      	movs	r1, #16
 8000c6c:	4809      	ldr	r0, [pc, #36]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c6e:	f006 f945 	bl	8006efc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c72:	2005      	movs	r0, #5
 8000c74:	f005 f96e 	bl	8005f54 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2110      	movs	r1, #16
 8000c7c:	4805      	ldr	r0, [pc, #20]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c7e:	f006 f93d 	bl	8006efc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c82:	2005      	movs	r0, #5
 8000c84:	f005 f966 	bl	8005f54 <HAL_Delay>
}
 8000c88:	bf00      	nop
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40023800 	.word	0x40023800
 8000c94:	40020c00 	.word	0x40020c00

08000c98 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	71fb      	strb	r3, [r7, #7]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	71bb      	strb	r3, [r7, #6]
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	797a      	ldrb	r2, [r7, #5]
 8000cbe:	79b9      	ldrb	r1, [r7, #6]
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fefb 	bl	8000abc <I2Cx_WriteData>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	460a      	mov	r2, r1
 8000cd8:	71fb      	strb	r3, [r7, #7]
 8000cda:	4613      	mov	r3, r2
 8000cdc:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	79ba      	ldrb	r2, [r7, #6]
 8000ce4:	4611      	mov	r1, r2
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ff10 	bl	8000b0c <I2Cx_ReadData>
 8000cec:	4603      	mov	r3, r0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <AUDIO_StorageParse>:

//USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 8000cfe:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
  DIR dir;
  char *fn;


//  res = f_opendir(&dir, USBHPath);
  res = f_opendir(&dir, USERPath);
 8000d06:	463b      	mov	r3, r7
 8000d08:	493f      	ldr	r1, [pc, #252]	; (8000e08 <AUDIO_StorageParse+0x110>)
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f003 fa4a 	bl	80041a4 <f_opendir>
 8000d10:	4603      	mov	r3, r0
 8000d12:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
  FileList.ptr = 0;
 8000d16:	4b3d      	ldr	r3, [pc, #244]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000d1e:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d15f      	bne.n	8000de6 <AUDIO_StorageParse+0xee>
  {
//    while(Appli_state == APPLICATION_READY)
	while(1)
    {
      res = f_readdir(&dir, &fno);
 8000d26:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8000d2a:	463b      	mov	r3, r7
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f003 fadf 	bl	80042f2 <f_readdir>
 8000d34:	4603      	mov	r3, r0
 8000d36:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
      if(res != FR_OK || fno.fname[0] == 0)
 8000d3a:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d151      	bne.n	8000de6 <AUDIO_StorageParse+0xee>
 8000d42:	f897 3229 	ldrb.w	r3, [r7, #553]	; 0x229
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d04d      	beq.n	8000de6 <AUDIO_StorageParse+0xee>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000d4a:	f897 3229 	ldrb.w	r3, [r7, #553]	; 0x229
 8000d4e:	2b2e      	cmp	r3, #46	; 0x2e
 8000d50:	d047      	beq.n	8000de2 <AUDIO_StorageParse+0xea>
      {
        continue;
      }

      fn = fno.fname;
 8000d52:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000d56:	3309      	adds	r3, #9
 8000d58:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000d5c:	4b2b      	ldr	r3, [pc, #172]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000d5e:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d62:	2b17      	cmp	r3, #23
 8000d64:	d8df      	bhi.n	8000d26 <AUDIO_StorageParse+0x2e>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000d66:	f897 3228 	ldrb.w	r3, [r7, #552]	; 0x228
 8000d6a:	f003 0310 	and.w	r3, r3, #16
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1d9      	bne.n	8000d26 <AUDIO_StorageParse+0x2e>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000d72:	4927      	ldr	r1, [pc, #156]	; (8000e10 <AUDIO_StorageParse+0x118>)
 8000d74:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 8000d78:	f00a ffef 	bl	800bd5a <strstr>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d107      	bne.n	8000d92 <AUDIO_StorageParse+0x9a>
 8000d82:	4924      	ldr	r1, [pc, #144]	; (8000e14 <AUDIO_StorageParse+0x11c>)
 8000d84:	f8d7 0238 	ldr.w	r0, [r7, #568]	; 0x238
 8000d88:	f00a ffe7 	bl	800bd5a <strstr>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d0c9      	beq.n	8000d26 <AUDIO_StorageParse+0x2e>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000d94:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	4413      	add	r3, r2
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	4413      	add	r3, r2
 8000da4:	4a19      	ldr	r2, [pc, #100]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000da6:	4413      	add	r3, r2
 8000da8:	3301      	adds	r3, #1
 8000daa:	2228      	movs	r2, #40	; 0x28
 8000dac:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 8000db0:	4618      	mov	r0, r3
 8000db2:	f00a ffbd 	bl	800bd30 <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000db6:	4b15      	ldr	r3, [pc, #84]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000db8:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4913      	ldr	r1, [pc, #76]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	4413      	add	r3, r2
 8000dc6:	00db      	lsls	r3, r3, #3
 8000dc8:	4413      	add	r3, r2
 8000dca:	440b      	add	r3, r1
 8000dcc:	2201      	movs	r2, #1
 8000dce:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000dd2:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000ddc:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
 8000de0:	e7a1      	b.n	8000d26 <AUDIO_StorageParse+0x2e>
        continue;
 8000de2:	bf00      	nop
      res = f_readdir(&dir, &fno);
 8000de4:	e79f      	b.n	8000d26 <AUDIO_StorageParse+0x2e>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000de8:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000dec:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <AUDIO_StorageParse+0x120>)
 8000dee:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000df0:	463b      	mov	r3, r7
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 fa58 	bl	80042a8 <f_closedir>
  return res;
 8000df8:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f507 7710 	add.w	r7, r7, #576	; 0x240
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	2000144c 	.word	0x2000144c
 8000e0c:	20001a20 	.word	0x20001a20
 8000e10:	0800cb40 	.word	0x0800cb40
 8000e14:	0800cb44 	.word	0x0800cb44
 8000e18:	20000198 	.word	0x20000198

08000e1c <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK){
 8000e20:	f7ff ff6a 	bl	8000cf8 <AUDIO_StorageParse>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d102      	bne.n	8000e30 <AUDIO_GetWavObjectNumber+0x14>
		return NumObs;
 8000e2a:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <AUDIO_GetWavObjectNumber+0x1c>)
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	e001      	b.n	8000e34 <AUDIO_GetWavObjectNumber+0x18>
	}
	return -1;
 8000e30:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000198 	.word	0x20000198

08000e3c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	4603      	mov	r3, r0
 8000e46:	81fb      	strh	r3, [r7, #14]
 8000e48:	460b      	mov	r3, r1
 8000e4a:	81bb      	strh	r3, [r7, #12]
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000e54:	f7ff fee8 	bl	8000c28 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e58:	89fb      	ldrh	r3, [r7, #14]
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2102      	movs	r1, #2
 8000e60:	4618      	mov	r0, r3
 8000e62:	f000 fb01 	bl	8001468 <CODEC_IO_Write>
 8000e66:	4603      	mov	r3, r0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e70:	89bb      	ldrh	r3, [r7, #12]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	2b03      	cmp	r3, #3
 8000e76:	d81b      	bhi.n	8000eb0 <cs43l22_Init+0x74>
 8000e78:	a201      	add	r2, pc, #4	; (adr r2, 8000e80 <cs43l22_Init+0x44>)
 8000e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e7e:	bf00      	nop
 8000e80:	08000e91 	.word	0x08000e91
 8000e84:	08000e99 	.word	0x08000e99
 8000e88:	08000ea1 	.word	0x08000ea1
 8000e8c:	08000ea9 	.word	0x08000ea9
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e90:	4b5b      	ldr	r3, [pc, #364]	; (8001000 <cs43l22_Init+0x1c4>)
 8000e92:	22fa      	movs	r2, #250	; 0xfa
 8000e94:	701a      	strb	r2, [r3, #0]
    break;
 8000e96:	e00f      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e98:	4b59      	ldr	r3, [pc, #356]	; (8001000 <cs43l22_Init+0x1c4>)
 8000e9a:	22af      	movs	r2, #175	; 0xaf
 8000e9c:	701a      	strb	r2, [r3, #0]
    break;
 8000e9e:	e00b      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000ea0:	4b57      	ldr	r3, [pc, #348]	; (8001000 <cs43l22_Init+0x1c4>)
 8000ea2:	22aa      	movs	r2, #170	; 0xaa
 8000ea4:	701a      	strb	r2, [r3, #0]
    break;
 8000ea6:	e007      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000ea8:	4b55      	ldr	r3, [pc, #340]	; (8001000 <cs43l22_Init+0x1c4>)
 8000eaa:	2205      	movs	r2, #5
 8000eac:	701a      	strb	r2, [r3, #0]
    break;    
 8000eae:	e003      	b.n	8000eb8 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000eb0:	4b53      	ldr	r3, [pc, #332]	; (8001000 <cs43l22_Init+0x1c4>)
 8000eb2:	2205      	movs	r2, #5
 8000eb4:	701a      	strb	r2, [r3, #0]
    break;    
 8000eb6:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000eb8:	89fb      	ldrh	r3, [r7, #14]
 8000eba:	b2d8      	uxtb	r0, r3
 8000ebc:	4b50      	ldr	r3, [pc, #320]	; (8001000 <cs43l22_Init+0x1c4>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	2104      	movs	r1, #4
 8000ec6:	f000 facf 	bl	8001468 <CODEC_IO_Write>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	461a      	mov	r2, r3
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000ed4:	89fb      	ldrh	r3, [r7, #14]
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	2281      	movs	r2, #129	; 0x81
 8000eda:	2105      	movs	r1, #5
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 fac3 	bl	8001468 <CODEC_IO_Write>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	4413      	add	r3, r2
 8000eea:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000eec:	89fb      	ldrh	r3, [r7, #14]
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2204      	movs	r2, #4
 8000ef2:	2106      	movs	r1, #6
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f000 fab7 	bl	8001468 <CODEC_IO_Write>
 8000efa:	4603      	mov	r3, r0
 8000efc:	461a      	mov	r2, r3
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	4413      	add	r3, r2
 8000f02:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000f04:	7afa      	ldrb	r2, [r7, #11]
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	4611      	mov	r1, r2
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 f964 	bl	80011d8 <cs43l22_SetVolume>
 8000f10:	4602      	mov	r2, r0
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	4413      	add	r3, r2
 8000f16:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000f18:	89bb      	ldrh	r3, [r7, #12]
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d023      	beq.n	8000f66 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000f1e:	89fb      	ldrh	r3, [r7, #14]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	2206      	movs	r2, #6
 8000f24:	210f      	movs	r1, #15
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 fa9e 	bl	8001468 <CODEC_IO_Write>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	461a      	mov	r2, r3
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	4413      	add	r3, r2
 8000f34:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000f36:	89fb      	ldrh	r3, [r7, #14]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2124      	movs	r1, #36	; 0x24
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 fa92 	bl	8001468 <CODEC_IO_Write>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000f4e:	89fb      	ldrh	r3, [r7, #14]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2200      	movs	r2, #0
 8000f54:	2125      	movs	r1, #37	; 0x25
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fa86 	bl	8001468 <CODEC_IO_Write>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	4413      	add	r3, r2
 8000f64:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f66:	89fb      	ldrh	r3, [r7, #14]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	210a      	movs	r1, #10
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f000 fa7a 	bl	8001468 <CODEC_IO_Write>
 8000f74:	4603      	mov	r3, r0
 8000f76:	461a      	mov	r2, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f7e:	89fb      	ldrh	r3, [r7, #14]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2204      	movs	r2, #4
 8000f84:	210e      	movs	r1, #14
 8000f86:	4618      	mov	r0, r3
 8000f88:	f000 fa6e 	bl	8001468 <CODEC_IO_Write>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	4413      	add	r3, r2
 8000f94:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f96:	89fb      	ldrh	r3, [r7, #14]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2127      	movs	r1, #39	; 0x27
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 fa62 	bl	8001468 <CODEC_IO_Write>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	4413      	add	r3, r2
 8000fac:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000fae:	89fb      	ldrh	r3, [r7, #14]
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	211f      	movs	r1, #31
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f000 fa56 	bl	8001468 <CODEC_IO_Write>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000fc6:	89fb      	ldrh	r3, [r7, #14]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	220a      	movs	r2, #10
 8000fcc:	211a      	movs	r1, #26
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fa4a 	bl	8001468 <CODEC_IO_Write>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	4413      	add	r3, r2
 8000fdc:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000fde:	89fb      	ldrh	r3, [r7, #14]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	220a      	movs	r2, #10
 8000fe4:	211b      	movs	r1, #27
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fa3e 	bl	8001468 <CODEC_IO_Write>
 8000fec:	4603      	mov	r3, r0
 8000fee:	461a      	mov	r2, r3
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000ff6:	697b      	ldr	r3, [r7, #20]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000019a 	.word	0x2000019a

08001004 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001008:	f7ff fe46 	bl	8000c98 <AUDIO_IO_DeInit>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}

08001010 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800101a:	f7ff fe05 	bl	8000c28 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800101e:	88fb      	ldrh	r3, [r7, #6]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	2101      	movs	r1, #1
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fe52 	bl	8000cce <AUDIO_IO_Read>
 800102a:	4603      	mov	r3, r0
 800102c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	f023 0307 	bic.w	r3, r3, #7
 8001034:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001036:	7bfb      	ldrb	r3, [r7, #15]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	6039      	str	r1, [r7, #0]
 800104a:	80fb      	strh	r3, [r7, #6]
 800104c:	4613      	mov	r3, r2
 800104e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001054:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <cs43l22_Play+0x70>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d123      	bne.n	80010a4 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 800105c:	88fb      	ldrh	r3, [r7, #6]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2206      	movs	r2, #6
 8001062:	210e      	movs	r1, #14
 8001064:	4618      	mov	r0, r3
 8001066:	f000 f9ff 	bl	8001468 <CODEC_IO_Write>
 800106a:	4603      	mov	r3, r0
 800106c:	461a      	mov	r2, r3
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001074:	88fb      	ldrh	r3, [r7, #6]
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f000 f919 	bl	80012b0 <cs43l22_SetMute>
 800107e:	4602      	mov	r2, r0
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4413      	add	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001086:	88fb      	ldrh	r3, [r7, #6]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	229e      	movs	r2, #158	; 0x9e
 800108c:	2102      	movs	r1, #2
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f9ea 	bl	8001468 <CODEC_IO_Write>
 8001094:	4603      	mov	r3, r0
 8001096:	461a      	mov	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	4413      	add	r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800109e:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <cs43l22_Play+0x70>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80010a4:	68fb      	ldr	r3, [r7, #12]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000034 	.word	0x20000034

080010b4 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	2101      	movs	r1, #1
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 f8f2 	bl	80012b0 <cs43l22_SetMute>
 80010cc:	4602      	mov	r2, r0
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	4413      	add	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80010d4:	88fb      	ldrh	r3, [r7, #6]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2201      	movs	r2, #1
 80010da:	2102      	movs	r1, #2
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 f9c3 	bl	8001468 <CODEC_IO_Write>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	4413      	add	r3, r2
 80010ea:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80010ec:	68fb      	ldr	r3, [r7, #12]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800110a:	88fb      	ldrh	r3, [r7, #6]
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f8ce 	bl	80012b0 <cs43l22_SetMute>
 8001114:	4602      	mov	r2, r0
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4413      	add	r3, r2
 800111a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	e002      	b.n	8001128 <cs43l22_Resume+0x30>
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	3301      	adds	r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2bfe      	cmp	r3, #254	; 0xfe
 800112c:	d9f9      	bls.n	8001122 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	b2d8      	uxtb	r0, r3
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <cs43l22_Resume+0x74>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	b2db      	uxtb	r3, r3
 8001138:	461a      	mov	r2, r3
 800113a:	2104      	movs	r1, #4
 800113c:	f000 f994 	bl	8001468 <CODEC_IO_Write>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	229e      	movs	r2, #158	; 0x9e
 8001150:	2102      	movs	r1, #2
 8001152:	4618      	mov	r0, r3
 8001154:	f000 f988 	bl	8001468 <CODEC_IO_Write>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4413      	add	r3, r2
 8001160:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001162:	68fb      	ldr	r3, [r7, #12]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	2000019a 	.word	0x2000019a

08001170 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	6039      	str	r1, [r7, #0]
 800117a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001180:	88fb      	ldrh	r3, [r7, #6]
 8001182:	2101      	movs	r1, #1
 8001184:	4618      	mov	r0, r3
 8001186:	f000 f893 	bl	80012b0 <cs43l22_SetMute>
 800118a:	4602      	mov	r2, r0
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2204      	movs	r2, #4
 8001198:	210e      	movs	r1, #14
 800119a:	4618      	mov	r0, r3
 800119c:	f000 f964 	bl	8001468 <CODEC_IO_Write>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4413      	add	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	229f      	movs	r2, #159	; 0x9f
 80011b0:	2102      	movs	r1, #2
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f958 	bl	8001468 <CODEC_IO_Write>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	4413      	add	r3, r2
 80011c0:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80011c2:	4b04      	ldr	r3, [pc, #16]	; (80011d4 <cs43l22_Stop+0x64>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	701a      	strb	r2, [r3, #0]
  return counter;    
 80011c8:	68fb      	ldr	r3, [r7, #12]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000034 	.word	0x20000034

080011d8 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	460a      	mov	r2, r1
 80011e2:	80fb      	strh	r3, [r7, #6]
 80011e4:	4613      	mov	r3, r2
 80011e6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80011ec:	797b      	ldrb	r3, [r7, #5]
 80011ee:	2b64      	cmp	r3, #100	; 0x64
 80011f0:	d80b      	bhi.n	800120a <cs43l22_SetVolume+0x32>
 80011f2:	797a      	ldrb	r2, [r7, #5]
 80011f4:	4613      	mov	r3, r2
 80011f6:	021b      	lsls	r3, r3, #8
 80011f8:	1a9b      	subs	r3, r3, r2
 80011fa:	4a25      	ldr	r2, [pc, #148]	; (8001290 <cs43l22_SetVolume+0xb8>)
 80011fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001200:	1152      	asrs	r2, r2, #5
 8001202:	17db      	asrs	r3, r3, #31
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	b2db      	uxtb	r3, r3
 8001208:	e000      	b.n	800120c <cs43l22_SetVolume+0x34>
 800120a:	23ff      	movs	r3, #255	; 0xff
 800120c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800120e:	7afb      	ldrb	r3, [r7, #11]
 8001210:	2be6      	cmp	r3, #230	; 0xe6
 8001212:	d91c      	bls.n	800124e <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	b2d8      	uxtb	r0, r3
 8001218:	7afb      	ldrb	r3, [r7, #11]
 800121a:	3319      	adds	r3, #25
 800121c:	b2db      	uxtb	r3, r3
 800121e:	461a      	mov	r2, r3
 8001220:	2120      	movs	r1, #32
 8001222:	f000 f921 	bl	8001468 <CODEC_IO_Write>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4413      	add	r3, r2
 800122e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001230:	88fb      	ldrh	r3, [r7, #6]
 8001232:	b2d8      	uxtb	r0, r3
 8001234:	7afb      	ldrb	r3, [r7, #11]
 8001236:	3319      	adds	r3, #25
 8001238:	b2db      	uxtb	r3, r3
 800123a:	461a      	mov	r2, r3
 800123c:	2121      	movs	r1, #33	; 0x21
 800123e:	f000 f913 	bl	8001468 <CODEC_IO_Write>
 8001242:	4603      	mov	r3, r0
 8001244:	461a      	mov	r2, r3
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4413      	add	r3, r2
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	e01b      	b.n	8001286 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 800124e:	88fb      	ldrh	r3, [r7, #6]
 8001250:	b2d8      	uxtb	r0, r3
 8001252:	7afb      	ldrb	r3, [r7, #11]
 8001254:	3319      	adds	r3, #25
 8001256:	b2db      	uxtb	r3, r3
 8001258:	461a      	mov	r2, r3
 800125a:	2120      	movs	r1, #32
 800125c:	f000 f904 	bl	8001468 <CODEC_IO_Write>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	b2d8      	uxtb	r0, r3
 800126e:	7afb      	ldrb	r3, [r7, #11]
 8001270:	3319      	adds	r3, #25
 8001272:	b2db      	uxtb	r3, r3
 8001274:	461a      	mov	r2, r3
 8001276:	2121      	movs	r1, #33	; 0x21
 8001278:	f000 f8f6 	bl	8001468 <CODEC_IO_Write>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001286:	68fb      	ldr	r3, [r7, #12]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	51eb851f 	.word	0x51eb851f

08001294 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	80fb      	strh	r3, [r7, #6]
  return 0;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	6039      	str	r1, [r7, #0]
 80012ba:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d124      	bne.n	8001310 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80012c6:	88fb      	ldrh	r3, [r7, #6]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	22ff      	movs	r2, #255	; 0xff
 80012cc:	2104      	movs	r1, #4
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 f8ca 	bl	8001468 <CODEC_IO_Write>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2201      	movs	r2, #1
 80012e4:	2122      	movs	r1, #34	; 0x22
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 f8be 	bl	8001468 <CODEC_IO_Write>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	4413      	add	r3, r2
 80012f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2201      	movs	r2, #1
 80012fc:	2123      	movs	r1, #35	; 0x23
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 f8b2 	bl	8001468 <CODEC_IO_Write>
 8001304:	4603      	mov	r3, r0
 8001306:	461a      	mov	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4413      	add	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	e025      	b.n	800135c <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001310:	88fb      	ldrh	r3, [r7, #6]
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2200      	movs	r2, #0
 8001316:	2122      	movs	r1, #34	; 0x22
 8001318:	4618      	mov	r0, r3
 800131a:	f000 f8a5 	bl	8001468 <CODEC_IO_Write>
 800131e:	4603      	mov	r3, r0
 8001320:	461a      	mov	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4413      	add	r3, r2
 8001326:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2200      	movs	r2, #0
 800132e:	2123      	movs	r1, #35	; 0x23
 8001330:	4618      	mov	r0, r3
 8001332:	f000 f899 	bl	8001468 <CODEC_IO_Write>
 8001336:	4603      	mov	r3, r0
 8001338:	461a      	mov	r2, r3
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4413      	add	r3, r2
 800133e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	b2d8      	uxtb	r0, r3
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <cs43l22_SetMute+0xb8>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	461a      	mov	r2, r3
 800134c:	2104      	movs	r1, #4
 800134e:	f000 f88b 	bl	8001468 <CODEC_IO_Write>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4413      	add	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000019a 	.word	0x2000019a

0800136c <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	460a      	mov	r2, r1
 8001376:	80fb      	strh	r3, [r7, #6]
 8001378:	4613      	mov	r3, r2
 800137a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001380:	797b      	ldrb	r3, [r7, #5]
 8001382:	3b01      	subs	r3, #1
 8001384:	2b03      	cmp	r3, #3
 8001386:	d84b      	bhi.n	8001420 <cs43l22_SetOutputMode+0xb4>
 8001388:	a201      	add	r2, pc, #4	; (adr r2, 8001390 <cs43l22_SetOutputMode+0x24>)
 800138a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800138e:	bf00      	nop
 8001390:	080013a1 	.word	0x080013a1
 8001394:	080013c1 	.word	0x080013c1
 8001398:	080013e1 	.word	0x080013e1
 800139c:	08001401 	.word	0x08001401
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80013a0:	88fb      	ldrh	r3, [r7, #6]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	22fa      	movs	r2, #250	; 0xfa
 80013a6:	2104      	movs	r1, #4
 80013a8:	4618      	mov	r0, r3
 80013aa:	f000 f85d 	bl	8001468 <CODEC_IO_Write>
 80013ae:	4603      	mov	r3, r0
 80013b0:	461a      	mov	r2, r3
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4413      	add	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 80013ba:	22fa      	movs	r2, #250	; 0xfa
 80013bc:	701a      	strb	r2, [r3, #0]
      break;
 80013be:	e03f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80013c0:	88fb      	ldrh	r3, [r7, #6]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	22af      	movs	r2, #175	; 0xaf
 80013c6:	2104      	movs	r1, #4
 80013c8:	4618      	mov	r0, r3
 80013ca:	f000 f84d 	bl	8001468 <CODEC_IO_Write>
 80013ce:	4603      	mov	r3, r0
 80013d0:	461a      	mov	r2, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	4413      	add	r3, r2
 80013d6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80013d8:	4b1c      	ldr	r3, [pc, #112]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 80013da:	22af      	movs	r2, #175	; 0xaf
 80013dc:	701a      	strb	r2, [r3, #0]
      break;
 80013de:	e02f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	22aa      	movs	r2, #170	; 0xaa
 80013e6:	2104      	movs	r1, #4
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 f83d 	bl	8001468 <CODEC_IO_Write>
 80013ee:	4603      	mov	r3, r0
 80013f0:	461a      	mov	r2, r3
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013f8:	4b14      	ldr	r3, [pc, #80]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 80013fa:	22aa      	movs	r2, #170	; 0xaa
 80013fc:	701a      	strb	r2, [r3, #0]
      break;
 80013fe:	e01f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2205      	movs	r2, #5
 8001406:	2104      	movs	r1, #4
 8001408:	4618      	mov	r0, r3
 800140a:	f000 f82d 	bl	8001468 <CODEC_IO_Write>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	4413      	add	r3, r2
 8001416:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 800141a:	2205      	movs	r2, #5
 800141c:	701a      	strb	r2, [r3, #0]
      break;    
 800141e:	e00f      	b.n	8001440 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001420:	88fb      	ldrh	r3, [r7, #6]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2205      	movs	r2, #5
 8001426:	2104      	movs	r1, #4
 8001428:	4618      	mov	r0, r3
 800142a:	f000 f81d 	bl	8001468 <CODEC_IO_Write>
 800142e:	4603      	mov	r3, r0
 8001430:	461a      	mov	r2, r3
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	4413      	add	r3, r2
 8001436:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001438:	4b04      	ldr	r3, [pc, #16]	; (800144c <cs43l22_SetOutputMode+0xe0>)
 800143a:	2205      	movs	r2, #5
 800143c:	701a      	strb	r2, [r3, #0]
      break;
 800143e:	bf00      	nop
  }  
  return counter;
 8001440:	68fb      	ldr	r3, [r7, #12]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	2000019a 	.word	0x2000019a

08001450 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
  return 0;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
 8001472:	460b      	mov	r3, r1
 8001474:	71bb      	strb	r3, [r7, #6]
 8001476:	4613      	mov	r3, r2
 8001478:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800147e:	797a      	ldrb	r2, [r7, #5]
 8001480:	79b9      	ldrb	r1, [r7, #6]
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fc0e 	bl	8000ca6 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	b2db      	uxtb	r3, r3
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	4a08      	ldr	r2, [pc, #32]	; (80014c8 <disk_status+0x30>)
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	79fa      	ldrb	r2, [r7, #7]
 80014b0:	4905      	ldr	r1, [pc, #20]	; (80014c8 <disk_status+0x30>)
 80014b2:	440a      	add	r2, r1
 80014b4:	7a12      	ldrb	r2, [r2, #8]
 80014b6:	4610      	mov	r0, r2
 80014b8:	4798      	blx	r3
 80014ba:	4603      	mov	r3, r0
 80014bc:	73fb      	strb	r3, [r7, #15]
  return stat;
 80014be:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200001b0 	.word	0x200001b0

080014cc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80014d6:	2300      	movs	r3, #0
 80014d8:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	4a0d      	ldr	r2, [pc, #52]	; (8001514 <disk_initialize+0x48>)
 80014de:	5cd3      	ldrb	r3, [r2, r3]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d111      	bne.n	8001508 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	4a0b      	ldr	r2, [pc, #44]	; (8001514 <disk_initialize+0x48>)
 80014e8:	2101      	movs	r1, #1
 80014ea:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	4a09      	ldr	r2, [pc, #36]	; (8001514 <disk_initialize+0x48>)
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	79fa      	ldrb	r2, [r7, #7]
 80014fa:	4906      	ldr	r1, [pc, #24]	; (8001514 <disk_initialize+0x48>)
 80014fc:	440a      	add	r2, r1
 80014fe:	7a12      	ldrb	r2, [r2, #8]
 8001500:	4610      	mov	r0, r2
 8001502:	4798      	blx	r3
 8001504:	4603      	mov	r3, r0
 8001506:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200001b0 	.word	0x200001b0

08001518 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b087      	sub	sp, #28
 800151c:	af00      	add	r7, sp, #0
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	4603      	mov	r3, r0
 8001526:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <disk_read+0x3c>)
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	689c      	ldr	r4, [r3, #8]
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	4a07      	ldr	r2, [pc, #28]	; (8001554 <disk_read+0x3c>)
 8001538:	4413      	add	r3, r2
 800153a:	7a18      	ldrb	r0, [r3, #8]
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	47a0      	blx	r4
 8001544:	4603      	mov	r3, r0
 8001546:	75fb      	strb	r3, [r7, #23]
  return res;
 8001548:	7dfb      	ldrb	r3, [r7, #23]
}
 800154a:	4618      	mov	r0, r3
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd90      	pop	{r4, r7, pc}
 8001552:	bf00      	nop
 8001554:	200001b0 	.word	0x200001b0

08001558 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	4603      	mov	r3, r0
 8001566:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	4a0a      	ldr	r2, [pc, #40]	; (8001594 <disk_write+0x3c>)
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	68dc      	ldr	r4, [r3, #12]
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	4a07      	ldr	r2, [pc, #28]	; (8001594 <disk_write+0x3c>)
 8001578:	4413      	add	r3, r2
 800157a:	7a18      	ldrb	r0, [r3, #8]
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	47a0      	blx	r4
 8001584:	4603      	mov	r3, r0
 8001586:	75fb      	strb	r3, [r7, #23]
  return res;
 8001588:	7dfb      	ldrb	r3, [r7, #23]
}
 800158a:	4618      	mov	r0, r3
 800158c:	371c      	adds	r7, #28
 800158e:	46bd      	mov	sp, r7
 8001590:	bd90      	pop	{r4, r7, pc}
 8001592:	bf00      	nop
 8001594:	200001b0 	.word	0x200001b0

08001598 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	603a      	str	r2, [r7, #0]
 80015a2:	71fb      	strb	r3, [r7, #7]
 80015a4:	460b      	mov	r3, r1
 80015a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4a09      	ldr	r2, [pc, #36]	; (80015d0 <disk_ioctl+0x38>)
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	79fa      	ldrb	r2, [r7, #7]
 80015b6:	4906      	ldr	r1, [pc, #24]	; (80015d0 <disk_ioctl+0x38>)
 80015b8:	440a      	add	r2, r1
 80015ba:	7a10      	ldrb	r0, [r2, #8]
 80015bc:	79b9      	ldrb	r1, [r7, #6]
 80015be:	683a      	ldr	r2, [r7, #0]
 80015c0:	4798      	blx	r3
 80015c2:	4603      	mov	r3, r0
 80015c4:	73fb      	strb	r3, [r7, #15]
  return res;
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	200001b0 	.word	0x200001b0

080015d4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80015d8:	490a      	ldr	r1, [pc, #40]	; (8001604 <MX_FATFS_Init+0x30>)
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <MX_FATFS_Init+0x34>)
 80015dc:	f002 ffe8 	bl	80045b0 <FATFS_LinkDriver>
 80015e0:	4603      	mov	r3, r0
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <MX_FATFS_Init+0x38>)
 80015e6:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    printf("# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <MX_FATFS_Init+0x38>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <MX_FATFS_Init+0x20>
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <MX_FATFS_Init+0x3c>)
 80015f2:	e000      	b.n	80015f6 <MX_FATFS_Init+0x22>
 80015f4:	4b07      	ldr	r3, [pc, #28]	; (8001614 <MX_FATFS_Init+0x40>)
 80015f6:	4619      	mov	r1, r3
 80015f8:	4807      	ldr	r0, [pc, #28]	; (8001618 <MX_FATFS_Init+0x44>)
 80015fa:	f00a fb1d 	bl	800bc38 <iprintf>
    /* USER CODE END Init */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000144c 	.word	0x2000144c
 8001608:	20000040 	.word	0x20000040
 800160c:	20001450 	.word	0x20001450
 8001610:	0800cb48 	.word	0x0800cb48
 8001614:	0800cb58 	.word	0x0800cb58
 8001618:	0800cb60 	.word	0x0800cb60

0800161c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800161c:	b480      	push	{r7}
 800161e:	b087      	sub	sp, #28
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8001630:	e007      	b.n	8001642 <mem_cpy+0x26>
		*d++ = *s++;
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	1c53      	adds	r3, r2, #1
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	1c59      	adds	r1, r3, #1
 800163c:	6179      	str	r1, [r7, #20]
 800163e:	7812      	ldrb	r2, [r2, #0]
 8001640:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	1e5a      	subs	r2, r3, #1
 8001646:	607a      	str	r2, [r7, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f2      	bne.n	8001632 <mem_cpy+0x16>
}
 800164c:	bf00      	nop
 800164e:	371c      	adds	r7, #28
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8001668:	e005      	b.n	8001676 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	1c5a      	adds	r2, r3, #1
 800166e:	617a      	str	r2, [r7, #20]
 8001670:	68ba      	ldr	r2, [r7, #8]
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	1e5a      	subs	r2, r3, #1
 800167a:	607a      	str	r2, [r7, #4]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1f4      	bne.n	800166a <mem_set+0x12>
}
 8001680:	bf00      	nop
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	61fb      	str	r3, [r7, #28]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80016a4:	bf00      	nop
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	1e5a      	subs	r2, r3, #1
 80016aa:	607a      	str	r2, [r7, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00d      	beq.n	80016cc <mem_cmp+0x40>
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	61fa      	str	r2, [r7, #28]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	4619      	mov	r1, r3
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	61ba      	str	r2, [r7, #24]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	1acb      	subs	r3, r1, r3
 80016c4:	617b      	str	r3, [r7, #20]
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d0ec      	beq.n	80016a6 <mem_cmp+0x1a>
	return r;
 80016cc:	697b      	ldr	r3, [r7, #20]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3724      	adds	r7, #36	; 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80016e4:	e002      	b.n	80016ec <chk_chr+0x12>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3301      	adds	r3, #1
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <chk_chr+0x26>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d1f2      	bne.n	80016e6 <chk_chr+0xc>
	return *str;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	781b      	ldrb	r3, [r3, #0]
}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800171a:	2300      	movs	r3, #0
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	e038      	b.n	8001796 <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 8001724:	4930      	ldr	r1, [pc, #192]	; (80017e8 <chk_lock+0xd8>)
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	4613      	mov	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	440b      	add	r3, r1
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d029      	beq.n	800178c <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8001738:	492b      	ldr	r1, [pc, #172]	; (80017e8 <chk_lock+0xd8>)
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800174e:	429a      	cmp	r2, r3
 8001750:	d11e      	bne.n	8001790 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 8001752:	4925      	ldr	r1, [pc, #148]	; (80017e8 <chk_lock+0xd8>)
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	4613      	mov	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	4413      	add	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	440b      	add	r3, r1
 8001760:	3304      	adds	r3, #4
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800176a:	429a      	cmp	r2, r3
 800176c:	d110      	bne.n	8001790 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800176e:	491e      	ldr	r1, [pc, #120]	; (80017e8 <chk_lock+0xd8>)
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	4613      	mov	r3, r2
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	4413      	add	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	440b      	add	r3, r1
 800177c:	3308      	adds	r3, #8
 800177e:	881a      	ldrh	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 8001786:	429a      	cmp	r2, r3
 8001788:	d102      	bne.n	8001790 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800178a:	e007      	b.n	800179c <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800178c:	2301      	movs	r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	3301      	adds	r3, #1
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0c3      	beq.n	8001724 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d109      	bne.n	80017b6 <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d102      	bne.n	80017ae <chk_lock+0x9e>
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d101      	bne.n	80017b2 <chk_lock+0xa2>
 80017ae:	2300      	movs	r3, #0
 80017b0:	e013      	b.n	80017da <chk_lock+0xca>
 80017b2:	2312      	movs	r3, #18
 80017b4:	e011      	b.n	80017da <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d10b      	bne.n	80017d4 <chk_lock+0xc4>
 80017bc:	490a      	ldr	r1, [pc, #40]	; (80017e8 <chk_lock+0xd8>)
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	4613      	mov	r3, r2
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	4413      	add	r3, r2
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	440b      	add	r3, r1
 80017ca:	330a      	adds	r3, #10
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017d2:	d101      	bne.n	80017d8 <chk_lock+0xc8>
 80017d4:	2310      	movs	r3, #16
 80017d6:	e000      	b.n	80017da <chk_lock+0xca>
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	200001a4 	.word	0x200001a4

080017ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80017f2:	2300      	movs	r3, #0
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	e002      	b.n	80017fe <enq_lock+0x12>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3301      	adds	r3, #1
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d109      	bne.n	8001818 <enq_lock+0x2c>
 8001804:	490a      	ldr	r1, [pc, #40]	; (8001830 <enq_lock+0x44>)
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	4613      	mov	r3, r2
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	4413      	add	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	440b      	add	r3, r1
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1ef      	bne.n	80017f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b01      	cmp	r3, #1
 800181c:	bf14      	ite	ne
 800181e:	2301      	movne	r3, #1
 8001820:	2300      	moveq	r3, #0
 8001822:	b2db      	uxtb	r3, r3
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	200001a4 	.word	0x200001a4

08001834 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	e02b      	b.n	800189c <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8001844:	4956      	ldr	r1, [pc, #344]	; (80019a0 <inc_lock+0x16c>)
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	4613      	mov	r3, r2
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	4413      	add	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	440b      	add	r3, r1
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800185a:	429a      	cmp	r2, r3
 800185c:	d11b      	bne.n	8001896 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800185e:	4950      	ldr	r1, [pc, #320]	; (80019a0 <inc_lock+0x16c>)
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	4613      	mov	r3, r2
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	4413      	add	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	440b      	add	r3, r1
 800186c:	3304      	adds	r3, #4
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8001876:	429a      	cmp	r2, r3
 8001878:	d10d      	bne.n	8001896 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800187a:	4949      	ldr	r1, [pc, #292]	; (80019a0 <inc_lock+0x16c>)
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	4613      	mov	r3, r2
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	4413      	add	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	3308      	adds	r3, #8
 800188a:	881a      	ldrh	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8001892:	429a      	cmp	r2, r3
 8001894:	d006      	beq.n	80018a4 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	3301      	adds	r3, #1
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0d0      	beq.n	8001844 <inc_lock+0x10>
 80018a2:	e000      	b.n	80018a6 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 80018a4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d145      	bne.n	8001938 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	e002      	b.n	80018b8 <inc_lock+0x84>
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	3301      	adds	r3, #1
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d109      	bne.n	80018d2 <inc_lock+0x9e>
 80018be:	4938      	ldr	r1, [pc, #224]	; (80019a0 <inc_lock+0x16c>)
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	4613      	mov	r3, r2
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	4413      	add	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	440b      	add	r3, r1
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1ef      	bne.n	80018b2 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d101      	bne.n	80018dc <inc_lock+0xa8>
 80018d8:	2300      	movs	r3, #0
 80018da:	e05a      	b.n	8001992 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80018e2:	482f      	ldr	r0, [pc, #188]	; (80019a0 <inc_lock+0x16c>)
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	4613      	mov	r3, r2
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	4413      	add	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4403      	add	r3, r0
 80018f0:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80018f8:	4829      	ldr	r0, [pc, #164]	; (80019a0 <inc_lock+0x16c>)
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	4613      	mov	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4413      	add	r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4403      	add	r3, r0
 8001906:	3304      	adds	r3, #4
 8001908:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8001910:	4923      	ldr	r1, [pc, #140]	; (80019a0 <inc_lock+0x16c>)
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	4613      	mov	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	4413      	add	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	440b      	add	r3, r1
 800191e:	3308      	adds	r3, #8
 8001920:	4602      	mov	r2, r0
 8001922:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8001924:	491e      	ldr	r1, [pc, #120]	; (80019a0 <inc_lock+0x16c>)
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	4613      	mov	r3, r2
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	4413      	add	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	440b      	add	r3, r1
 8001932:	330a      	adds	r3, #10
 8001934:	2200      	movs	r2, #0
 8001936:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00c      	beq.n	8001958 <inc_lock+0x124>
 800193e:	4918      	ldr	r1, [pc, #96]	; (80019a0 <inc_lock+0x16c>)
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	4613      	mov	r3, r2
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4413      	add	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	440b      	add	r3, r1
 800194c:	330a      	adds	r3, #10
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <inc_lock+0x124>
 8001954:	2300      	movs	r3, #0
 8001956:	e01c      	b.n	8001992 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10b      	bne.n	8001976 <inc_lock+0x142>
 800195e:	4910      	ldr	r1, [pc, #64]	; (80019a0 <inc_lock+0x16c>)
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	4613      	mov	r3, r2
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	4413      	add	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	440b      	add	r3, r1
 800196c:	330a      	adds	r3, #10
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	b299      	uxth	r1, r3
 8001974:	e001      	b.n	800197a <inc_lock+0x146>
 8001976:	f44f 7180 	mov.w	r1, #256	; 0x100
 800197a:	4809      	ldr	r0, [pc, #36]	; (80019a0 <inc_lock+0x16c>)
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	4613      	mov	r3, r2
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	4413      	add	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4403      	add	r3, r0
 8001988:	330a      	adds	r3, #10
 800198a:	460a      	mov	r2, r1
 800198c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	3301      	adds	r3, #1
}
 8001992:	4618      	mov	r0, r3
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	200001a4 	.word	0x200001a4

080019a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	607b      	str	r3, [r7, #4]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d12e      	bne.n	8001a16 <dec_lock+0x72>
		n = Files[i].ctr;
 80019b8:	491b      	ldr	r1, [pc, #108]	; (8001a28 <dec_lock+0x84>)
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	4613      	mov	r3, r2
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	4413      	add	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	330a      	adds	r3, #10
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80019cc:	89fb      	ldrh	r3, [r7, #14]
 80019ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019d2:	d101      	bne.n	80019d8 <dec_lock+0x34>
 80019d4:	2300      	movs	r3, #0
 80019d6:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 80019d8:	89fb      	ldrh	r3, [r7, #14]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <dec_lock+0x40>
 80019de:	89fb      	ldrh	r3, [r7, #14]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80019e4:	4910      	ldr	r1, [pc, #64]	; (8001a28 <dec_lock+0x84>)
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	4613      	mov	r3, r2
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	4413      	add	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	440b      	add	r3, r1
 80019f2:	330a      	adds	r3, #10
 80019f4:	89fa      	ldrh	r2, [r7, #14]
 80019f6:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80019f8:	89fb      	ldrh	r3, [r7, #14]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d108      	bne.n	8001a10 <dec_lock+0x6c>
 80019fe:	490a      	ldr	r1, [pc, #40]	; (8001a28 <dec_lock+0x84>)
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4413      	add	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8001a10:	2300      	movs	r3, #0
 8001a12:	737b      	strb	r3, [r7, #13]
 8001a14:	e001      	b.n	8001a1a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8001a16:	2302      	movs	r3, #2
 8001a18:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8001a1a:	7b7b      	ldrb	r3, [r7, #13]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	200001a4 	.word	0x200001a4

08001a2c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	e016      	b.n	8001a68 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8001a3a:	4910      	ldr	r1, [pc, #64]	; (8001a7c <clear_lock+0x50>)
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d108      	bne.n	8001a62 <clear_lock+0x36>
 8001a50:	490a      	ldr	r1, [pc, #40]	; (8001a7c <clear_lock+0x50>)
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	3301      	adds	r3, #1
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0e5      	beq.n	8001a3a <clear_lock+0xe>
	}
}
 8001a6e:	bf00      	nop
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	200001a4 	.word	0x200001a4

08001a80 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d038      	beq.n	8001b08 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8001a9c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	f7ff fd55 	bl	8001558 <disk_write>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d002      	beq.n	8001aba <sync_window+0x3a>
			res = FR_DISK_ERR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	73fb      	strb	r3, [r7, #15]
 8001ab8:	e026      	b.n	8001b08 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	1ad2      	subs	r2, r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d218      	bcs.n	8001b08 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	e010      	b.n	8001b02 <sync_window+0x82>
					wsect += fs->fsize;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4413      	add	r3, r2
 8001aea:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	2301      	movs	r3, #1
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	f7ff fd2e 	bl	8001558 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d8eb      	bhi.n	8001ae0 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b084      	sub	sp, #16
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d01b      	beq.n	8001b64 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7ff ffa7 	bl	8001a80 <sync_window>
 8001b32:	4603      	mov	r3, r0
 8001b34:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d113      	bne.n	8001b64 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	2301      	movs	r3, #1
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	f7ff fce6 	bl	8001518 <disk_read>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d004      	beq.n	8001b5c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b56:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b084      	sub	sp, #16
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ff82 	bl	8001a80 <sync_window>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f040 809b 	bne.w	8001cbe <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	f040 8088 	bne.w	8001ca4 <sync_fs+0x136>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	f040 8082 	bne.w	8001ca4 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fd55 	bl	8001658 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2255      	movs	r2, #85	; 0x55
 8001bb2:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	22aa      	movs	r2, #170	; 0xaa
 8001bba:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2252      	movs	r2, #82	; 0x52
 8001bc2:	701a      	strb	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2252      	movs	r2, #82	; 0x52
 8001bc8:	705a      	strb	r2, [r3, #1]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2261      	movs	r2, #97	; 0x61
 8001bce:	709a      	strb	r2, [r3, #2]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2241      	movs	r2, #65	; 0x41
 8001bd4:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2272      	movs	r2, #114	; 0x72
 8001bda:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2272      	movs	r2, #114	; 0x72
 8001be2:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2241      	movs	r2, #65	; 0x41
 8001bea:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2261      	movs	r2, #97	; 0x61
 8001bf2:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	0a1b      	lsrs	r3, r3, #8
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001c1e:	0c1b      	lsrs	r3, r3, #16
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8001c2e:	0e1b      	lsrs	r3, r3, #24
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c60:	0c1b      	lsrs	r3, r3, #16
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8001c70:	0e1b      	lsrs	r3, r3, #24
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8001c96:	2301      	movs	r3, #1
 8001c98:	f7ff fc5e 	bl	8001558 <disk_write>
			fs->fsi_flag = 0;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8001caa:	2200      	movs	r2, #0
 8001cac:	2100      	movs	r1, #0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fc72 	bl	8001598 <disk_ioctl>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <sync_fs+0x150>
			res = FR_DISK_ERR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	3b02      	subs	r3, #2
 8001cd6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001cde:	3b02      	subs	r3, #2
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d301      	bcc.n	8001cea <clust2sect+0x22>
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e00a      	b.n	8001d00 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	fb03 f202 	mul.w	r2, r3, r2
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8001cfe:	4413      	add	r3, r2
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d905      	bls.n	8001d28 <get_fat+0x1c>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d302      	bcc.n	8001d2e <get_fat+0x22>
		val = 1;	/* Internal error */
 8001d28:	2301      	movs	r3, #1
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	e0a0      	b.n	8001e70 <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d32:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d044      	beq.n	8001dc8 <get_fat+0xbc>
 8001d3e:	2b03      	cmp	r3, #3
 8001d40:	d063      	beq.n	8001e0a <get_fat+0xfe>
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	f040 808a 	bne.w	8001e5c <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	085b      	lsrs	r3, r3, #1
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	4413      	add	r3, r2
 8001d54:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	0a5b      	lsrs	r3, r3, #9
 8001d60:	4413      	add	r3, r2
 8001d62:	4619      	mov	r1, r3
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff fed4 	bl	8001b12 <move_window>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d178      	bne.n	8001e62 <get_fat+0x156>
			wc = fs->win.d8[bc++ % SS(fs)];
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	1c5a      	adds	r2, r3, #1
 8001d74:	60fa      	str	r2, [r7, #12]
 8001d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	5cd3      	ldrb	r3, [r2, r3]
 8001d7e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	0a5b      	lsrs	r3, r3, #9
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff febf 	bl	8001b12 <move_window>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d165      	bne.n	8001e66 <get_fat+0x15a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	5cd3      	ldrb	r3, [r2, r3]
 8001da4:	021b      	lsls	r3, r3, #8
 8001da6:	461a      	mov	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d002      	beq.n	8001dbe <get_fat+0xb2>
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	091b      	lsrs	r3, r3, #4
 8001dbc:	e002      	b.n	8001dc4 <get_fat+0xb8>
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc4:	617b      	str	r3, [r7, #20]
			break;
 8001dc6:	e053      	b.n	8001e70 <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	0a1b      	lsrs	r3, r3, #8
 8001dd2:	4413      	add	r3, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff fe9b 	bl	8001b12 <move_window>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d143      	bne.n	8001e6a <get_fat+0x15e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	3301      	adds	r3, #1
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	b21a      	sxth	r2, r3
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	b21b      	sxth	r3, r3
 8001e00:	4313      	orrs	r3, r2
 8001e02:	b21b      	sxth	r3, r3
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	617b      	str	r3, [r7, #20]
			break;
 8001e08:	e032      	b.n	8001e70 <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	09db      	lsrs	r3, r3, #7
 8001e14:	4413      	add	r3, r2
 8001e16:	4619      	mov	r1, r3
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff fe7a 	bl	8001b12 <move_window>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d124      	bne.n	8001e6e <get_fat+0x162>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	3303      	adds	r3, #3
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	061a      	lsls	r2, r3, #24
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	041b      	lsls	r3, r3, #16
 8001e42:	4313      	orrs	r3, r2
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	3201      	adds	r2, #1
 8001e48:	7812      	ldrb	r2, [r2, #0]
 8001e4a:	0212      	lsls	r2, r2, #8
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	7812      	ldrb	r2, [r2, #0]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001e58:	617b      	str	r3, [r7, #20]
			break;
 8001e5a:	e009      	b.n	8001e70 <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	617b      	str	r3, [r7, #20]
 8001e60:	e006      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001e62:	bf00      	nop
 8001e64:	e004      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001e66:	bf00      	nop
 8001e68:	e002      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001e6a:	bf00      	nop
 8001e6c:	e000      	b.n	8001e70 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001e6e:	bf00      	nop
		}
	}

	return val;
 8001e70:	697b      	ldr	r3, [r7, #20]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3718      	adds	r7, #24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b088      	sub	sp, #32
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d905      	bls.n	8001e98 <put_fat+0x1e>
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d302      	bcc.n	8001e9e <put_fat+0x24>
		res = FR_INT_ERR;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	77fb      	strb	r3, [r7, #31]
 8001e9c:	e0f3      	b.n	8002086 <put_fat+0x20c>

	} else {
		switch (fs->fs_type) {
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d074      	beq.n	8001f92 <put_fat+0x118>
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	f000 8099 	beq.w	8001fe0 <put_fat+0x166>
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	f040 80df 	bne.w	8002072 <put_fat+0x1f8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	085b      	lsrs	r3, r3, #1
 8001ebc:	697a      	ldr	r2, [r7, #20]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	0a5b      	lsrs	r3, r3, #9
 8001ecc:	4413      	add	r3, r2
 8001ece:	4619      	mov	r1, r3
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f7ff fe1e 	bl	8001b12 <move_window>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001eda:	7ffb      	ldrb	r3, [r7, #31]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f040 80cb 	bne.w	8002078 <put_fat+0x1fe>
			p = &fs->win.d8[bc++ % SS(fs)];
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	617a      	str	r2, [r7, #20]
 8001ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	4413      	add	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00d      	beq.n	8001f18 <put_fat+0x9e>
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	b25b      	sxtb	r3, r3
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	b25a      	sxtb	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	b25b      	sxtb	r3, r3
 8001f10:	4313      	orrs	r3, r2
 8001f12:	b25b      	sxtb	r3, r3
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	e001      	b.n	8001f1c <put_fat+0xa2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	0a5b      	lsrs	r3, r3, #9
 8001f32:	4413      	add	r3, r2
 8001f34:	4619      	mov	r1, r3
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	f7ff fdeb 	bl	8001b12 <move_window>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001f40:	7ffb      	ldrb	r3, [r7, #31]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f040 809a 	bne.w	800207c <put_fat+0x202>
			p = &fs->win.d8[bc % SS(fs)];
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	4413      	add	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <put_fat+0xec>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	e00e      	b.n	8001f84 <put_fat+0x10a>
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	b25b      	sxtb	r3, r3
 8001f6c:	f023 030f 	bic.w	r3, r3, #15
 8001f70:	b25a      	sxtb	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	0a1b      	lsrs	r3, r3, #8
 8001f76:	b25b      	sxtb	r3, r3
 8001f78:	f003 030f 	and.w	r3, r3, #15
 8001f7c:	b25b      	sxtb	r3, r3
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	b25b      	sxtb	r3, r3
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8001f90:	e079      	b.n	8002086 <put_fat+0x20c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	0a1b      	lsrs	r3, r3, #8
 8001f9c:	4413      	add	r3, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f7ff fdb6 	bl	8001b12 <move_window>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001faa:	7ffb      	ldrb	r3, [r7, #31]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d167      	bne.n	8002080 <put_fat+0x206>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4413      	add	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	701a      	strb	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	0a1b      	lsrs	r3, r3, #8
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8001fde:	e052      	b.n	8002086 <put_fat+0x20c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	09db      	lsrs	r3, r3, #7
 8001fea:	4413      	add	r3, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f7ff fd8f 	bl	8001b12 <move_window>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001ff8:	7ffb      	ldrb	r3, [r7, #31]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d142      	bne.n	8002084 <put_fat+0x20a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	4413      	add	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	3303      	adds	r3, #3
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	061a      	lsls	r2, r3, #24
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	3302      	adds	r3, #2
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	041b      	lsls	r3, r3, #16
 800201c:	4313      	orrs	r3, r2
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	3201      	adds	r2, #1
 8002022:	7812      	ldrb	r2, [r2, #0]
 8002024:	0212      	lsls	r2, r2, #8
 8002026:	4313      	orrs	r3, r2
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	7812      	ldrb	r2, [r2, #0]
 800202c:	4313      	orrs	r3, r2
 800202e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	4313      	orrs	r3, r2
 8002036:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	b2da      	uxtb	r2, r3
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	701a      	strb	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	b29b      	uxth	r3, r3
 8002044:	0a1b      	lsrs	r3, r3, #8
 8002046:	b29a      	uxth	r2, r3
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	3301      	adds	r3, #1
 800204c:	b2d2      	uxtb	r2, r2
 800204e:	701a      	strb	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	0c1a      	lsrs	r2, r3, #16
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	3302      	adds	r3, #2
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	701a      	strb	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	0e1a      	lsrs	r2, r3, #24
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	3303      	adds	r3, #3
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8002070:	e009      	b.n	8002086 <put_fat+0x20c>

		default :
			res = FR_INT_ERR;
 8002072:	2302      	movs	r3, #2
 8002074:	77fb      	strb	r3, [r7, #31]
 8002076:	e006      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 8002078:	bf00      	nop
 800207a:	e004      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 800207c:	bf00      	nop
 800207e:	e002      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 8002080:	bf00      	nop
 8002082:	e000      	b.n	8002086 <put_fat+0x20c>
			if (res != FR_OK) break;
 8002084:	bf00      	nop
		}
	}

	return res;
 8002086:	7ffb      	ldrb	r3, [r7, #31]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3720      	adds	r7, #32
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d905      	bls.n	80020ac <remove_chain+0x1c>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d302      	bcc.n	80020b2 <remove_chain+0x22>
		res = FR_INT_ERR;
 80020ac:	2302      	movs	r3, #2
 80020ae:	73fb      	strb	r3, [r7, #15]
 80020b0:	e043      	b.n	800213a <remove_chain+0xaa>

	} else {
		res = FR_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80020b6:	e036      	b.n	8002126 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80020b8:	6839      	ldr	r1, [r7, #0]
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fe26 	bl	8001d0c <get_fat>
 80020c0:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d035      	beq.n	8002134 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d102      	bne.n	80020d4 <remove_chain+0x44>
 80020ce:	2302      	movs	r3, #2
 80020d0:	73fb      	strb	r3, [r7, #15]
 80020d2:	e032      	b.n	800213a <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020da:	d102      	bne.n	80020e2 <remove_chain+0x52>
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
 80020e0:	e02b      	b.n	800213a <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80020e2:	2200      	movs	r2, #0
 80020e4:	6839      	ldr	r1, [r7, #0]
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff fec7 	bl	8001e7a <put_fat>
 80020ec:	4603      	mov	r3, r0
 80020ee:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d120      	bne.n	8002138 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002100:	d00f      	beq.n	8002122 <remove_chain+0x92>
				fs->free_clust++;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002108:	1c5a      	adds	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	b2da      	uxtb	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d3c2      	bcc.n	80020b8 <remove_chain+0x28>
 8002132:	e002      	b.n	800213a <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 8002134:	bf00      	nop
 8002136:	e000      	b.n	800213a <remove_chain+0xaa>
			if (res != FR_OK) break;
 8002138:	bf00      	nop
		}
	}

	return res;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10f      	bne.n	8002174 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800215a:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d005      	beq.n	800216e <create_chain+0x2a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	429a      	cmp	r2, r3
 800216c:	d31c      	bcc.n	80021a8 <create_chain+0x64>
 800216e:	2301      	movs	r3, #1
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	e019      	b.n	80021a8 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8002174:	6839      	ldr	r1, [r7, #0]
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff fdc8 	bl	8001d0c <get_fat>
 800217c:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d801      	bhi.n	8002188 <create_chain+0x44>
 8002184:	2301      	movs	r3, #1
 8002186:	e076      	b.n	8002276 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800218e:	d101      	bne.n	8002194 <create_chain+0x50>
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	e070      	b.n	8002276 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	429a      	cmp	r2, r3
 800219e:	d201      	bcs.n	80021a4 <create_chain+0x60>
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	e068      	b.n	8002276 <create_chain+0x132>
		scl = clst;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	3301      	adds	r3, #1
 80021b0:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d307      	bcc.n	80021ce <create_chain+0x8a>
			ncl = 2;
 80021be:	2302      	movs	r3, #2
 80021c0:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d901      	bls.n	80021ce <create_chain+0x8a>
 80021ca:	2300      	movs	r3, #0
 80021cc:	e053      	b.n	8002276 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80021ce:	6979      	ldr	r1, [r7, #20]
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff fd9b 	bl	8001d0c <get_fat>
 80021d6:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d00e      	beq.n	80021fc <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e4:	d002      	beq.n	80021ec <create_chain+0xa8>
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d101      	bne.n	80021f0 <create_chain+0xac>
			return cs;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	e042      	b.n	8002276 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80021f0:	697a      	ldr	r2, [r7, #20]
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d1d9      	bne.n	80021ac <create_chain+0x68>
 80021f8:	2300      	movs	r3, #0
 80021fa:	e03c      	b.n	8002276 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80021fc:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80021fe:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8002202:	6979      	ldr	r1, [r7, #20]
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff fe38 	bl	8001e7a <put_fat>
 800220a:	4603      	mov	r3, r0
 800220c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800220e:	7bfb      	ldrb	r3, [r7, #15]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d109      	bne.n	8002228 <create_chain+0xe4>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d006      	beq.n	8002228 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	6839      	ldr	r1, [r7, #0]
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff fe2b 	bl	8001e7a <put_fat>
 8002224:	4603      	mov	r3, r0
 8002226:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d11a      	bne.n	8002264 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	697a      	ldr	r2, [r7, #20]
 8002232:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002240:	d018      	beq.n	8002274 <create_chain+0x130>
			fs->free_clust--;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002248:	1e5a      	subs	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	b2da      	uxtb	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8002262:	e007      	b.n	8002274 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d102      	bne.n	8002270 <create_chain+0x12c>
 800226a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800226e:	e000      	b.n	8002272 <create_chain+0x12e>
 8002270:	2301      	movs	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8002274:	697b      	ldr	r3, [r7, #20]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800227e:	b480      	push	{r7}
 8002280:	b087      	sub	sp, #28
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800228e:	3304      	adds	r3, #4
 8002290:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	0a5b      	lsrs	r3, r3, #9
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800229c:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80022a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80022a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1d1a      	adds	r2, r3, #4
 80022aa:	613a      	str	r2, [r7, #16]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <clmt_clust+0x3c>
 80022b6:	2300      	movs	r3, #0
 80022b8:	e010      	b.n	80022dc <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d307      	bcc.n	80022d2 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	3304      	adds	r3, #4
 80022ce:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80022d0:	e7e9      	b.n	80022a6 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80022d2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	4413      	add	r3, r2
}
 80022dc:	4618      	mov	r0, r3
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002302:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d007      	beq.n	800231a <dir_sdi+0x32>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002310:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	429a      	cmp	r2, r3
 8002318:	d301      	bcc.n	800231e <dir_sdi+0x36>
		return FR_INT_ERR;
 800231a:	2302      	movs	r3, #2
 800231c:	e074      	b.n	8002408 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d10c      	bne.n	800233e <dir_sdi+0x56>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800232a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800232e:	2b03      	cmp	r3, #3
 8002330:	d105      	bne.n	800233e <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002338:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800233c:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d111      	bne.n	8002368 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800234a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800234e:	461a      	mov	r2, r3
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	4293      	cmp	r3, r2
 8002354:	d301      	bcc.n	800235a <dir_sdi+0x72>
			return FR_INT_ERR;
 8002356:	2302      	movs	r3, #2
 8002358:	e056      	b.n	8002408 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002360:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	e032      	b.n	80023ce <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800236e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8002376:	e01e      	b.n	80023b6 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800237e:	6979      	ldr	r1, [r7, #20]
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fcc3 	bl	8001d0c <get_fat>
 8002386:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800238e:	d101      	bne.n	8002394 <dir_sdi+0xac>
 8002390:	2301      	movs	r3, #1
 8002392:	e039      	b.n	8002408 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d907      	bls.n	80023aa <dir_sdi+0xc2>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d301      	bcc.n	80023ae <dir_sdi+0xc6>
				return FR_INT_ERR;
 80023aa:	2302      	movs	r3, #2
 80023ac:	e02c      	b.n	8002408 <dir_sdi+0x120>
			idx -= ic;
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d2dc      	bcs.n	8002378 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023c4:	6979      	ldr	r1, [r7, #20]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff fc7e 	bl	8001cc8 <clust2sect>
 80023cc:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <dir_sdi+0xf8>
 80023dc:	2302      	movs	r3, #2
 80023de:	e013      	b.n	8002408 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	091a      	lsrs	r2, r3, #4
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	441a      	add	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023f4:	461a      	mov	r2, r3
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	f003 030f 	and.w	r3, r3, #15
 80023fc:	015b      	lsls	r3, r3, #5
 80023fe:	441a      	add	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8002410:	b590      	push	{r4, r7, lr}
 8002412:	b087      	sub	sp, #28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8002420:	3301      	adds	r3, #1
 8002422:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	b29b      	uxth	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	d004      	beq.n	8002436 <dir_next+0x26>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <dir_next+0x2a>
		return FR_NO_FILE;
 8002436:	2304      	movs	r3, #4
 8002438:	e0dd      	b.n	80025f6 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f003 030f 	and.w	r3, r3, #15
 8002440:	2b00      	cmp	r3, #0
 8002442:	f040 80c6 	bne.w	80025d2 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800244c:	1c5a      	adds	r2, r3, #1
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10b      	bne.n	8002476 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002464:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8002468:	461a      	mov	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4293      	cmp	r3, r2
 800246e:	f0c0 80b0 	bcc.w	80025d2 <dir_next+0x1c2>
				return FR_NO_FILE;
 8002472:	2304      	movs	r3, #4
 8002474:	e0bf      	b.n	80025f6 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8002480:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8002484:	3a01      	subs	r2, #1
 8002486:	4013      	ands	r3, r2
 8002488:	2b00      	cmp	r3, #0
 800248a:	f040 80a2 	bne.w	80025d2 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800249a:	4619      	mov	r1, r3
 800249c:	4610      	mov	r0, r2
 800249e:	f7ff fc35 	bl	8001d0c <get_fat>
 80024a2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d801      	bhi.n	80024ae <dir_next+0x9e>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e0a3      	b.n	80025f6 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024b4:	d101      	bne.n	80024ba <dir_next+0xaa>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e09d      	b.n	80025f6 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80024c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d374      	bcc.n	80025b4 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <dir_next+0xc4>
 80024d0:	2304      	movs	r3, #4
 80024d2:	e090      	b.n	80025f6 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f7ff fe2e 	bl	8002144 <create_chain>
 80024e8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <dir_next+0xe4>
 80024f0:	2307      	movs	r3, #7
 80024f2:	e080      	b.n	80025f6 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d101      	bne.n	80024fe <dir_next+0xee>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e07b      	b.n	80025f6 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002504:	d101      	bne.n	800250a <dir_next+0xfa>
 8002506:	2301      	movs	r3, #1
 8002508:	e075      	b.n	80025f6 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fab5 	bl	8001a80 <sync_window>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <dir_next+0x110>
 800251c:	2301      	movs	r3, #1
 800251e:	e06a      	b.n	80025f6 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800252a:	2100      	movs	r1, #0
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff f893 	bl	8001658 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800253e:	6979      	ldr	r1, [r7, #20]
 8002540:	4610      	mov	r0, r2
 8002542:	f7ff fbc1 	bl	8001cc8 <clust2sect>
 8002546:	4603      	mov	r3, r0
 8002548:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800254c:	2300      	movs	r3, #0
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	e01b      	b.n	800258a <dir_next+0x17a>
						dp->fs->wflag = 1;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fa8b 	bl	8001a80 <sync_window>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <dir_next+0x164>
 8002570:	2301      	movs	r3, #1
 8002572:	e040      	b.n	80025f6 <dir_next+0x1e6>
						dp->fs->winsect++;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800257a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800257e:	3201      	adds	r2, #1
 8002580:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	3301      	adds	r3, #1
 8002588:	613b      	str	r3, [r7, #16]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002590:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002594:	461a      	mov	r2, r3
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	4293      	cmp	r3, r2
 800259a:	d3da      	bcc.n	8002552 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025a2:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	1a8a      	subs	r2, r1, r2
 80025b0:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025c2:	6979      	ldr	r1, [r7, #20]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff fb7f 	bl	8001cc8 <clust2sect>
 80025ca:	4602      	mov	r2, r0
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025e2:	461a      	mov	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	015b      	lsls	r3, r3, #5
 80025ec:	441a      	add	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	371c      	adds	r7, #28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd90      	pop	{r4, r7, pc}

080025fe <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b084      	sub	sp, #16
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8002608:	2100      	movs	r1, #0
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff fe6c 	bl	80022e8 <dir_sdi>
 8002610:	4603      	mov	r3, r0
 8002612:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8002614:	7bfb      	ldrb	r3, [r7, #15]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d131      	bne.n	800267e <dir_alloc+0x80>
		n = 0;
 800261a:	2300      	movs	r3, #0
 800261c:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800262a:	4619      	mov	r1, r3
 800262c:	4610      	mov	r0, r2
 800262e:	f7ff fa70 	bl	8001b12 <move_window>
 8002632:	4603      	mov	r3, r0
 8002634:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d11f      	bne.n	800267c <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2be5      	cmp	r3, #229	; 0xe5
 8002646:	d005      	beq.n	8002654 <dir_alloc+0x56>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d107      	bne.n	8002664 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	3301      	adds	r3, #1
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	68ba      	ldr	r2, [r7, #8]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d102      	bne.n	8002668 <dir_alloc+0x6a>
 8002662:	e00c      	b.n	800267e <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002664:	2300      	movs	r3, #0
 8002666:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8002668:	2101      	movs	r1, #1
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff fed0 	bl	8002410 <dir_next>
 8002670:	4603      	mov	r3, r0
 8002672:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d0d1      	beq.n	800261e <dir_alloc+0x20>
 800267a:	e000      	b.n	800267e <dir_alloc+0x80>
			if (res != FR_OK) break;
 800267c:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	2b04      	cmp	r3, #4
 8002682:	d101      	bne.n	8002688 <dir_alloc+0x8a>
 8002684:	2307      	movs	r3, #7
 8002686:	73fb      	strb	r3, [r7, #15]
	return res;
 8002688:	7bfb      	ldrb	r3, [r7, #15]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8002692:	b480      	push	{r7}
 8002694:	b085      	sub	sp, #20
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	331b      	adds	r3, #27
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	b21a      	sxth	r2, r3
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	331a      	adds	r3, #26
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	b21b      	sxth	r3, r3
 80026ae:	4313      	orrs	r3, r2
 80026b0:	b21b      	sxth	r3, r3
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80026bc:	2b03      	cmp	r3, #3
 80026be:	d10f      	bne.n	80026e0 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	3315      	adds	r3, #21
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	b21a      	sxth	r2, r3
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	3314      	adds	r3, #20
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	b21b      	sxth	r3, r3
 80026d2:	4313      	orrs	r3, r2
 80026d4:	b21b      	sxth	r3, r3
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	041b      	lsls	r3, r3, #16
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]

	return cl;
 80026e0:	68fb      	ldr	r3, [r7, #12]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	331a      	adds	r3, #26
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	701a      	strb	r2, [r3, #0]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	b29b      	uxth	r3, r3
 8002706:	0a1b      	lsrs	r3, r3, #8
 8002708:	b29a      	uxth	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	331b      	adds	r3, #27
 800270e:	b2d2      	uxtb	r2, r2
 8002710:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	0c1a      	lsrs	r2, r3, #16
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3314      	adds	r3, #20
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	0c1b      	lsrs	r3, r3, #16
 8002722:	b29b      	uxth	r3, r3
 8002724:	0a1b      	lsrs	r3, r3, #8
 8002726:	b29a      	uxth	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3315      	adds	r3, #21
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	701a      	strb	r2, [r3, #0]
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002744:	2100      	movs	r1, #0
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7ff fdce 	bl	80022e8 <dir_sdi>
 800274c:	4603      	mov	r3, r0
 800274e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8002750:	7dfb      	ldrb	r3, [r7, #23]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <dir_find+0x1e>
 8002756:	7dfb      	ldrb	r3, [r7, #23]
 8002758:	e03b      	b.n	80027d2 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002766:	4619      	mov	r1, r3
 8002768:	4610      	mov	r0, r2
 800276a:	f7ff f9d2 	bl	8001b12 <move_window>
 800276e:	4603      	mov	r3, r0
 8002770:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002772:	7dfb      	ldrb	r3, [r7, #23]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d128      	bne.n	80027ca <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800277e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002786:	7bfb      	ldrb	r3, [r7, #15]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d102      	bne.n	8002792 <dir_find+0x56>
 800278c:	2304      	movs	r3, #4
 800278e:	75fb      	strb	r3, [r7, #23]
 8002790:	e01e      	b.n	80027d0 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	330b      	adds	r3, #11
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	2b00      	cmp	r3, #0
 800279e:	d10a      	bne.n	80027b6 <dir_find+0x7a>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80027a6:	220b      	movs	r2, #11
 80027a8:	4619      	mov	r1, r3
 80027aa:	6938      	ldr	r0, [r7, #16]
 80027ac:	f7fe ff6e 	bl	800168c <mem_cmp>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00b      	beq.n	80027ce <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80027b6:	2100      	movs	r1, #0
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff fe29 	bl	8002410 <dir_next>
 80027be:	4603      	mov	r3, r0
 80027c0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80027c2:	7dfb      	ldrb	r3, [r7, #23]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0c8      	beq.n	800275a <dir_find+0x1e>
 80027c8:	e002      	b.n	80027d0 <dir_find+0x94>
		if (res != FR_OK) break;
 80027ca:	bf00      	nop
 80027cc:	e000      	b.n	80027d0 <dir_find+0x94>
			break;
 80027ce:	bf00      	nop

	return res;
 80027d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b086      	sub	sp, #24
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
 80027e2:	6039      	str	r1, [r7, #0]
	BYTE a, c, *dir;
#if _USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	res = FR_NO_FILE;
 80027e4:	2304      	movs	r3, #4
 80027e6:	75fb      	strb	r3, [r7, #23]
	while (dp->sect) {
 80027e8:	e03f      	b.n	800286a <dir_read+0x90>
		res = move_window(dp->fs, dp->sect);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80027f6:	4619      	mov	r1, r3
 80027f8:	4610      	mov	r0, r2
 80027fa:	f7ff f98a 	bl	8001b12 <move_window>
 80027fe:	4603      	mov	r3, r0
 8002800:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002802:	7dfb      	ldrb	r3, [r7, #23]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d136      	bne.n	8002876 <dir_read+0x9c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800280e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002816:	7bfb      	ldrb	r3, [r7, #15]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d102      	bne.n	8002822 <dir_read+0x48>
 800281c:	2304      	movs	r3, #4
 800281e:	75fb      	strb	r3, [r7, #23]
 8002820:	e02e      	b.n	8002880 <dir_read+0xa6>
		a = dir[DIR_Attr] & AM_MASK;
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	330b      	adds	r3, #11
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800282c:	73bb      	strb	r3, [r7, #14]
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
				break;
			}
		}
#else		/* Non LFN configuration */
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 800282e:	7bfb      	ldrb	r3, [r7, #15]
 8002830:	2be5      	cmp	r3, #229	; 0xe5
 8002832:	d011      	beq.n	8002858 <dir_read+0x7e>
 8002834:	7bfb      	ldrb	r3, [r7, #15]
 8002836:	2b2e      	cmp	r3, #46	; 0x2e
 8002838:	d00e      	beq.n	8002858 <dir_read+0x7e>
 800283a:	7bbb      	ldrb	r3, [r7, #14]
 800283c:	2b0f      	cmp	r3, #15
 800283e:	d00b      	beq.n	8002858 <dir_read+0x7e>
 8002840:	7bbb      	ldrb	r3, [r7, #14]
 8002842:	f023 0320 	bic.w	r3, r3, #32
 8002846:	2b08      	cmp	r3, #8
 8002848:	bf0c      	ite	eq
 800284a:	2301      	moveq	r3, #1
 800284c:	2300      	movne	r3, #0
 800284e:	b2db      	uxtb	r3, r3
 8002850:	461a      	mov	r2, r3
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	4293      	cmp	r3, r2
 8002856:	d010      	beq.n	800287a <dir_read+0xa0>
			break;
#endif
		res = dir_next(dp, 0);				/* Next entry */
 8002858:	2100      	movs	r1, #0
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff fdd8 	bl	8002410 <dir_next>
 8002860:	4603      	mov	r3, r0
 8002862:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002864:	7dfb      	ldrb	r3, [r7, #23]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d109      	bne.n	800287e <dir_read+0xa4>
	while (dp->sect) {
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1ba      	bne.n	80027ea <dir_read+0x10>
 8002874:	e004      	b.n	8002880 <dir_read+0xa6>
		if (res != FR_OK) break;
 8002876:	bf00      	nop
 8002878:	e002      	b.n	8002880 <dir_read+0xa6>
			break;
 800287a:	bf00      	nop
 800287c:	e000      	b.n	8002880 <dir_read+0xa6>
		if (res != FR_OK) break;
 800287e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <dir_read+0xb4>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	return res;
 800288e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80028a0:	2101      	movs	r1, #1
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff feab 	bl	80025fe <dir_alloc>
 80028a8:	4603      	mov	r3, r0
 80028aa:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d126      	bne.n	8002900 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80028be:	4619      	mov	r1, r3
 80028c0:	4610      	mov	r0, r2
 80028c2:	f7ff f926 	bl	8001b12 <move_window>
 80028c6:	4603      	mov	r3, r0
 80028c8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d117      	bne.n	8002900 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80028d6:	2220      	movs	r2, #32
 80028d8:	2100      	movs	r1, #0
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe febc 	bl	8001658 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80028ec:	220b      	movs	r2, #11
 80028ee:	4619      	mov	r1, r3
 80028f0:	f7fe fe94 	bl	800161c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800290a:	b480      	push	{r7}
 800290c:	b087      	sub	sp, #28
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	6039      	str	r1, [r7, #0]
	BYTE *dir;
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	3309      	adds	r3, #9
 8002918:	613b      	str	r3, [r7, #16]
	if (dp->sect) {		/* Get SFN */
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002920:	2b00      	cmp	r3, #0
 8002922:	d05a      	beq.n	80029da <get_fileinfo+0xd0>
		dir = dp->dir;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800292a:	60bb      	str	r3, [r7, #8]
		i = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]
		while (i < 11) {		/* Copy name body and extension */
 8002930:	e01c      	b.n	800296c <get_fileinfo+0x62>
			c = (TCHAR)dir[i++];
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	1c5a      	adds	r2, r3, #1
 8002936:	617a      	str	r2, [r7, #20]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	4413      	add	r3, r2
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	73fb      	strb	r3, [r7, #15]
			if (c == ' ') continue;				/* Skip padding spaces */
 8002940:	7bfb      	ldrb	r3, [r7, #15]
 8002942:	2b20      	cmp	r3, #32
 8002944:	d100      	bne.n	8002948 <get_fileinfo+0x3e>
 8002946:	e011      	b.n	800296c <get_fileinfo+0x62>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	2b05      	cmp	r3, #5
 800294c:	d101      	bne.n	8002952 <get_fileinfo+0x48>
 800294e:	23e5      	movs	r3, #229	; 0xe5
 8002950:	73fb      	strb	r3, [r7, #15]
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	2b09      	cmp	r3, #9
 8002956:	d104      	bne.n	8002962 <get_fileinfo+0x58>
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	613a      	str	r2, [r7, #16]
 800295e:	222e      	movs	r2, #46	; 0x2e
 8002960:	701a      	strb	r2, [r3, #0]
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1c5a      	adds	r2, r3, #1
 8002966:	613a      	str	r2, [r7, #16]
 8002968:	7bfa      	ldrb	r2, [r7, #15]
 800296a:	701a      	strb	r2, [r3, #0]
		while (i < 11) {		/* Copy name body and extension */
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2b0a      	cmp	r3, #10
 8002970:	d9df      	bls.n	8002932 <get_fileinfo+0x28>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	7ada      	ldrb	r2, [r3, #11]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	721a      	strb	r2, [r3, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	331f      	adds	r3, #31
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	061a      	lsls	r2, r3, #24
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	331e      	adds	r3, #30
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	041b      	lsls	r3, r3, #16
 800298a:	4313      	orrs	r3, r2
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	321d      	adds	r2, #29
 8002990:	7812      	ldrb	r2, [r2, #0]
 8002992:	0212      	lsls	r2, r2, #8
 8002994:	4313      	orrs	r3, r2
 8002996:	68ba      	ldr	r2, [r7, #8]
 8002998:	321c      	adds	r2, #28
 800299a:	7812      	ldrb	r2, [r2, #0]
 800299c:	431a      	orrs	r2, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	601a      	str	r2, [r3, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3319      	adds	r3, #25
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	021b      	lsls	r3, r3, #8
 80029aa:	b21a      	sxth	r2, r3
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	3318      	adds	r3, #24
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	b21b      	sxth	r3, r3
 80029b4:	4313      	orrs	r3, r2
 80029b6:	b21b      	sxth	r3, r3
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	809a      	strh	r2, [r3, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	3317      	adds	r3, #23
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	021b      	lsls	r3, r3, #8
 80029c6:	b21a      	sxth	r2, r3
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	3316      	adds	r3, #22
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	b21b      	sxth	r3, r3
 80029d0:	4313      	orrs	r3, r2
 80029d2:	b21b      	sxth	r3, r3
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	80da      	strh	r2, [r3, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	2200      	movs	r2, #0
 80029de:	701a      	strb	r2, [r3, #0]
			}
		}
		p[i] = 0;	/* Terminate LFN string by a \0 */
	}
#endif
}
 80029e0:	bf00      	nop
 80029e2:	371c      	adds	r7, #28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	e002      	b.n	8002a04 <create_name+0x18>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	3301      	adds	r3, #1
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b2f      	cmp	r3, #47	; 0x2f
 8002a0a:	d0f8      	beq.n	80029fe <create_name+0x12>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b5c      	cmp	r3, #92	; 0x5c
 8002a12:	d0f4      	beq.n	80029fe <create_name+0x12>
	sfn = dp->fn;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8002a1a:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8002a1c:	220b      	movs	r2, #11
 8002a1e:	2120      	movs	r1, #32
 8002a20:	68b8      	ldr	r0, [r7, #8]
 8002a22:	f7fe fe19 	bl	8001658 <mem_set>
	si = i = b = 0; ni = 8;
 8002a26:	2300      	movs	r3, #0
 8002a28:	77fb      	strb	r3, [r7, #31]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	2308      	movs	r3, #8
 8002a34:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	617a      	str	r2, [r7, #20]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	4413      	add	r3, r2
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8002a44:	7fbb      	ldrb	r3, [r7, #30]
 8002a46:	2b20      	cmp	r3, #32
 8002a48:	d953      	bls.n	8002af2 <create_name+0x106>
 8002a4a:	7fbb      	ldrb	r3, [r7, #30]
 8002a4c:	2b2f      	cmp	r3, #47	; 0x2f
 8002a4e:	d050      	beq.n	8002af2 <create_name+0x106>
 8002a50:	7fbb      	ldrb	r3, [r7, #30]
 8002a52:	2b5c      	cmp	r3, #92	; 0x5c
 8002a54:	d04d      	beq.n	8002af2 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8002a56:	7fbb      	ldrb	r3, [r7, #30]
 8002a58:	2b2e      	cmp	r3, #46	; 0x2e
 8002a5a:	d003      	beq.n	8002a64 <create_name+0x78>
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d30f      	bcc.n	8002a84 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2b08      	cmp	r3, #8
 8002a68:	d102      	bne.n	8002a70 <create_name+0x84>
 8002a6a:	7fbb      	ldrb	r3, [r7, #30]
 8002a6c:	2b2e      	cmp	r3, #46	; 0x2e
 8002a6e:	d001      	beq.n	8002a74 <create_name+0x88>
 8002a70:	2306      	movs	r3, #6
 8002a72:	e073      	b.n	8002b5c <create_name+0x170>
			i = 8; ni = 11;
 8002a74:	2308      	movs	r3, #8
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	230b      	movs	r3, #11
 8002a7a:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8002a7c:	7ffb      	ldrb	r3, [r7, #31]
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	77fb      	strb	r3, [r7, #31]
 8002a82:	e035      	b.n	8002af0 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8002a84:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	da08      	bge.n	8002a9e <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8002a8c:	7ffb      	ldrb	r3, [r7, #31]
 8002a8e:	f043 0303 	orr.w	r3, r3, #3
 8002a92:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8002a94:	7fbb      	ldrb	r3, [r7, #30]
 8002a96:	3b80      	subs	r3, #128	; 0x80
 8002a98:	4a32      	ldr	r2, [pc, #200]	; (8002b64 <create_name+0x178>)
 8002a9a:	5cd3      	ldrb	r3, [r2, r3]
 8002a9c:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8002a9e:	7fbb      	ldrb	r3, [r7, #30]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4831      	ldr	r0, [pc, #196]	; (8002b68 <create_name+0x17c>)
 8002aa4:	f7fe fe19 	bl	80016da <chk_chr>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <create_name+0xc6>
				return FR_INVALID_NAME;
 8002aae:	2306      	movs	r3, #6
 8002ab0:	e054      	b.n	8002b5c <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8002ab2:	7fbb      	ldrb	r3, [r7, #30]
 8002ab4:	2b40      	cmp	r3, #64	; 0x40
 8002ab6:	d907      	bls.n	8002ac8 <create_name+0xdc>
 8002ab8:	7fbb      	ldrb	r3, [r7, #30]
 8002aba:	2b5a      	cmp	r3, #90	; 0x5a
 8002abc:	d804      	bhi.n	8002ac8 <create_name+0xdc>
				b |= 2;
 8002abe:	7ffb      	ldrb	r3, [r7, #31]
 8002ac0:	f043 0302 	orr.w	r3, r3, #2
 8002ac4:	77fb      	strb	r3, [r7, #31]
 8002ac6:	e00c      	b.n	8002ae2 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8002ac8:	7fbb      	ldrb	r3, [r7, #30]
 8002aca:	2b60      	cmp	r3, #96	; 0x60
 8002acc:	d909      	bls.n	8002ae2 <create_name+0xf6>
 8002ace:	7fbb      	ldrb	r3, [r7, #30]
 8002ad0:	2b7a      	cmp	r3, #122	; 0x7a
 8002ad2:	d806      	bhi.n	8002ae2 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8002ad4:	7ffb      	ldrb	r3, [r7, #31]
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	77fb      	strb	r3, [r7, #31]
 8002adc:	7fbb      	ldrb	r3, [r7, #30]
 8002ade:	3b20      	subs	r3, #32
 8002ae0:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	613a      	str	r2, [r7, #16]
 8002ae8:	68ba      	ldr	r2, [r7, #8]
 8002aea:	4413      	add	r3, r2
 8002aec:	7fba      	ldrb	r2, [r7, #30]
 8002aee:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8002af0:	e7a1      	b.n	8002a36 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	441a      	add	r2, r3
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8002afc:	7fbb      	ldrb	r3, [r7, #30]
 8002afe:	2b20      	cmp	r3, #32
 8002b00:	d801      	bhi.n	8002b06 <create_name+0x11a>
 8002b02:	2304      	movs	r3, #4
 8002b04:	e000      	b.n	8002b08 <create_name+0x11c>
 8002b06:	2300      	movs	r3, #0
 8002b08:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <create_name+0x128>
 8002b10:	2306      	movs	r3, #6
 8002b12:	e023      	b.n	8002b5c <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	2be5      	cmp	r3, #229	; 0xe5
 8002b1a:	d102      	bne.n	8002b22 <create_name+0x136>
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	2205      	movs	r2, #5
 8002b20:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d102      	bne.n	8002b2e <create_name+0x142>
 8002b28:	7ffb      	ldrb	r3, [r7, #31]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8002b2e:	7ffb      	ldrb	r3, [r7, #31]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d103      	bne.n	8002b40 <create_name+0x154>
 8002b38:	7fbb      	ldrb	r3, [r7, #30]
 8002b3a:	f043 0310 	orr.w	r3, r3, #16
 8002b3e:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8002b40:	7ffb      	ldrb	r3, [r7, #31]
 8002b42:	f003 030c 	and.w	r3, r3, #12
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d103      	bne.n	8002b52 <create_name+0x166>
 8002b4a:	7fbb      	ldrb	r3, [r7, #30]
 8002b4c:	f043 0308 	orr.w	r3, r3, #8
 8002b50:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	330b      	adds	r3, #11
 8002b56:	7fba      	ldrb	r2, [r7, #30]
 8002b58:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8002b5a:	2300      	movs	r3, #0
#endif
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3720      	adds	r7, #32
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	0800ce50 	.word	0x0800ce50
 8002b68:	0800cb74 	.word	0x0800cb74

08002b6c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b2f      	cmp	r3, #47	; 0x2f
 8002b7c:	d003      	beq.n	8002b86 <follow_path+0x1a>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b5c      	cmp	r3, #92	; 0x5c
 8002b84:	d102      	bne.n	8002b8c <follow_path+0x20>
		path++;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b1f      	cmp	r3, #31
 8002b9a:	d80a      	bhi.n	8002bb2 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff fba2 	bl	80022e8 <dir_sdi>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002bb0:	e045      	b.n	8002c3e <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002bb2:	463b      	mov	r3, r7
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ff18 	bl	80029ec <create_name>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d136      	bne.n	8002c34 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7ff fdb8 	bl	800273c <dir_find>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8002bd6:	7adb      	ldrb	r3, [r3, #11]
 8002bd8:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00a      	beq.n	8002bf6 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d128      	bne.n	8002c38 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8002be6:	7bbb      	ldrb	r3, [r7, #14]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d123      	bne.n	8002c38 <follow_path+0xcc>
 8002bf0:	2305      	movs	r3, #5
 8002bf2:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8002bf4:	e020      	b.n	8002c38 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002bf6:	7bbb      	ldrb	r3, [r7, #14]
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d11d      	bne.n	8002c3c <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8002c06:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	330b      	adds	r3, #11
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	f003 0310 	and.w	r3, r3, #16
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d102      	bne.n	8002c1c <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8002c16:	2305      	movs	r3, #5
 8002c18:	73fb      	strb	r3, [r7, #15]
 8002c1a:	e010      	b.n	8002c3e <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fd34 	bl	8002692 <ld_clust>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002c32:	e7be      	b.n	8002bb2 <follow_path+0x46>
			if (res != FR_OK) break;
 8002c34:	bf00      	nop
 8002c36:	e002      	b.n	8002c3e <follow_path+0xd2>
				break;
 8002c38:	bf00      	nop
 8002c3a:	e000      	b.n	8002c3e <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002c3c:	bf00      	nop
		}
	}

	return res;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8002c50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c54:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d031      	beq.n	8002cc2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	e002      	b.n	8002c6c <get_ldnumber+0x24>
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	617b      	str	r3, [r7, #20]
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b20      	cmp	r3, #32
 8002c72:	d903      	bls.n	8002c7c <get_ldnumber+0x34>
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b3a      	cmp	r3, #58	; 0x3a
 8002c7a:	d1f4      	bne.n	8002c66 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b3a      	cmp	r3, #58	; 0x3a
 8002c82:	d11c      	bne.n	8002cbe <get_ldnumber+0x76>
			tp = *path;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	1c5a      	adds	r2, r3, #1
 8002c8e:	60fa      	str	r2, [r7, #12]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	3b30      	subs	r3, #48	; 0x30
 8002c94:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2b09      	cmp	r3, #9
 8002c9a:	d80e      	bhi.n	8002cba <get_ldnumber+0x72>
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d10a      	bne.n	8002cba <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d107      	bne.n	8002cba <get_ldnumber+0x72>
					vol = (int)i;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	617b      	str	r3, [r7, #20]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	e002      	b.n	8002cc4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8002cc2:	693b      	ldr	r3, [r7, #16]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	371c      	adds	r7, #28
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ce8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002cec:	6839      	ldr	r1, [r7, #0]
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7fe ff0f 	bl	8001b12 <move_window>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <check_fs+0x2e>
		return 3;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e04a      	b.n	8002d94 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002d04:	3301      	adds	r3, #1
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	b21a      	sxth	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002d12:	b21b      	sxth	r3, r3
 8002d14:	4313      	orrs	r3, r2
 8002d16:	b21b      	sxth	r3, r3
 8002d18:	4a20      	ldr	r2, [pc, #128]	; (8002d9c <check_fs+0xcc>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d001      	beq.n	8002d22 <check_fs+0x52>
		return 2;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e038      	b.n	8002d94 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3336      	adds	r3, #54	; 0x36
 8002d26:	3303      	adds	r3, #3
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	061a      	lsls	r2, r3, #24
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3336      	adds	r3, #54	; 0x36
 8002d30:	3302      	adds	r3, #2
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	041b      	lsls	r3, r3, #16
 8002d36:	4313      	orrs	r3, r2
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	3236      	adds	r2, #54	; 0x36
 8002d3c:	3201      	adds	r2, #1
 8002d3e:	7812      	ldrb	r2, [r2, #0]
 8002d40:	0212      	lsls	r2, r2, #8
 8002d42:	4313      	orrs	r3, r2
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002d50:	4a13      	ldr	r2, [pc, #76]	; (8002da0 <check_fs+0xd0>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d101      	bne.n	8002d5a <check_fs+0x8a>
		return 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	e01c      	b.n	8002d94 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3352      	adds	r3, #82	; 0x52
 8002d5e:	3303      	adds	r3, #3
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	061a      	lsls	r2, r3, #24
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3352      	adds	r3, #82	; 0x52
 8002d68:	3302      	adds	r3, #2
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	041b      	lsls	r3, r3, #16
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	3252      	adds	r2, #82	; 0x52
 8002d74:	3201      	adds	r2, #1
 8002d76:	7812      	ldrb	r2, [r2, #0]
 8002d78:	0212      	lsls	r2, r2, #8
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8002d82:	4313      	orrs	r3, r2
 8002d84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002d88:	4a05      	ldr	r2, [pc, #20]	; (8002da0 <check_fs+0xd0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d101      	bne.n	8002d92 <check_fs+0xc2>
		return 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	e000      	b.n	8002d94 <check_fs+0xc4>

	return 1;
 8002d92:	2301      	movs	r3, #1
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	ffffaa55 	.word	0xffffaa55
 8002da0:	00544146 	.word	0x00544146

08002da4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b096      	sub	sp, #88	; 0x58
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	4613      	mov	r3, r2
 8002db0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8002db8:	68b8      	ldr	r0, [r7, #8]
 8002dba:	f7ff ff45 	bl	8002c48 <get_ldnumber>
 8002dbe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8002dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	da01      	bge.n	8002dca <find_volume+0x26>
 8002dc6:	230b      	movs	r3, #11
 8002dc8:	e2aa      	b.n	8003320 <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002dca:	4a9e      	ldr	r2, [pc, #632]	; (8003044 <find_volume+0x2a0>)
 8002dcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <find_volume+0x3a>
 8002dda:	230c      	movs	r3, #12
 8002ddc:	e2a0      	b.n	8003320 <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002de2:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8002de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d01b      	beq.n	8002e26 <find_volume+0x82>
		stat = disk_status(fs->drv);
 8002dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df0:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe fb4f 	bl	8001498 <disk_status>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002e00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10c      	bne.n	8002e26 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8002e0c:	79fb      	ldrb	r3, [r7, #7]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d007      	beq.n	8002e22 <find_volume+0x7e>
 8002e12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8002e1e:	230a      	movs	r3, #10
 8002e20:	e27e      	b.n	8003320 <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 8002e22:	2300      	movs	r3, #0
 8002e24:	e27c      	b.n	8003320 <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e34:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7fe fb44 	bl	80014cc <disk_initialize>
 8002e44:	4603      	mov	r3, r0
 8002e46:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002e4a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002e56:	2303      	movs	r3, #3
 8002e58:	e262      	b.n	8003320 <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d007      	beq.n	8002e70 <find_volume+0xcc>
 8002e60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8002e6c:	230a      	movs	r3, #10
 8002e6e:	e257      	b.n	8003320 <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002e74:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002e76:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002e78:	f7ff ff2a 	bl	8002cd0 <check_fs>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8002e82:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d155      	bne.n	8002f36 <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	643b      	str	r3, [r7, #64]	; 0x40
 8002e8e:	e029      	b.n	8002ee4 <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8002e90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002e9a:	4413      	add	r3, r2
 8002e9c:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d012      	beq.n	8002ece <find_volume+0x12a>
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eaa:	330b      	adds	r3, #11
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	061a      	lsls	r2, r3, #24
 8002eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb2:	330a      	adds	r3, #10
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	041b      	lsls	r3, r3, #16
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ebc:	3209      	adds	r2, #9
 8002ebe:	7812      	ldrb	r2, [r2, #0]
 8002ec0:	0212      	lsls	r2, r2, #8
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ec6:	3208      	adds	r2, #8
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	e000      	b.n	8002ed0 <find_volume+0x12c>
 8002ece:	2200      	movs	r2, #0
 8002ed0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002ed8:	440b      	add	r3, r1
 8002eda:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002ede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	643b      	str	r3, [r7, #64]	; 0x40
 8002ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ee6:	2b03      	cmp	r3, #3
 8002ee8:	d9d2      	bls.n	8002e90 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8002eea:	2300      	movs	r3, #0
 8002eec:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8002eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <find_volume+0x156>
 8002ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8002efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002f02:	4413      	add	r3, r2
 8002f04:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8002f08:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002f0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <find_volume+0x178>
 8002f10:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002f12:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f14:	f7ff fedc 	bl	8002cd0 <check_fs>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	e000      	b.n	8002f1e <find_volume+0x17a>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8002f22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d005      	beq.n	8002f36 <find_volume+0x192>
 8002f2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	643b      	str	r3, [r7, #64]	; 0x40
 8002f30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d9e1      	bls.n	8002efa <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002f36:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	d101      	bne.n	8002f42 <find_volume+0x19e>
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e1ee      	b.n	8003320 <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8002f42:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <find_volume+0x1aa>
 8002f4a:	230d      	movs	r3, #13
 8002f4c:	e1e8      	b.n	8003320 <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f50:	7b1b      	ldrb	r3, [r3, #12]
 8002f52:	021b      	lsls	r3, r3, #8
 8002f54:	b21a      	sxth	r2, r3
 8002f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f58:	7adb      	ldrb	r3, [r3, #11]
 8002f5a:	b21b      	sxth	r3, r3
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	b21b      	sxth	r3, r3
 8002f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f64:	d001      	beq.n	8002f6a <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 8002f66:	230d      	movs	r3, #13
 8002f68:	e1da      	b.n	8003320 <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8002f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f6c:	7ddb      	ldrb	r3, [r3, #23]
 8002f6e:	021b      	lsls	r3, r3, #8
 8002f70:	b21a      	sxth	r2, r3
 8002f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f74:	7d9b      	ldrb	r3, [r3, #22]
 8002f76:	b21b      	sxth	r3, r3
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	b21b      	sxth	r3, r3
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8002f80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d112      	bne.n	8002fac <find_volume+0x208>
 8002f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f88:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002f8c:	061a      	lsls	r2, r3, #24
 8002f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f90:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002f94:	041b      	lsls	r3, r3, #16
 8002f96:	4313      	orrs	r3, r2
 8002f98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f9a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8002f9e:	0212      	lsls	r2, r2, #8
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002fa4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8002fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002fb0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8002fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb6:	7c1a      	ldrb	r2, [r3, #16]
 8002fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fba:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d006      	beq.n	8002fd6 <find_volume+0x232>
 8002fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fca:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d001      	beq.n	8002fd6 <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 8002fd2:	230d      	movs	r3, #13
 8002fd4:	e1a4      	b.n	8003320 <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8002fdc:	461a      	mov	r2, r3
 8002fde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fe0:	fb02 f303 	mul.w	r3, r2, r3
 8002fe4:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe8:	7b5a      	ldrb	r2, [r3, #13]
 8002fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fec:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8002ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ff2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00a      	beq.n	8003010 <find_volume+0x26c>
 8002ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8003000:	461a      	mov	r2, r3
 8003002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003004:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8003008:	3b01      	subs	r3, #1
 800300a:	4013      	ands	r3, r2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8003010:	230d      	movs	r3, #13
 8003012:	e185      	b.n	8003320 <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8003014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003016:	7c9b      	ldrb	r3, [r3, #18]
 8003018:	021b      	lsls	r3, r3, #8
 800301a:	b21a      	sxth	r2, r3
 800301c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800301e:	7c5b      	ldrb	r3, [r3, #17]
 8003020:	b21b      	sxth	r3, r3
 8003022:	4313      	orrs	r3, r2
 8003024:	b21b      	sxth	r3, r3
 8003026:	b29a      	uxth	r2, r3
 8003028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800302a:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800302e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003030:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8003034:	f003 030f 	and.w	r3, r3, #15
 8003038:	b29b      	uxth	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d004      	beq.n	8003048 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 800303e:	230d      	movs	r3, #13
 8003040:	e16e      	b.n	8003320 <find_volume+0x57c>
 8003042:	bf00      	nop
 8003044:	2000019c 	.word	0x2000019c

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8003048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304a:	7d1b      	ldrb	r3, [r3, #20]
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	b21a      	sxth	r2, r3
 8003050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003052:	7cdb      	ldrb	r3, [r3, #19]
 8003054:	b21b      	sxth	r3, r3
 8003056:	4313      	orrs	r3, r2
 8003058:	b21b      	sxth	r3, r3
 800305a:	b29b      	uxth	r3, r3
 800305c:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800305e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003060:	2b00      	cmp	r3, #0
 8003062:	d112      	bne.n	800308a <find_volume+0x2e6>
 8003064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003066:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800306a:	061a      	lsls	r2, r3, #24
 800306c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800306e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003072:	041b      	lsls	r3, r3, #16
 8003074:	4313      	orrs	r3, r2
 8003076:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003078:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800307c:	0212      	lsls	r2, r2, #8
 800307e:	4313      	orrs	r3, r2
 8003080:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003082:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003086:	4313      	orrs	r3, r2
 8003088:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800308a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800308c:	7bdb      	ldrb	r3, [r3, #15]
 800308e:	021b      	lsls	r3, r3, #8
 8003090:	b21a      	sxth	r2, r3
 8003092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003094:	7b9b      	ldrb	r3, [r3, #14]
 8003096:	b21b      	sxth	r3, r3
 8003098:	4313      	orrs	r3, r2
 800309a:	b21b      	sxth	r3, r3
 800309c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800309e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <find_volume+0x304>
 80030a4:	230d      	movs	r3, #13
 80030a6:	e13b      	b.n	8003320 <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80030a8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80030aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030ac:	4413      	add	r3, r2
 80030ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030b0:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80030b4:	0912      	lsrs	r2, r2, #4
 80030b6:	b292      	uxth	r2, r2
 80030b8:	4413      	add	r3, r2
 80030ba:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80030bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d201      	bcs.n	80030c8 <find_volume+0x324>
 80030c4:	230d      	movs	r3, #13
 80030c6:	e12b      	b.n	8003320 <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80030c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030d0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80030d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <find_volume+0x340>
 80030e0:	230d      	movs	r3, #13
 80030e2:	e11d      	b.n	8003320 <find_volume+0x57c>
	fmt = FS_FAT12;
 80030e4:	2301      	movs	r3, #1
 80030e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	f640 72f5 	movw	r2, #4085	; 0xff5
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d902      	bls.n	80030fa <find_volume+0x356>
 80030f4:	2302      	movs	r3, #2
 80030f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8003100:	4293      	cmp	r3, r2
 8003102:	d902      	bls.n	800310a <find_volume+0x366>
 8003104:	2303      	movs	r3, #3
 8003106:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	1c9a      	adds	r2, r3, #2
 800310e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003110:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8003114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003116:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003118:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800311c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800311e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003120:	441a      	add	r2, r3
 8003122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003124:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8003128:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800312a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312c:	441a      	add	r2, r3
 800312e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003130:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8003134:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003138:	2b03      	cmp	r3, #3
 800313a:	d121      	bne.n	8003180 <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800313c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <find_volume+0x3a6>
 8003146:	230d      	movs	r3, #13
 8003148:	e0ea      	b.n	8003320 <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800314a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003150:	061a      	lsls	r2, r3, #24
 8003152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003154:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003158:	041b      	lsls	r3, r3, #16
 800315a:	4313      	orrs	r3, r2
 800315c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800315e:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8003162:	0212      	lsls	r2, r2, #8
 8003164:	4313      	orrs	r3, r2
 8003166:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003168:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800316c:	431a      	orrs	r2, r3
 800316e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003170:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8003174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003176:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	647b      	str	r3, [r7, #68]	; 0x44
 800317e:	e025      	b.n	80031cc <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8003180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003182:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <find_volume+0x3ea>
 800318a:	230d      	movs	r3, #13
 800318c:	e0c8      	b.n	8003320 <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800318e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003190:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8003194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003196:	441a      	add	r2, r3
 8003198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800319e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d104      	bne.n	80031b0 <find_volume+0x40c>
 80031a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	e00c      	b.n	80031ca <find_volume+0x426>
 80031b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80031b6:	4613      	mov	r3, r2
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	4413      	add	r3, r2
 80031bc:	085a      	lsrs	r2, r3, #1
 80031be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80031ca:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80031cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ce:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80031d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031d4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80031d8:	0a5b      	lsrs	r3, r3, #9
 80031da:	429a      	cmp	r2, r3
 80031dc:	d201      	bcs.n	80031e2 <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 80031de:	230d      	movs	r3, #13
 80031e0:	e09e      	b.n	8003320 <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80031e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031e8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 80031ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ee:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80031f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80031f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8003200:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003204:	2b03      	cmp	r3, #3
 8003206:	d177      	bne.n	80032f8 <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8003208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800320a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	b21a      	sxth	r2, r3
 8003212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003214:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003218:	b21b      	sxth	r3, r3
 800321a:	4313      	orrs	r3, r2
 800321c:	b21b      	sxth	r3, r3
 800321e:	2b01      	cmp	r3, #1
 8003220:	d16a      	bne.n	80032f8 <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 8003222:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003224:	3301      	adds	r3, #1
 8003226:	4619      	mov	r1, r3
 8003228:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800322a:	f7fe fc72 	bl	8001b12 <move_window>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d161      	bne.n	80032f8 <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 8003234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800323c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800323e:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8003242:	021b      	lsls	r3, r3, #8
 8003244:	b21a      	sxth	r2, r3
 8003246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003248:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800324c:	b21b      	sxth	r3, r3
 800324e:	4313      	orrs	r3, r2
 8003250:	b21b      	sxth	r3, r3
 8003252:	4a35      	ldr	r2, [pc, #212]	; (8003328 <find_volume+0x584>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d14f      	bne.n	80032f8 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8003258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800325a:	78db      	ldrb	r3, [r3, #3]
 800325c:	061a      	lsls	r2, r3, #24
 800325e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003260:	789b      	ldrb	r3, [r3, #2]
 8003262:	041b      	lsls	r3, r3, #16
 8003264:	4313      	orrs	r3, r2
 8003266:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003268:	7852      	ldrb	r2, [r2, #1]
 800326a:	0212      	lsls	r2, r2, #8
 800326c:	4313      	orrs	r3, r2
 800326e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003270:	7812      	ldrb	r2, [r2, #0]
 8003272:	4313      	orrs	r3, r2
 8003274:	4a2d      	ldr	r2, [pc, #180]	; (800332c <find_volume+0x588>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d13e      	bne.n	80032f8 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800327a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800327c:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8003280:	061a      	lsls	r2, r3, #24
 8003282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003284:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8003288:	041b      	lsls	r3, r3, #16
 800328a:	4313      	orrs	r3, r2
 800328c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800328e:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8003292:	0212      	lsls	r2, r2, #8
 8003294:	4313      	orrs	r3, r2
 8003296:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003298:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800329c:	4313      	orrs	r3, r2
 800329e:	4a24      	ldr	r2, [pc, #144]	; (8003330 <find_volume+0x58c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d129      	bne.n	80032f8 <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80032a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a6:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80032aa:	061a      	lsls	r2, r3, #24
 80032ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ae:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80032b2:	041b      	lsls	r3, r3, #16
 80032b4:	4313      	orrs	r3, r2
 80032b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032b8:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80032bc:	0212      	lsls	r2, r2, #8
 80032be:	4313      	orrs	r3, r2
 80032c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032c2:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80032c6:	431a      	orrs	r2, r3
 80032c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80032ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d0:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80032d4:	061a      	lsls	r2, r3, #24
 80032d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d8:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80032dc:	041b      	lsls	r3, r3, #16
 80032de:	4313      	orrs	r3, r2
 80032e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032e2:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80032e6:	0212      	lsls	r2, r2, #8
 80032e8:	4313      	orrs	r3, r2
 80032ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032ec:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80032f0:	431a      	orrs	r2, r3
 80032f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80032f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032fa:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80032fe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8003302:	4b0c      	ldr	r3, [pc, #48]	; (8003334 <find_volume+0x590>)
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	3301      	adds	r3, #1
 8003308:	b29a      	uxth	r2, r3
 800330a:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <find_volume+0x590>)
 800330c:	801a      	strh	r2, [r3, #0]
 800330e:	4b09      	ldr	r3, [pc, #36]	; (8003334 <find_volume+0x590>)
 8003310:	881a      	ldrh	r2, [r3, #0]
 8003312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003314:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8003318:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800331a:	f7fe fb87 	bl	8001a2c <clear_lock>
#endif

	return FR_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3758      	adds	r7, #88	; 0x58
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	ffffaa55 	.word	0xffffaa55
 800332c:	41615252 	.word	0x41615252
 8003330:	61417272 	.word	0x61417272
 8003334:	200001a0 	.word	0x200001a0

08003338 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d022      	beq.n	8003390 <validate+0x58>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003350:	2b00      	cmp	r3, #0
 8003352:	d01d      	beq.n	8003390 <validate+0x58>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800335a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800335e:	2b00      	cmp	r3, #0
 8003360:	d016      	beq.n	8003390 <validate+0x58>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003368:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8003372:	429a      	cmp	r2, r3
 8003374:	d10c      	bne.n	8003390 <validate+0x58>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800337c:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8003380:	4618      	mov	r0, r3
 8003382:	f7fe f889 	bl	8001498 <disk_status>
 8003386:	4603      	mov	r3, r0
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8003390:	2309      	movs	r3, #9
 8003392:	e000      	b.n	8003396 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	4613      	mov	r3, r2
 80033ac:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80033b2:	f107 0310 	add.w	r3, r7, #16
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff fc46 	bl	8002c48 <get_ldnumber>
 80033bc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	da01      	bge.n	80033c8 <f_mount+0x28>
 80033c4:	230b      	movs	r3, #11
 80033c6:	e02d      	b.n	8003424 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80033c8:	4a18      	ldr	r2, [pc, #96]	; (800342c <f_mount+0x8c>)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033d0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d006      	beq.n	80033e6 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80033d8:	69b8      	ldr	r0, [r7, #24]
 80033da:	f7fe fb27 	bl	8001a2c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	490d      	ldr	r1, [pc, #52]	; (800342c <f_mount+0x8c>)
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <f_mount+0x6a>
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d001      	beq.n	800340e <f_mount+0x6e>
 800340a:	2300      	movs	r3, #0
 800340c:	e00a      	b.n	8003424 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800340e:	f107 0108 	add.w	r1, r7, #8
 8003412:	f107 030c 	add.w	r3, r7, #12
 8003416:	2200      	movs	r2, #0
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff fcc3 	bl	8002da4 <find_volume>
 800341e:	4603      	mov	r3, r0
 8003420:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8003422:	7dfb      	ldrb	r3, [r7, #23]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3720      	adds	r7, #32
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	2000019c 	.word	0x2000019c

08003430 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8003436:	af00      	add	r7, sp, #0
 8003438:	f107 030c 	add.w	r3, r7, #12
 800343c:	6018      	str	r0, [r3, #0]
 800343e:	f107 0308 	add.w	r3, r7, #8
 8003442:	6019      	str	r1, [r3, #0]
 8003444:	1dfb      	adds	r3, r7, #7
 8003446:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8003448:	f107 030c 	add.w	r3, r7, #12
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <f_open+0x26>
 8003452:	2309      	movs	r3, #9
 8003454:	e1f1      	b.n	800383a <f_open+0x40a>
	fp->fs = 0;			/* Clear file object */
 8003456:	f107 030c 	add.w	r3, r7, #12
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2200      	movs	r2, #0
 800345e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8003462:	1dfb      	adds	r3, r7, #7
 8003464:	1dfa      	adds	r2, r7, #7
 8003466:	7812      	ldrb	r2, [r2, #0]
 8003468:	f002 021f 	and.w	r2, r2, #31
 800346c:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800346e:	1dfb      	adds	r3, r7, #7
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	f023 0301 	bic.w	r3, r3, #1
 8003476:	b2da      	uxtb	r2, r3
 8003478:	f107 0108 	add.w	r1, r7, #8
 800347c:	f107 0320 	add.w	r3, r7, #32
 8003480:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fc8d 	bl	8002da4 <find_volume>
 800348a:	4603      	mov	r3, r0
 800348c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8003490:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003494:	2b00      	cmp	r3, #0
 8003496:	f040 81ce 	bne.w	8003836 <f_open+0x406>
		INIT_BUF(dj);
 800349a:	f107 0320 	add.w	r3, r7, #32
 800349e:	f107 0214 	add.w	r2, r7, #20
 80034a2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80034a6:	f107 0308 	add.w	r3, r7, #8
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	f107 0320 	add.w	r3, r7, #32
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff fb5a 	bl	8002b6c <follow_path>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80034be:	f107 0320 	add.w	r3, r7, #32
 80034c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80034c6:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80034ca:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d11a      	bne.n	8003508 <f_open+0xd8>
			if (!dir)	/* Default directory itself */
 80034d2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d103      	bne.n	80034e2 <f_open+0xb2>
				res = FR_INVALID_NAME;
 80034da:	2306      	movs	r3, #6
 80034dc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80034e0:	e012      	b.n	8003508 <f_open+0xd8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80034e2:	1dfb      	adds	r3, r7, #7
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	f023 0301 	bic.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	bf14      	ite	ne
 80034ee:	2301      	movne	r3, #1
 80034f0:	2300      	moveq	r3, #0
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	461a      	mov	r2, r3
 80034f6:	f107 0320 	add.w	r3, r7, #32
 80034fa:	4611      	mov	r1, r2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7fe f907 	bl	8001710 <chk_lock>
 8003502:	4603      	mov	r3, r0
 8003504:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003508:	1dfb      	adds	r3, r7, #7
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	f003 031c 	and.w	r3, r3, #28
 8003510:	2b00      	cmp	r3, #0
 8003512:	f000 80cb 	beq.w	80036ac <f_open+0x27c>
			if (res != FR_OK) {					/* No file, create new */
 8003516:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800351a:	2b00      	cmp	r3, #0
 800351c:	d01f      	beq.n	800355e <f_open+0x12e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800351e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003522:	2b04      	cmp	r3, #4
 8003524:	d10e      	bne.n	8003544 <f_open+0x114>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003526:	f7fe f961 	bl	80017ec <enq_lock>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d006      	beq.n	800353e <f_open+0x10e>
 8003530:	f107 0320 	add.w	r3, r7, #32
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff f9af 	bl	8002898 <dir_register>
 800353a:	4603      	mov	r3, r0
 800353c:	e000      	b.n	8003540 <f_open+0x110>
 800353e:	2312      	movs	r3, #18
 8003540:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003544:	1dfb      	adds	r3, r7, #7
 8003546:	1dfa      	adds	r2, r7, #7
 8003548:	7812      	ldrb	r2, [r2, #0]
 800354a:	f042 0208 	orr.w	r2, r2, #8
 800354e:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8003550:	f107 0320 	add.w	r3, r7, #32
 8003554:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003558:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 800355c:	e014      	b.n	8003588 <f_open+0x158>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800355e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8003562:	330b      	adds	r3, #11
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	f003 0311 	and.w	r3, r3, #17
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <f_open+0x146>
					res = FR_DENIED;
 800356e:	2307      	movs	r3, #7
 8003570:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8003574:	e008      	b.n	8003588 <f_open+0x158>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8003576:	1dfb      	adds	r3, r7, #7
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <f_open+0x158>
						res = FR_EXIST;
 8003582:	2308      	movs	r3, #8
 8003584:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003588:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800358c:	2b00      	cmp	r3, #0
 800358e:	f040 80ae 	bne.w	80036ee <f_open+0x2be>
 8003592:	1dfb      	adds	r3, r7, #7
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	f003 0308 	and.w	r3, r3, #8
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 80a7 	beq.w	80036ee <f_open+0x2be>
				dw = GET_FATTIME();				/* Created time */
 80035a0:	4ba8      	ldr	r3, [pc, #672]	; (8003844 <f_open+0x414>)
 80035a2:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 80035a6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035aa:	330e      	adds	r3, #14
 80035ac:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	0a1b      	lsrs	r3, r3, #8
 80035bc:	b29a      	uxth	r2, r3
 80035be:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035c2:	330f      	adds	r3, #15
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	701a      	strb	r2, [r3, #0]
 80035c8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80035cc:	0c1a      	lsrs	r2, r3, #16
 80035ce:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035d2:	3310      	adds	r3, #16
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]
 80035d8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80035dc:	0e1a      	lsrs	r2, r3, #24
 80035de:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035e2:	3311      	adds	r3, #17
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80035e8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035ec:	330b      	adds	r3, #11
 80035ee:	2200      	movs	r2, #0
 80035f0:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80035f2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80035f6:	331c      	adds	r3, #28
 80035f8:	2200      	movs	r2, #0
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8003600:	331d      	adds	r3, #29
 8003602:	2200      	movs	r2, #0
 8003604:	701a      	strb	r2, [r3, #0]
 8003606:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800360a:	331e      	adds	r3, #30
 800360c:	2200      	movs	r2, #0
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8003614:	331f      	adds	r3, #31
 8003616:	2200      	movs	r2, #0
 8003618:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800361a:	f107 0320 	add.w	r3, r7, #32
 800361e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003622:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8003626:	4618      	mov	r0, r3
 8003628:	f7ff f833 	bl	8002692 <ld_clust>
 800362c:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8003630:	2100      	movs	r1, #0
 8003632:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8003636:	f7ff f85a 	bl	80026ee <st_clust>
				dj.fs->wflag = 1;
 800363a:	f107 0320 	add.w	r3, r7, #32
 800363e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8003648:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800364c:	2b00      	cmp	r3, #0
 800364e:	d04e      	beq.n	80036ee <f_open+0x2be>
					dw = dj.fs->winsect;
 8003650:	f107 0320 	add.w	r3, r7, #32
 8003654:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003658:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800365c:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8003660:	f107 0320 	add.w	r3, r7, #32
 8003664:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003668:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 800366c:	4618      	mov	r0, r3
 800366e:	f7fe fd0f 	bl	8002090 <remove_chain>
 8003672:	4603      	mov	r3, r0
 8003674:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 8003678:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800367c:	2b00      	cmp	r3, #0
 800367e:	d136      	bne.n	80036ee <f_open+0x2be>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8003680:	f107 0320 	add.w	r3, r7, #32
 8003684:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003688:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 800368c:	3a01      	subs	r2, #1
 800368e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8003692:	f107 0320 	add.w	r3, r7, #32
 8003696:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800369a:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fe fa37 	bl	8001b12 <move_window>
 80036a4:	4603      	mov	r3, r0
 80036a6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80036aa:	e020      	b.n	80036ee <f_open+0x2be>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 80036ac:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d11c      	bne.n	80036ee <f_open+0x2be>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 80036b4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80036b8:	330b      	adds	r3, #11
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <f_open+0x29c>
					res = FR_NO_FILE;
 80036c4:	2304      	movs	r3, #4
 80036c6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80036ca:	e010      	b.n	80036ee <f_open+0x2be>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 80036cc:	1dfb      	adds	r3, r7, #7
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00a      	beq.n	80036ee <f_open+0x2be>
 80036d8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80036dc:	330b      	adds	r3, #11
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <f_open+0x2be>
						res = FR_DENIED;
 80036e8:	2307      	movs	r3, #7
 80036ea:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 80036ee:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d13d      	bne.n	8003772 <f_open+0x342>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80036f6:	1dfb      	adds	r3, r7, #7
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d005      	beq.n	800370e <f_open+0x2de>
				mode |= FA__WRITTEN;
 8003702:	1dfb      	adds	r3, r7, #7
 8003704:	1dfa      	adds	r2, r7, #7
 8003706:	7812      	ldrb	r2, [r2, #0]
 8003708:	f042 0220 	orr.w	r2, r2, #32
 800370c:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800370e:	f107 0320 	add.w	r3, r7, #32
 8003712:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003716:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800371a:	f107 030c 	add.w	r3, r7, #12
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 8003724:	f107 030c 	add.w	r3, r7, #12
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800372e:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003732:	1dfb      	adds	r3, r7, #7
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	bf14      	ite	ne
 800373e:	2301      	movne	r3, #1
 8003740:	2300      	moveq	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	f107 0320 	add.w	r3, r7, #32
 800374a:	4611      	mov	r1, r2
 800374c:	4618      	mov	r0, r3
 800374e:	f7fe f871 	bl	8001834 <inc_lock>
 8003752:	4602      	mov	r2, r0
 8003754:	f107 030c 	add.w	r3, r7, #12
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800375e:	f107 030c 	add.w	r3, r7, #12
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8003768:	2b00      	cmp	r3, #0
 800376a:	d102      	bne.n	8003772 <f_open+0x342>
 800376c:	2302      	movs	r3, #2
 800376e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8003772:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8003776:	2b00      	cmp	r3, #0
 8003778:	d15d      	bne.n	8003836 <f_open+0x406>
			fp->flag = mode;					/* File access mode */
 800377a:	f107 030c 	add.w	r3, r7, #12
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	1dfa      	adds	r2, r7, #7
 8003782:	7812      	ldrb	r2, [r2, #0]
 8003784:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8003788:	f107 030c 	add.w	r3, r7, #12
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8003794:	f107 0320 	add.w	r3, r7, #32
 8003798:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800379c:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7fe ff76 	bl	8002692 <ld_clust>
 80037a6:	4602      	mov	r2, r0
 80037a8:	f107 030c 	add.w	r3, r7, #12
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80037b2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80037b6:	331f      	adds	r3, #31
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	061a      	lsls	r2, r3, #24
 80037bc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80037c0:	331e      	adds	r3, #30
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	041b      	lsls	r3, r3, #16
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80037cc:	321d      	adds	r2, #29
 80037ce:	7812      	ldrb	r2, [r2, #0]
 80037d0:	0212      	lsls	r2, r2, #8
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80037d8:	321c      	adds	r2, #28
 80037da:	7812      	ldrb	r2, [r2, #0]
 80037dc:	431a      	orrs	r2, r3
 80037de:	f107 030c 	add.w	r3, r7, #12
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 80037e8:	f107 030c 	add.w	r3, r7, #12
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 80037f4:	f107 030c 	add.w	r3, r7, #12
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8003800:	f107 030c 	add.w	r3, r7, #12
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2200      	movs	r2, #0
 8003808:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800380c:	f107 0320 	add.w	r3, r7, #32
 8003810:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003814:	f107 030c 	add.w	r3, r7, #12
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 800381e:	f107 030c 	add.w	r3, r7, #12
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003828:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800382c:	f107 030c 	add.w	r3, r7, #12
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8003836:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 800383a:	4618      	mov	r0, r3
 800383c:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	50640000 	.word	0x50640000

08003848 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08c      	sub	sp, #48	; 0x30
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f7ff fd69 	bl	8003338 <validate>
 8003866:	4603      	mov	r3, r0
 8003868:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800386a:	7ffb      	ldrb	r3, [r7, #31]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <f_read+0x2c>
 8003870:	7ffb      	ldrb	r3, [r7, #31]
 8003872:	e150      	b.n	8003b16 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8003884:	e147      	b.n	8003b16 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8003894:	2307      	movs	r3, #7
 8003896:	e13e      	b.n	8003b16 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	f240 812d 	bls.w	8003b0c <f_read+0x2c4>
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80038b6:	e129      	b.n	8003b0c <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f040 80f2 	bne.w	8003aac <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038ce:	0a5b      	lsrs	r3, r3, #9
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038d8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80038dc:	3b01      	subs	r3, #1
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	4013      	ands	r3, r2
 80038e2:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 80038e4:	7dfb      	ldrb	r3, [r7, #23]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d139      	bne.n	800395e <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d104      	bne.n	80038fe <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80038fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038fc:	e018      	b.n	8003930 <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003904:	2b00      	cmp	r3, #0
 8003906:	d008      	beq.n	800391a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800390e:	4619      	mov	r1, r3
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f7fe fcb4 	bl	800227e <clmt_clust>
 8003916:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003918:	e00a      	b.n	8003930 <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003926:	4619      	mov	r1, r3
 8003928:	4610      	mov	r0, r2
 800392a:	f7fe f9ef 	bl	8001d0c <get_fat>
 800392e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8003930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003932:	2b01      	cmp	r3, #1
 8003934:	d805      	bhi.n	8003942 <f_read+0xfa>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2202      	movs	r2, #2
 800393a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800393e:	2302      	movs	r3, #2
 8003940:	e0e9      	b.n	8003b16 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003944:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003948:	d105      	bne.n	8003956 <f_read+0x10e>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003952:	2301      	movs	r3, #1
 8003954:	e0df      	b.n	8003b16 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800395a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800396a:	4619      	mov	r1, r3
 800396c:	4610      	mov	r0, r2
 800396e:	f7fe f9ab 	bl	8001cc8 <clust2sect>
 8003972:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d105      	bne.n	8003986 <f_read+0x13e>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2202      	movs	r2, #2
 800397e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003982:	2302      	movs	r3, #2
 8003984:	e0c7      	b.n	8003b16 <f_read+0x2ce>
			sect += csect;
 8003986:	7dfb      	ldrb	r3, [r7, #23]
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	0a5b      	lsrs	r3, r3, #9
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003996:	2b00      	cmp	r3, #0
 8003998:	d046      	beq.n	8003a28 <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800399a:	7dfa      	ldrb	r2, [r7, #23]
 800399c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399e:	4413      	add	r3, r2
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80039a6:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d908      	bls.n	80039c0 <f_read+0x178>
					cc = fp->fs->csize - csect;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80039b4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80039b8:	461a      	mov	r2, r3
 80039ba:	7dfb      	ldrb	r3, [r7, #23]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80039c6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	6a39      	ldr	r1, [r7, #32]
 80039d0:	f7fd fda2 	bl	8001518 <disk_read>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d005      	beq.n	80039e6 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80039e2:	2301      	movs	r3, #1
 80039e4:	e097      	b.n	8003b16 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80039ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d015      	beq.n	8003a20 <f_read+0x1d8>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d90d      	bls.n	8003a20 <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	025b      	lsls	r3, r3, #9
 8003a10:	6a3a      	ldr	r2, [r7, #32]
 8003a12:	4413      	add	r3, r2
 8003a14:	68f9      	ldr	r1, [r7, #12]
 8003a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd fdfe 	bl	800161c <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	025b      	lsls	r3, r3, #9
 8003a24:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8003a26:	e05b      	b.n	8003ae0 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d037      	beq.n	8003aa4 <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d01d      	beq.n	8003a7e <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a48:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003a4c:	68f9      	ldr	r1, [r7, #12]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003a54:	2301      	movs	r3, #1
 8003a56:	f7fd fd7f 	bl	8001558 <disk_write>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d005      	beq.n	8003a6c <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e054      	b.n	8003b16 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003a72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a84:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003a88:	68f9      	ldr	r1, [r7, #12]
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	f7fd fd43 	bl	8001518 <disk_read>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d005      	beq.n	8003aa4 <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e038      	b.n	8003b16 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ab6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8003aba:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8003abc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d901      	bls.n	8003ac8 <f_read+0x280>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ad8:	4619      	mov	r1, r3
 8003ada:	6a38      	ldr	r0, [r7, #32]
 8003adc:	f7fd fd9e 	bl	800161c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003ae0:	6a3a      	ldr	r2, [r7, #32]
 8003ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae4:	4413      	add	r3, r2
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af0:	441a      	add	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afe:	441a      	add	r2, r3
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	601a      	str	r2, [r3, #0]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f47f aed2 	bne.w	80038b8 <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3730      	adds	r7, #48	; 0x30
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
	...

08003b20 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff fc05 	bl	8003338 <validate>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8003b32:	7dfb      	ldrb	r3, [r7, #23]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f040 80a7 	bne.w	8003c88 <f_sync+0x168>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003b40:	f003 0320 	and.w	r3, r3, #32
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f000 809f 	beq.w	8003c88 <f_sync+0x168>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d019      	beq.n	8003b8c <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b5e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	f7fd fcf4 	bl	8001558 <disk_write>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8003b76:	2301      	movs	r3, #1
 8003b78:	e087      	b.n	8003c8a <f_sync+0x16a>
				fp->flag &= ~FA__DIRTY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003b80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	f7fd ffb9 	bl	8001b12 <move_window>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8003ba4:	7dfb      	ldrb	r3, [r7, #23]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d16e      	bne.n	8003c88 <f_sync+0x168>
				dir = fp->dir_ptr;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8003bb0:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	330b      	adds	r3, #11
 8003bb6:	781a      	ldrb	r2, [r3, #0]
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	330b      	adds	r3, #11
 8003bbc:	f042 0220 	orr.w	r2, r2, #32
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	331c      	adds	r3, #28
 8003bce:	b2d2      	uxtb	r2, r2
 8003bd0:	701a      	strb	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	0a1b      	lsrs	r3, r3, #8
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	331d      	adds	r3, #29
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	701a      	strb	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003bec:	0c1a      	lsrs	r2, r3, #16
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	331e      	adds	r3, #30
 8003bf2:	b2d2      	uxtb	r2, r2
 8003bf4:	701a      	strb	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003bfc:	0e1a      	lsrs	r2, r3, #24
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	331f      	adds	r3, #31
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	6938      	ldr	r0, [r7, #16]
 8003c10:	f7fe fd6d 	bl	80026ee <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8003c14:	4b1f      	ldr	r3, [pc, #124]	; (8003c94 <f_sync+0x174>)
 8003c16:	60fb      	str	r3, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	3316      	adds	r3, #22
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	701a      	strb	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	0a1b      	lsrs	r3, r3, #8
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	3317      	adds	r3, #23
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	0c1a      	lsrs	r2, r3, #16
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	3318      	adds	r3, #24
 8003c3a:	b2d2      	uxtb	r2, r2
 8003c3c:	701a      	strb	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	0e1a      	lsrs	r2, r3, #24
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	3319      	adds	r3, #25
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	3312      	adds	r3, #18
 8003c4e:	2200      	movs	r2, #0
 8003c50:	701a      	strb	r2, [r3, #0]
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	3313      	adds	r3, #19
 8003c56:	2200      	movs	r2, #0
 8003c58:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003c60:	f023 0320 	bic.w	r3, r3, #32
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fd ff75 	bl	8001b6e <sync_fs>
 8003c84:	4603      	mov	r3, r0
 8003c86:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8003c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3718      	adds	r7, #24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	50640000 	.word	0x50640000

08003c98 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f7ff ff3d 	bl	8003b20 <f_sync>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8003caa:	7bfb      	ldrb	r3, [r7, #15]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d116      	bne.n	8003cde <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff fb41 	bl	8003338 <validate>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003cba:	7bfb      	ldrb	r3, [r7, #15]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10e      	bne.n	8003cde <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fd fe6c 	bl	80019a4 <dec_lock>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8003cd0:	7bfb      	ldrb	r3, [r7, #15]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d103      	bne.n	8003cde <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b090      	sub	sp, #64	; 0x40
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff fb20 	bl	8003338 <validate>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8003cfe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d002      	beq.n	8003d0c <f_lseek+0x24>
 8003d06:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d0a:	e247      	b.n	800419c <f_lseek+0x4b4>
	if (fp->err)						/* Check error */
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <f_lseek+0x36>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8003d1c:	e23e      	b.n	800419c <f_lseek+0x4b4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 80f2 	beq.w	8003f0e <f_lseek+0x226>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d30:	d164      	bne.n	8003dfc <f_lseek+0x114>
			tbl = fp->cltbl;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003d38:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3c:	1d1a      	adds	r2, r3, #4
 8003d3e:	627a      	str	r2, [r7, #36]	; 0x24
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	2302      	movs	r3, #2
 8003d46:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003d4e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8003d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d041      	beq.n	8003dda <f_lseek+0xf2>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8003d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d58:	613b      	str	r3, [r7, #16]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d60:	3302      	adds	r3, #2
 8003d62:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8003d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fd ffc8 	bl	8001d0c <get_fat>
 8003d7c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 8003d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d805      	bhi.n	8003d90 <f_lseek+0xa8>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2202      	movs	r2, #2
 8003d88:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	e205      	b.n	800419c <f_lseek+0x4b4>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d96:	d105      	bne.n	8003da4 <f_lseek+0xbc>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003da0:	2301      	movs	r3, #1
 8003da2:	e1fb      	b.n	800419c <f_lseek+0x4b4>
					} while (cl == pcl + 1);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	3301      	adds	r3, #1
 8003da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d0da      	beq.n	8003d64 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8003dae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d809      	bhi.n	8003dca <f_lseek+0xe2>
						*tbl++ = ncl; *tbl++ = tcl;
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	1d1a      	adds	r2, r3, #4
 8003dba:	627a      	str	r2, [r7, #36]	; 0x24
 8003dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	1d1a      	adds	r2, r3, #4
 8003dc4:	627a      	str	r2, [r7, #36]	; 0x24
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003dd0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003dd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d3bd      	bcc.n	8003d56 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003de0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003de2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 8003de4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d803      	bhi.n	8003df4 <f_lseek+0x10c>
				*tbl = 0;		/* Terminate table */
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	e1d1      	b.n	8004198 <f_lseek+0x4b0>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8003df4:	2311      	movs	r3, #17
 8003df6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003dfa:	e1cd      	b.n	8004198 <f_lseek+0x4b0>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d903      	bls.n	8003e10 <f_lseek+0x128>
				ofs = fp->fsize;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003e0e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			if (ofs) {
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 81bc 	beq.w	8004198 <f_lseek+0x4b0>
				fp->clust = clmt_clust(fp, ofs - 1);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	4619      	mov	r1, r3
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7fe fa29 	bl	800227e <clmt_clust>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				dsc = clust2sect(fp->fs, fp->clust);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003e40:	4619      	mov	r1, r3
 8003e42:	4610      	mov	r0, r2
 8003e44:	f7fd ff40 	bl	8001cc8 <clust2sect>
 8003e48:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d105      	bne.n	8003e5c <f_lseek+0x174>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2202      	movs	r2, #2
 8003e54:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e19f      	b.n	800419c <f_lseek+0x4b4>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	0a5b      	lsrs	r3, r3, #9
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8003e68:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8003e6c:	3a01      	subs	r2, #1
 8003e6e:	4013      	ands	r3, r2
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4413      	add	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 8189 	beq.w	8004198 <f_lseek+0x4b0>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	f000 8182 	beq.w	8004198 <f_lseek+0x4b0>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d01d      	beq.n	8003ede <f_lseek+0x1f6>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ea8:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f7fd fb4f 	bl	8001558 <disk_write>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d005      	beq.n	8003ecc <f_lseek+0x1e4>
							ABORT(fp->fs, FR_DISK_ERR);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e167      	b.n	800419c <f_lseek+0x4b4>
						fp->flag &= ~FA__DIRTY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003ed2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ee4:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	2301      	movs	r3, #1
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	f7fd fb13 	bl	8001518 <disk_read>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d005      	beq.n	8003f04 <f_lseek+0x21c>
						ABORT(fp->fs, FR_DISK_ERR);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003f00:	2301      	movs	r3, #1
 8003f02:	e14b      	b.n	800419c <f_lseek+0x4b4>
#endif
					fp->dsect = dsc;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 8003f0c:	e144      	b.n	8004198 <f_lseek+0x4b0>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d90a      	bls.n	8003f30 <f_lseek+0x248>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d103      	bne.n	8003f30 <f_lseek+0x248>
#endif
			) ofs = fp->fsize;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003f2e:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003f36:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	637b      	str	r3, [r7, #52]	; 0x34
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f40:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		if (ofs) {
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 80c6 	beq.w	80040d8 <f_lseek+0x3f0>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003f52:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8003f56:	025b      	lsls	r3, r3, #9
 8003f58:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8003f5a:	6a3b      	ldr	r3, [r7, #32]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d01e      	beq.n	8003f9e <f_lseek+0x2b6>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	1e5a      	subs	r2, r3, #1
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
 8003f6c:	1e59      	subs	r1, r3, #1
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d312      	bcc.n	8003f9e <f_lseek+0x2b6>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	1e5a      	subs	r2, r3, #1
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	425b      	negs	r3, r3
 8003f80:	401a      	ands	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				ofs -= fp->fptr;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003f9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f9c:	e029      	b.n	8003ff2 <f_lseek+0x30a>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003fa4:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8003fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d11e      	bne.n	8003fea <f_lseek+0x302>
					clst = create_chain(fp->fs, 0);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fe f8c5 	bl	8002144 <create_chain>
 8003fba:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8003fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d105      	bne.n	8003fce <f_lseek+0x2e6>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003fca:	2302      	movs	r3, #2
 8003fcc:	e0e6      	b.n	800419c <f_lseek+0x4b4>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8003fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fd4:	d105      	bne.n	8003fe2 <f_lseek+0x2fa>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e0dc      	b.n	800419c <f_lseek+0x4b4>
					fp->sclust = clst;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fe6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				}
#endif
				fp->clust = clst;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fee:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			if (clst != 0) {
 8003ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d06f      	beq.n	80040d8 <f_lseek+0x3f0>
				while (ofs > bcs) {						/* Cluster following loop */
 8003ff8:	e047      	b.n	800408a <f_lseek+0x3a2>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00d      	beq.n	8004024 <f_lseek+0x33c>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800400e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004010:	4618      	mov	r0, r3
 8004012:	f7fe f897 	bl	8002144 <create_chain>
 8004016:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 8004018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10a      	bne.n	8004034 <f_lseek+0x34c>
							ofs = bcs; break;
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	603b      	str	r3, [r7, #0]
 8004022:	e036      	b.n	8004092 <f_lseek+0x3aa>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800402a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800402c:	4618      	mov	r0, r3
 800402e:	f7fd fe6d 	bl	8001d0c <get_fat>
 8004032:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8004034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800403a:	d105      	bne.n	8004048 <f_lseek+0x360>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004044:	2301      	movs	r3, #1
 8004046:	e0a9      	b.n	800419c <f_lseek+0x4b4>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8004048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800404a:	2b01      	cmp	r3, #1
 800404c:	d907      	bls.n	800405e <f_lseek+0x376>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004054:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004058:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800405a:	429a      	cmp	r2, r3
 800405c:	d305      	bcc.n	800406a <f_lseek+0x382>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2202      	movs	r2, #2
 8004062:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004066:	2302      	movs	r3, #2
 8004068:	e098      	b.n	800419c <f_lseek+0x4b4>
					fp->clust = clst;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800406e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
					fp->fptr += bcs;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	441a      	add	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
					ofs -= bcs;
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	429a      	cmp	r2, r3
 8004090:	d8b3      	bhi.n	8003ffa <f_lseek+0x312>
				}
				fp->fptr += ofs;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	441a      	add	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
				if (ofs % SS(fp->fs)) {
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d015      	beq.n	80040d8 <f_lseek+0x3f0>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80040b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fd fe07 	bl	8001cc8 <clust2sect>
 80040ba:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 80040bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d105      	bne.n	80040ce <f_lseek+0x3e6>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2202      	movs	r2, #2
 80040c6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80040ca:	2302      	movs	r3, #2
 80040cc:	e066      	b.n	800419c <f_lseek+0x4b4>
					nsect += ofs / SS(fp->fs);
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	0a5b      	lsrs	r3, r3, #9
 80040d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040d4:	4413      	add	r3, r2
 80040d6:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80040de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d041      	beq.n	800416a <f_lseek+0x482>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80040ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d03b      	beq.n	800416a <f_lseek+0x482>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80040f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01d      	beq.n	800413c <f_lseek+0x454>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004106:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8004112:	2301      	movs	r3, #1
 8004114:	f7fd fa20 	bl	8001558 <disk_write>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d005      	beq.n	800412a <f_lseek+0x442>
					ABORT(fp->fs, FR_DISK_ERR);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004126:	2301      	movs	r3, #1
 8004128:	e038      	b.n	800419c <f_lseek+0x4b4>
				fp->flag &= ~FA__DIRTY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8004130:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004134:	b2da      	uxtb	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004142:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	2301      	movs	r3, #1
 800414a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800414c:	f7fd f9e4 	bl	8001518 <disk_read>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d005      	beq.n	8004162 <f_lseek+0x47a>
				ABORT(fp->fs, FR_DISK_ERR);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800415e:	2301      	movs	r3, #1
 8004160:	e01c      	b.n	800419c <f_lseek+0x4b4>
#endif
			fp->dsect = nsect;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004166:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004176:	429a      	cmp	r2, r3
 8004178:	d90e      	bls.n	8004198 <f_lseek+0x4b0>
			fp->fsize = fp->fptr;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->flag |= FA__WRITTEN;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800418c:	f043 0320 	orr.w	r3, r3, #32
 8004190:	b2da      	uxtb	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8004198:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800419c:	4618      	mov	r0, r3
 800419e:	3740      	adds	r7, #64	; 0x40
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b088      	sub	sp, #32
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <f_opendir+0x14>
 80041b4:	2309      	movs	r3, #9
 80041b6:	e073      	b.n	80042a0 <f_opendir+0xfc>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 80041b8:	4639      	mov	r1, r7
 80041ba:	f107 0318 	add.w	r3, r7, #24
 80041be:	2200      	movs	r2, #0
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7fe fdef 	bl	8002da4 <find_volume>
 80041c6:	4603      	mov	r3, r0
 80041c8:	77fb      	strb	r3, [r7, #31]
	if (res == FR_OK) {
 80041ca:	7ffb      	ldrb	r3, [r7, #31]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d15f      	bne.n	8004290 <f_opendir+0xec>
		dp->fs = fs;
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		INIT_BUF(*dp);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f107 020c 	add.w	r2, r7, #12
 80041de:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	4619      	mov	r1, r3
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7fe fcc0 	bl	8002b6c <follow_path>
 80041ec:	4603      	mov	r3, r0
 80041ee:	77fb      	strb	r3, [r7, #31]
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 80041f0:	7ffb      	ldrb	r3, [r7, #31]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d147      	bne.n	8004286 <f_opendir+0xe2>
			if (dp->dir) {						/* It is not the origin directory itself */
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d017      	beq.n	8004230 <f_opendir+0x8c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004206:	330b      	adds	r3, #11
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	f003 0310 	and.w	r3, r3, #16
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00c      	beq.n	800422c <f_opendir+0x88>
					dp->sclust = ld_clust(fs, dp->dir);
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800421a:	4619      	mov	r1, r3
 800421c:	4610      	mov	r0, r2
 800421e:	f7fe fa38 	bl	8002692 <ld_clust>
 8004222:	4602      	mov	r2, r0
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 800422a:	e001      	b.n	8004230 <f_opendir+0x8c>
				else							/* The object is a file */
					res = FR_NO_PATH;
 800422c:	2305      	movs	r3, #5
 800422e:	77fb      	strb	r3, [r7, #31]
			}
			if (res == FR_OK) {
 8004230:	7ffb      	ldrb	r3, [r7, #31]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d127      	bne.n	8004286 <f_opendir+0xe2>
				dp->id = fs->id;
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8004242:	2100      	movs	r1, #0
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f7fe f84f 	bl	80022e8 <dir_sdi>
 800424a:	4603      	mov	r3, r0
 800424c:	77fb      	strb	r3, [r7, #31]
#if _FS_LOCK
				if (res == FR_OK) {
 800424e:	7ffb      	ldrb	r3, [r7, #31]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d118      	bne.n	8004286 <f_opendir+0xe2>
					if (dp->sclust) {
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00f      	beq.n	800427e <f_opendir+0xda>
						dp->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800425e:	2100      	movs	r1, #0
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7fd fae7 	bl	8001834 <inc_lock>
 8004266:	4602      	mov	r2, r0
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
						if (!dp->lockid)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004274:	2b00      	cmp	r3, #0
 8004276:	d106      	bne.n	8004286 <f_opendir+0xe2>
							res = FR_TOO_MANY_OPEN_FILES;
 8004278:	2312      	movs	r3, #18
 800427a:	77fb      	strb	r3, [r7, #31]
 800427c:	e003      	b.n	8004286 <f_opendir+0xe2>
					} else {
						dp->lockid = 0;	/* Root directory need not to be locked */
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
					}
				}
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8004286:	7ffb      	ldrb	r3, [r7, #31]
 8004288:	2b04      	cmp	r3, #4
 800428a:	d101      	bne.n	8004290 <f_opendir+0xec>
 800428c:	2305      	movs	r3, #5
 800428e:	77fb      	strb	r3, [r7, #31]
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 8004290:	7ffb      	ldrb	r3, [r7, #31]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <f_opendir+0xfa>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	LEAVE_FF(fs, res);
 800429e:	7ffb      	ldrb	r3, [r7, #31]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3720      	adds	r7, #32
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = validate(dp);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7ff f841 	bl	8003338 <validate>
 80042b6:	4603      	mov	r3, r0
 80042b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d113      	bne.n	80042e8 <f_closedir+0x40>
#if _FS_REENTRANT
		FATFS *fs = dp->fs;
#endif
#if _FS_LOCK
		if (dp->lockid)				/* Decrement sub-directory open counter */
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d007      	beq.n	80042da <f_closedir+0x32>
			res = dec_lock(dp->lockid);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fd fb67 	bl	80019a4 <dec_lock>
 80042d6:	4603      	mov	r3, r0
 80042d8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK)
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d103      	bne.n	80042e8 <f_closedir+0x40>
#endif
			dp->fs = 0;				/* Invalidate directory object */
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b086      	sub	sp, #24
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	6039      	str	r1, [r7, #0]
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f7ff f81b 	bl	8003338 <validate>
 8004302:	4603      	mov	r3, r0
 8004304:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004306:	7dfb      	ldrb	r3, [r7, #23]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d133      	bne.n	8004374 <f_readdir+0x82>
		if (!fno) {
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <f_readdir+0x2e>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8004312:	2100      	movs	r1, #0
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f7fd ffe7 	bl	80022e8 <dir_sdi>
 800431a:	4603      	mov	r3, r0
 800431c:	75fb      	strb	r3, [r7, #23]
 800431e:	e029      	b.n	8004374 <f_readdir+0x82>
		} else {
			INIT_BUF(*dp);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f107 0208 	add.w	r2, r7, #8
 8004326:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
			res = dir_read(dp, 0);			/* Read an item */
 800432a:	2100      	movs	r1, #0
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f7fe fa54 	bl	80027da <dir_read>
 8004332:	4603      	mov	r3, r0
 8004334:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 8004336:	7dfb      	ldrb	r3, [r7, #23]
 8004338:	2b04      	cmp	r3, #4
 800433a:	d105      	bne.n	8004348 <f_readdir+0x56>
				dp->sect = 0;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				res = FR_OK;
 8004344:	2300      	movs	r3, #0
 8004346:	75fb      	strb	r3, [r7, #23]
			}
			if (res == FR_OK) {				/* A valid entry is found */
 8004348:	7dfb      	ldrb	r3, [r7, #23]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d112      	bne.n	8004374 <f_readdir+0x82>
				get_fileinfo(dp, fno);		/* Get the object information */
 800434e:	6839      	ldr	r1, [r7, #0]
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7fe fada 	bl	800290a <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8004356:	2100      	movs	r1, #0
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7fe f859 	bl	8002410 <dir_next>
 800435e:	4603      	mov	r3, r0
 8004360:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) {
 8004362:	7dfb      	ldrb	r3, [r7, #23]
 8004364:	2b04      	cmp	r3, #4
 8004366:	d105      	bne.n	8004374 <f_readdir+0x82>
					dp->sect = 0;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
					res = FR_OK;
 8004370:	2300      	movs	r3, #0
 8004372:	75fb      	strb	r3, [r7, #23]
			}
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
 8004374:	7dfb      	ldrb	r3, [r7, #23]
}
 8004376:	4618      	mov	r0, r3
 8004378:	3718      	adds	r7, #24
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b08e      	sub	sp, #56	; 0x38
 8004382:	af00      	add	r7, sp, #0
 8004384:	60f8      	str	r0, [r7, #12]
 8004386:	60b9      	str	r1, [r7, #8]
 8004388:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 800438a:	f107 030c 	add.w	r3, r7, #12
 800438e:	2200      	movs	r2, #0
 8004390:	4619      	mov	r1, r3
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7fe fd06 	bl	8002da4 <find_volume>
 8004398:	4603      	mov	r3, r0
 800439a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 80043a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f040 80af 	bne.w	800450c <f_getfree+0x18e>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80043ba:	3b02      	subs	r3, #2
 80043bc:	429a      	cmp	r2, r3
 80043be:	d805      	bhi.n	80043cc <f_getfree+0x4e>
			*nclst = fs->free_clust;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	e09f      	b.n	800450c <f_getfree+0x18e>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80043d2:	76fb      	strb	r3, [r7, #27]
			n = 0;
 80043d4:	2300      	movs	r3, #0
 80043d6:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 80043d8:	7efb      	ldrb	r3, [r7, #27]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d125      	bne.n	800442a <f_getfree+0xac>
				clst = 2;
 80043de:	2302      	movs	r3, #2
 80043e0:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 80043e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80043e4:	69f8      	ldr	r0, [r7, #28]
 80043e6:	f7fd fc91 	bl	8001d0c <get_fat>
 80043ea:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043f2:	d103      	bne.n	80043fc <f_getfree+0x7e>
 80043f4:	2301      	movs	r3, #1
 80043f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80043fa:	e077      	b.n	80044ec <f_getfree+0x16e>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d103      	bne.n	800440a <f_getfree+0x8c>
 8004402:	2302      	movs	r3, #2
 8004404:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004408:	e070      	b.n	80044ec <f_getfree+0x16e>
					if (stat == 0) n++;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d102      	bne.n	8004416 <f_getfree+0x98>
 8004410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004412:	3301      	adds	r3, #1
 8004414:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 8004416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004418:	3301      	adds	r3, #1
 800441a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004422:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004424:	429a      	cmp	r2, r3
 8004426:	d3dc      	bcc.n	80043e2 <f_getfree+0x64>
 8004428:	e060      	b.n	80044ec <f_getfree+0x16e>
			} else {
				clst = fs->n_fatent;
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004430:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004438:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 800443a:	2300      	movs	r3, #0
 800443c:	627b      	str	r3, [r7, #36]	; 0x24
 800443e:	2300      	movs	r3, #0
 8004440:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	2b00      	cmp	r3, #0
 8004446:	d112      	bne.n	800446e <f_getfree+0xf0>
						res = move_window(fs, sect++);
 8004448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444a:	1c5a      	adds	r2, r3, #1
 800444c:	62ba      	str	r2, [r7, #40]	; 0x28
 800444e:	4619      	mov	r1, r3
 8004450:	69f8      	ldr	r0, [r7, #28]
 8004452:	f7fd fb5e 	bl	8001b12 <move_window>
 8004456:	4603      	mov	r3, r0
 8004458:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 800445c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004460:	2b00      	cmp	r3, #0
 8004462:	d142      	bne.n	80044ea <f_getfree+0x16c>
						p = fs->win.d8;
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8004468:	f44f 7300 	mov.w	r3, #512	; 0x200
 800446c:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 800446e:	7efb      	ldrb	r3, [r7, #27]
 8004470:	2b02      	cmp	r3, #2
 8004472:	d115      	bne.n	80044a0 <f_getfree+0x122>
						if (LD_WORD(p) == 0) n++;
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	3301      	adds	r3, #1
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	021b      	lsls	r3, r3, #8
 800447c:	b21a      	sxth	r2, r3
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	b21b      	sxth	r3, r3
 8004484:	4313      	orrs	r3, r2
 8004486:	b21b      	sxth	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <f_getfree+0x114>
 800448c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448e:	3301      	adds	r3, #1
 8004490:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	3302      	adds	r3, #2
 8004496:	623b      	str	r3, [r7, #32]
 8004498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449a:	3b02      	subs	r3, #2
 800449c:	627b      	str	r3, [r7, #36]	; 0x24
 800449e:	e01d      	b.n	80044dc <f_getfree+0x15e>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 80044a0:	6a3b      	ldr	r3, [r7, #32]
 80044a2:	3303      	adds	r3, #3
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	061a      	lsls	r2, r3, #24
 80044a8:	6a3b      	ldr	r3, [r7, #32]
 80044aa:	3302      	adds	r3, #2
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	041b      	lsls	r3, r3, #16
 80044b0:	4313      	orrs	r3, r2
 80044b2:	6a3a      	ldr	r2, [r7, #32]
 80044b4:	3201      	adds	r2, #1
 80044b6:	7812      	ldrb	r2, [r2, #0]
 80044b8:	0212      	lsls	r2, r2, #8
 80044ba:	4313      	orrs	r3, r2
 80044bc:	6a3a      	ldr	r2, [r7, #32]
 80044be:	7812      	ldrb	r2, [r2, #0]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d102      	bne.n	80044d0 <f_getfree+0x152>
 80044ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044cc:	3301      	adds	r3, #1
 80044ce:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	3304      	adds	r3, #4
 80044d4:	623b      	str	r3, [r7, #32]
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	3b04      	subs	r3, #4
 80044da:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 80044dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044de:	3b01      	subs	r3, #1
 80044e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1ac      	bne.n	8004442 <f_getfree+0xc4>
 80044e8:	e000      	b.n	80044ec <f_getfree+0x16e>
						if (res != FR_OK) break;
 80044ea:	bf00      	nop
			}
			fs->free_clust = n;
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044f0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80044fa:	f043 0301 	orr.w	r3, r3, #1
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
			*nclst = n;
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800450a:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 800450c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8004510:	4618      	mov	r0, r3
 8004512:	3738      	adds	r7, #56	; 0x38
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	4613      	mov	r3, r2
 8004524:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8004526:	2301      	movs	r3, #1
 8004528:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800452a:	2300      	movs	r3, #0
 800452c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800452e:	4b1f      	ldr	r3, [pc, #124]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 8004530:	7a5b      	ldrb	r3, [r3, #9]
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b01      	cmp	r3, #1
 8004536:	d831      	bhi.n	800459c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004538:	4b1c      	ldr	r3, [pc, #112]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 800453a:	7a5b      	ldrb	r3, [r3, #9]
 800453c:	b2db      	uxtb	r3, r3
 800453e:	461a      	mov	r2, r3
 8004540:	4b1a      	ldr	r3, [pc, #104]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 8004542:	2100      	movs	r1, #0
 8004544:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8004546:	4b19      	ldr	r3, [pc, #100]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 8004548:	7a5b      	ldrb	r3, [r3, #9]
 800454a:	b2db      	uxtb	r3, r3
 800454c:	4a17      	ldr	r2, [pc, #92]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	4413      	add	r3, r2
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8004556:	4b15      	ldr	r3, [pc, #84]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 8004558:	7a5b      	ldrb	r3, [r3, #9]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	461a      	mov	r2, r3
 800455e:	4b13      	ldr	r3, [pc, #76]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 8004560:	4413      	add	r3, r2
 8004562:	79fa      	ldrb	r2, [r7, #7]
 8004564:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8004566:	4b11      	ldr	r3, [pc, #68]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 8004568:	7a5b      	ldrb	r3, [r3, #9]
 800456a:	b2db      	uxtb	r3, r3
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	b2d1      	uxtb	r1, r2
 8004570:	4a0e      	ldr	r2, [pc, #56]	; (80045ac <FATFS_LinkDriverEx+0x94>)
 8004572:	7251      	strb	r1, [r2, #9]
 8004574:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8004576:	7dbb      	ldrb	r3, [r7, #22]
 8004578:	3330      	adds	r3, #48	; 0x30
 800457a:	b2da      	uxtb	r2, r3
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	3301      	adds	r3, #1
 8004584:	223a      	movs	r2, #58	; 0x3a
 8004586:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	3302      	adds	r3, #2
 800458c:	222f      	movs	r2, #47	; 0x2f
 800458e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	3303      	adds	r3, #3
 8004594:	2200      	movs	r2, #0
 8004596:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8004598:	2300      	movs	r3, #0
 800459a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800459c:	7dfb      	ldrb	r3, [r7, #23]
}
 800459e:	4618      	mov	r0, r3
 80045a0:	371c      	adds	r7, #28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	200001b0 	.word	0x200001b0

080045b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80045ba:	2200      	movs	r2, #0
 80045bc:	6839      	ldr	r1, [r7, #0]
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7ff ffaa 	bl	8004518 <FATFS_LinkDriverEx>
 80045c4:	4603      	mov	r3, r0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
	...

080045d0 <__io_putchar>:
  * @param  None
  * @retval None
  */

PUTCHAR_PROTOTYPE
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 0xFFFF);
 80045d8:	1d39      	adds	r1, r7, #4
 80045da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80045de:	2201      	movs	r2, #1
 80045e0:	4803      	ldr	r0, [pc, #12]	; (80045f0 <__io_putchar+0x20>)
 80045e2:	f006 fb6e 	bl	800acc2 <HAL_UART_Transmit>

  return ch;
 80045e6:	687b      	ldr	r3, [r7, #4]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3708      	adds	r7, #8
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	20001398 	.word	0x20001398

080045f4 <exf_getfree>:

#include "fops.h"
#include "printf.h"
//#include "printf.h"
void exf_getfree(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 80045fa:	1d3a      	adds	r2, r7, #4
 80045fc:	463b      	mov	r3, r7
 80045fe:	4619      	mov	r1, r3
 8004600:	4814      	ldr	r0, [pc, #80]	; (8004654 <exf_getfree+0x60>)
 8004602:	f7ff febc 	bl	800437e <f_getfree>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d11f      	bne.n	800464c <exf_getfree+0x58>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004612:	3b02      	subs	r3, #2
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800461a:	fb02 f303 	mul.w	r3, r2, r3
 800461e:	60fb      	str	r3, [r7, #12]
        fre_sect = fre_clust * fs->csize;				// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8004626:	461a      	mov	r2, r3
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	fb03 f302 	mul.w	r3, r3, r2
 800462e:	60bb      	str	r3, [r7, #8]

        tot_sect >>= 11;		// ×ªÎªMB
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	0adb      	lsrs	r3, r3, #11
 8004634:	60fb      	str	r3, [r7, #12]
        fre_sect >>= 11;		// ×ªÎªMB
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	0adb      	lsrs	r3, r3, #11
 800463a:	60bb      	str	r3, [r7, #8]

        printf("# SD Card Total Size:%ldMB\r\n", tot_sect);
 800463c:	68f9      	ldr	r1, [r7, #12]
 800463e:	4806      	ldr	r0, [pc, #24]	; (8004658 <exf_getfree+0x64>)
 8004640:	f007 fafa 	bl	800bc38 <iprintf>
        printf("# SD Card Free  Size:%ldMB\r\n", fre_sect);
 8004644:	68b9      	ldr	r1, [r7, #8]
 8004646:	4805      	ldr	r0, [pc, #20]	; (800465c <exf_getfree+0x68>)
 8004648:	f007 faf6 	bl	800bc38 <iprintf>
    }
}
 800464c:	bf00      	nop
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	2000144c 	.word	0x2000144c
 8004658:	0800cbb8 	.word	0x0800cbb8
 800465c:	0800cbd8 	.word	0x0800cbd8

08004660 <exf_mount>:

void exf_mount(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0
    printf("# SD Card Mount %s!\r\n", f_mount(&USERFatFS, USERPath, 1) == FR_OK ? "Successfullly" : "Failed");
 8004664:	2201      	movs	r2, #1
 8004666:	4908      	ldr	r1, [pc, #32]	; (8004688 <exf_mount+0x28>)
 8004668:	4808      	ldr	r0, [pc, #32]	; (800468c <exf_mount+0x2c>)
 800466a:	f7fe fe99 	bl	80033a0 <f_mount>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d101      	bne.n	8004678 <exf_mount+0x18>
 8004674:	4b06      	ldr	r3, [pc, #24]	; (8004690 <exf_mount+0x30>)
 8004676:	e000      	b.n	800467a <exf_mount+0x1a>
 8004678:	4b06      	ldr	r3, [pc, #24]	; (8004694 <exf_mount+0x34>)
 800467a:	4619      	mov	r1, r3
 800467c:	4806      	ldr	r0, [pc, #24]	; (8004698 <exf_mount+0x38>)
 800467e:	f007 fadb 	bl	800bc38 <iprintf>
}
 8004682:	bf00      	nop
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	2000144c 	.word	0x2000144c
 800468c:	20001680 	.word	0x20001680
 8004690:	0800cbf8 	.word	0x0800cbf8
 8004694:	0800cc08 	.word	0x0800cc08
 8004698:	0800cc10 	.word	0x0800cc10

0800469c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800469c:	b590      	push	{r4, r7, lr}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 80046a2:	f04f 0300 	mov.w	r3, #0
 80046a6:	f04f 0400 	mov.w	r4, #0
 80046aa:	e9c7 3400 	strd	r3, r4, [r7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80046ae:	f001 fc0f 	bl	8005ed0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80046b2:	f000 f889 	bl	80047c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80046b6:	f000 f9e5 	bl	8004a84 <MX_GPIO_Init>
  MX_DMA_Init();
 80046ba:	f000 f9c3 	bl	8004a44 <MX_DMA_Init>
  MX_SPI1_Init();
 80046be:	f000 f961 	bl	8004984 <MX_SPI1_Init>
  MX_UART4_Init();
 80046c2:	f000 f995 	bl	80049f0 <MX_UART4_Init>
  MX_I2C1_Init();
 80046c6:	f000 f901 	bl	80048cc <MX_I2C1_Init>
  MX_I2S3_Init();
 80046ca:	f000 f92d 	bl	8004928 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
//  	uint8_t test;
  	while(SD_Initialize() != 0)
 80046ce:	e00b      	b.n	80046e8 <main+0x4c>
	{
  		HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);			// çº¢ç¯
 80046d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80046d4:	4834      	ldr	r0, [pc, #208]	; (80047a8 <main+0x10c>)
 80046d6:	f002 fc2a 	bl	8006f2e <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80046da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046de:	f001 fc39 	bl	8005f54 <HAL_Delay>
		printf("## [Warining]: sd card not found !\r\n");
 80046e2:	4832      	ldr	r0, [pc, #200]	; (80047ac <main+0x110>)
 80046e4:	f007 fb1c 	bl	800bd20 <puts>
  	while(SD_Initialize() != 0)
 80046e8:	f000 fcc2 	bl	8005070 <SD_Initialize>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1ee      	bne.n	80046d0 <main+0x34>
	}

//	 è·åSDå¡æåºæ°

//  	while(1){
  		CardSize = SD_GetSectorCount();
 80046f2:	f000 fc6c 	bl	8004fce <SD_GetSectorCount>
 80046f6:	4603      	mov	r3, r0
 80046f8:	f04f 0400 	mov.w	r4, #0
 80046fc:	e9c7 3400 	strd	r3, r4, [r7]

		// å­èè½¬ä¸ºå
		CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 8004700:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	f04f 0400 	mov.w	r4, #0
 800470c:	0254      	lsls	r4, r2, #9
 800470e:	ea44 54d1 	orr.w	r4, r4, r1, lsr #23
 8004712:	024b      	lsls	r3, r1, #9
 8004714:	f04f 0100 	mov.w	r1, #0
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	0d19      	lsrs	r1, r3, #20
 800471e:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
 8004722:	0d22      	lsrs	r2, r4, #20
 8004724:	e9c7 1200 	strd	r1, r2, [r7]

		// æå°ä¿¡æ¯
		printf("# SD Card Type:0x%02X\r\n", SD_Type);
 8004728:	4b21      	ldr	r3, [pc, #132]	; (80047b0 <main+0x114>)
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	4619      	mov	r1, r3
 800472e:	4821      	ldr	r0, [pc, #132]	; (80047b4 <main+0x118>)
 8004730:	f007 fa82 	bl	800bc38 <iprintf>
		printf("# SD Card Size:%luMB\r\n", (uint32_t)CardSize);
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	4619      	mov	r1, r3
 8004738:	481f      	ldr	r0, [pc, #124]	; (80047b8 <main+0x11c>)
 800473a:	f007 fa7d 	bl	800bc38 <iprintf>
		HAL_Delay(1000);
 800473e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004742:	f001 fc07 	bl	8005f54 <HAL_Delay>
//	{
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// é»ç¯
//		HAL_Delay(1000);
//	}

	printf("\r\n\r\n####################### HAL Libary SD Card SPI FATFS Demo ################################\r\n");
 8004746:	481d      	ldr	r0, [pc, #116]	; (80047bc <main+0x120>)
 8004748:	f007 faea 	bl	800bd20 <puts>
	MX_FATFS_Init();
 800474c:	f7fc ff42 	bl	80015d4 <MX_FATFS_Init>
	exf_mount();
 8004750:	f7ff ff86 	bl	8004660 <exf_mount>
	exf_getfree();
 8004754:	f7ff ff4e 	bl	80045f4 <exf_getfree>
//	{
//		printf("##[Error]: open %s failed!\r\n", "/gg/gg.txt");
//		return;
//	}
//	exf_close();
	uint8_t count=0;
 8004758:	2300      	movs	r3, #0
 800475a:	73fb      	strb	r3, [r7, #15]
	while(1)
	{	if(count==5){
 800475c:	7bfb      	ldrb	r3, [r7, #15]
 800475e:	2b05      	cmp	r3, #5
 8004760:	d100      	bne.n	8004764 <main+0xc8>
			break;
 8004762:	e00c      	b.n	800477e <main+0xe2>
		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// é»ç¯
 8004764:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004768:	480f      	ldr	r0, [pc, #60]	; (80047a8 <main+0x10c>)
 800476a:	f002 fbe0 	bl	8006f2e <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800476e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004772:	f001 fbef 	bl	8005f54 <HAL_Delay>
		count++;
 8004776:	7bfb      	ldrb	r3, [r7, #15]
 8004778:	3301      	adds	r3, #1
 800477a:	73fb      	strb	r3, [r7, #15]
	{	if(count==5){
 800477c:	e7ee      	b.n	800475c <main+0xc0>
	}
	while(1){
		exf_mount();
 800477e:	f7ff ff6f 	bl	8004660 <exf_mount>
		AUDIO_PLAYER_Start(0);
 8004782:	2000      	movs	r0, #0
 8004784:	f001 f9d4 	bl	8005b30 <AUDIO_PLAYER_Start>
		while(!isFinished){
 8004788:	e009      	b.n	800479e <main+0x102>
			AUDIO_PLAYER_Process(pdTRUE);
 800478a:	2001      	movs	r0, #1
 800478c:	f001 fa30 	bl	8005bf0 <AUDIO_PLAYER_Process>
			if(AudioState==AUDIO_STATE_STOP){
 8004790:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <main+0x124>)
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	2b09      	cmp	r3, #9
 8004796:	d102      	bne.n	800479e <main+0x102>
				isFinished=1;
 8004798:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <main+0x128>)
 800479a:	2201      	movs	r2, #1
 800479c:	701a      	strb	r2, [r3, #0]
		while(!isFinished){
 800479e:	4b09      	ldr	r3, [pc, #36]	; (80047c4 <main+0x128>)
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0f1      	beq.n	800478a <main+0xee>
		exf_mount();
 80047a6:	e7ea      	b.n	800477e <main+0xe2>
 80047a8:	40020c00 	.word	0x40020c00
 80047ac:	0800cd0c 	.word	0x0800cd0c
 80047b0:	200001bd 	.word	0x200001bd
 80047b4:	0800cd30 	.word	0x0800cd30
 80047b8:	0800cd48 	.word	0x0800cd48
 80047bc:	0800cd60 	.word	0x0800cd60
 80047c0:	200019f0 	.word	0x200019f0
 80047c4:	200001bc 	.word	0x200001bc

080047c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b098      	sub	sp, #96	; 0x60
 80047cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80047ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80047d2:	2230      	movs	r2, #48	; 0x30
 80047d4:	2100      	movs	r1, #0
 80047d6:	4618      	mov	r0, r3
 80047d8:	f007 fa26 	bl	800bc28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80047dc:	f107 031c 	add.w	r3, r7, #28
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	605a      	str	r2, [r3, #4]
 80047e6:	609a      	str	r2, [r3, #8]
 80047e8:	60da      	str	r2, [r3, #12]
 80047ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80047ec:	f107 030c 	add.w	r3, r7, #12
 80047f0:	2200      	movs	r2, #0
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	609a      	str	r2, [r3, #8]
 80047f8:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80047fa:	2300      	movs	r3, #0
 80047fc:	60bb      	str	r3, [r7, #8]
 80047fe:	4b31      	ldr	r3, [pc, #196]	; (80048c4 <SystemClock_Config+0xfc>)
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	4a30      	ldr	r2, [pc, #192]	; (80048c4 <SystemClock_Config+0xfc>)
 8004804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004808:	6413      	str	r3, [r2, #64]	; 0x40
 800480a:	4b2e      	ldr	r3, [pc, #184]	; (80048c4 <SystemClock_Config+0xfc>)
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004812:	60bb      	str	r3, [r7, #8]
 8004814:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004816:	2300      	movs	r3, #0
 8004818:	607b      	str	r3, [r7, #4]
 800481a:	4b2b      	ldr	r3, [pc, #172]	; (80048c8 <SystemClock_Config+0x100>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a2a      	ldr	r2, [pc, #168]	; (80048c8 <SystemClock_Config+0x100>)
 8004820:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	4b28      	ldr	r3, [pc, #160]	; (80048c8 <SystemClock_Config+0x100>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800482e:	607b      	str	r3, [r7, #4]
 8004830:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004832:	2301      	movs	r3, #1
 8004834:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004836:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800483a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800483c:	2302      	movs	r3, #2
 800483e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004840:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004844:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004846:	2308      	movs	r3, #8
 8004848:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800484a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800484e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004850:	2302      	movs	r3, #2
 8004852:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004854:	2304      	movs	r3, #4
 8004856:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004858:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800485c:	4618      	mov	r0, r3
 800485e:	f004 fc2b 	bl	80090b8 <HAL_RCC_OscConfig>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8004868:	f000 fa16 	bl	8004c98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800486c:	230f      	movs	r3, #15
 800486e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004870:	2302      	movs	r3, #2
 8004872:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004874:	2300      	movs	r3, #0
 8004876:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004878:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800487c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800487e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004882:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004884:	f107 031c 	add.w	r3, r7, #28
 8004888:	2105      	movs	r1, #5
 800488a:	4618      	mov	r0, r3
 800488c:	f004 fe84 	bl	8009598 <HAL_RCC_ClockConfig>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8004896:	f000 f9ff 	bl	8004c98 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800489a:	2301      	movs	r3, #1
 800489c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 800489e:	f240 130f 	movw	r3, #271	; 0x10f
 80048a2:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 80048a4:	2306      	movs	r3, #6
 80048a6:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80048a8:	f107 030c 	add.w	r3, r7, #12
 80048ac:	4618      	mov	r0, r3
 80048ae:	f005 f897 	bl	80099e0 <HAL_RCCEx_PeriphCLKConfig>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80048b8:	f000 f9ee 	bl	8004c98 <Error_Handler>
  }
}
 80048bc:	bf00      	nop
 80048be:	3760      	adds	r7, #96	; 0x60
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40023800 	.word	0x40023800
 80048c8:	40007000 	.word	0x40007000

080048cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80048d0:	4b12      	ldr	r3, [pc, #72]	; (800491c <MX_I2C1_Init+0x50>)
 80048d2:	4a13      	ldr	r2, [pc, #76]	; (8004920 <MX_I2C1_Init+0x54>)
 80048d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80048d6:	4b11      	ldr	r3, [pc, #68]	; (800491c <MX_I2C1_Init+0x50>)
 80048d8:	4a12      	ldr	r2, [pc, #72]	; (8004924 <MX_I2C1_Init+0x58>)
 80048da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80048dc:	4b0f      	ldr	r3, [pc, #60]	; (800491c <MX_I2C1_Init+0x50>)
 80048de:	2200      	movs	r2, #0
 80048e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80048e2:	4b0e      	ldr	r3, [pc, #56]	; (800491c <MX_I2C1_Init+0x50>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048e8:	4b0c      	ldr	r3, [pc, #48]	; (800491c <MX_I2C1_Init+0x50>)
 80048ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80048ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80048f0:	4b0a      	ldr	r3, [pc, #40]	; (800491c <MX_I2C1_Init+0x50>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80048f6:	4b09      	ldr	r3, [pc, #36]	; (800491c <MX_I2C1_Init+0x50>)
 80048f8:	2200      	movs	r2, #0
 80048fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048fc:	4b07      	ldr	r3, [pc, #28]	; (800491c <MX_I2C1_Init+0x50>)
 80048fe:	2200      	movs	r2, #0
 8004900:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004902:	4b06      	ldr	r3, [pc, #24]	; (800491c <MX_I2C1_Init+0x50>)
 8004904:	2200      	movs	r2, #0
 8004906:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004908:	4804      	ldr	r0, [pc, #16]	; (800491c <MX_I2C1_Init+0x50>)
 800490a:	f002 fb43 	bl	8006f94 <HAL_I2C_Init>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004914:	f000 f9c0 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004918:	bf00      	nop
 800491a:	bd80      	pop	{r7, pc}
 800491c:	200018b0 	.word	0x200018b0
 8004920:	40005400 	.word	0x40005400
 8004924:	000186a0 	.word	0x000186a0

08004928 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800492c:	4b13      	ldr	r3, [pc, #76]	; (800497c <MX_I2S3_Init+0x54>)
 800492e:	4a14      	ldr	r2, [pc, #80]	; (8004980 <MX_I2S3_Init+0x58>)
 8004930:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8004932:	4b12      	ldr	r3, [pc, #72]	; (800497c <MX_I2S3_Init+0x54>)
 8004934:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004938:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800493a:	4b10      	ldr	r3, [pc, #64]	; (800497c <MX_I2S3_Init+0x54>)
 800493c:	2200      	movs	r2, #0
 800493e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8004940:	4b0e      	ldr	r3, [pc, #56]	; (800497c <MX_I2S3_Init+0x54>)
 8004942:	2200      	movs	r2, #0
 8004944:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8004946:	4b0d      	ldr	r3, [pc, #52]	; (800497c <MX_I2S3_Init+0x54>)
 8004948:	f44f 7200 	mov.w	r2, #512	; 0x200
 800494c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800494e:	4b0b      	ldr	r3, [pc, #44]	; (800497c <MX_I2S3_Init+0x54>)
 8004950:	f64a 4244 	movw	r2, #44100	; 0xac44
 8004954:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8004956:	4b09      	ldr	r3, [pc, #36]	; (800497c <MX_I2S3_Init+0x54>)
 8004958:	2200      	movs	r2, #0
 800495a:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800495c:	4b07      	ldr	r3, [pc, #28]	; (800497c <MX_I2S3_Init+0x54>)
 800495e:	2200      	movs	r2, #0
 8004960:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8004962:	4b06      	ldr	r3, [pc, #24]	; (800497c <MX_I2S3_Init+0x54>)
 8004964:	2200      	movs	r2, #0
 8004966:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8004968:	4804      	ldr	r0, [pc, #16]	; (800497c <MX_I2S3_Init+0x54>)
 800496a:	f003 fb05 	bl	8007f78 <HAL_I2S_Init>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8004974:	f000 f990 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8004978:	bf00      	nop
 800497a:	bd80      	pop	{r7, pc}
 800497c:	20001968 	.word	0x20001968
 8004980:	40003c00 	.word	0x40003c00

08004984 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004988:	4b17      	ldr	r3, [pc, #92]	; (80049e8 <MX_SPI1_Init+0x64>)
 800498a:	4a18      	ldr	r2, [pc, #96]	; (80049ec <MX_SPI1_Init+0x68>)
 800498c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800498e:	4b16      	ldr	r3, [pc, #88]	; (80049e8 <MX_SPI1_Init+0x64>)
 8004990:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004994:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004996:	4b14      	ldr	r3, [pc, #80]	; (80049e8 <MX_SPI1_Init+0x64>)
 8004998:	2200      	movs	r2, #0
 800499a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800499c:	4b12      	ldr	r3, [pc, #72]	; (80049e8 <MX_SPI1_Init+0x64>)
 800499e:	2200      	movs	r2, #0
 80049a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80049a2:	4b11      	ldr	r3, [pc, #68]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80049a8:	4b0f      	ldr	r3, [pc, #60]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80049ae:	4b0e      	ldr	r3, [pc, #56]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80049b6:	4b0c      	ldr	r3, [pc, #48]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049b8:	2208      	movs	r2, #8
 80049ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80049bc:	4b0a      	ldr	r3, [pc, #40]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049be:	2200      	movs	r2, #0
 80049c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80049c2:	4b09      	ldr	r3, [pc, #36]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049c8:	4b07      	ldr	r3, [pc, #28]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80049ce:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049d0:	220a      	movs	r2, #10
 80049d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80049d4:	4804      	ldr	r0, [pc, #16]	; (80049e8 <MX_SPI1_Init+0x64>)
 80049d6:	f005 f96d 	bl	8009cb4 <HAL_SPI_Init>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80049e0:	f000 f95a 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80049e4:	bf00      	nop
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	200013dc 	.word	0x200013dc
 80049ec:	40013000 	.word	0x40013000

080049f0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80049f4:	4b11      	ldr	r3, [pc, #68]	; (8004a3c <MX_UART4_Init+0x4c>)
 80049f6:	4a12      	ldr	r2, [pc, #72]	; (8004a40 <MX_UART4_Init+0x50>)
 80049f8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80049fa:	4b10      	ldr	r3, [pc, #64]	; (8004a3c <MX_UART4_Init+0x4c>)
 80049fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a00:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004a02:	4b0e      	ldr	r3, [pc, #56]	; (8004a3c <MX_UART4_Init+0x4c>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004a08:	4b0c      	ldr	r3, [pc, #48]	; (8004a3c <MX_UART4_Init+0x4c>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004a0e:	4b0b      	ldr	r3, [pc, #44]	; (8004a3c <MX_UART4_Init+0x4c>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004a14:	4b09      	ldr	r3, [pc, #36]	; (8004a3c <MX_UART4_Init+0x4c>)
 8004a16:	220c      	movs	r2, #12
 8004a18:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a1a:	4b08      	ldr	r3, [pc, #32]	; (8004a3c <MX_UART4_Init+0x4c>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a20:	4b06      	ldr	r3, [pc, #24]	; (8004a3c <MX_UART4_Init+0x4c>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004a26:	4805      	ldr	r0, [pc, #20]	; (8004a3c <MX_UART4_Init+0x4c>)
 8004a28:	f006 f8fe 	bl	800ac28 <HAL_UART_Init>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8004a32:	f000 f931 	bl	8004c98 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004a36:	bf00      	nop
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20001398 	.word	0x20001398
 8004a40:	40004c00 	.word	0x40004c00

08004a44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	607b      	str	r3, [r7, #4]
 8004a4e:	4b0c      	ldr	r3, [pc, #48]	; (8004a80 <MX_DMA_Init+0x3c>)
 8004a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a52:	4a0b      	ldr	r2, [pc, #44]	; (8004a80 <MX_DMA_Init+0x3c>)
 8004a54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a58:	6313      	str	r3, [r2, #48]	; 0x30
 8004a5a:	4b09      	ldr	r3, [pc, #36]	; (8004a80 <MX_DMA_Init+0x3c>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a62:	607b      	str	r3, [r7, #4]
 8004a64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004a66:	2200      	movs	r2, #0
 8004a68:	2100      	movs	r1, #0
 8004a6a:	2010      	movs	r0, #16
 8004a6c:	f001 fb4c 	bl	8006108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004a70:	2010      	movs	r0, #16
 8004a72:	f001 fb65 	bl	8006140 <HAL_NVIC_EnableIRQ>

}
 8004a76:	bf00      	nop
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	40023800 	.word	0x40023800

08004a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b08c      	sub	sp, #48	; 0x30
 8004a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a8a:	f107 031c 	add.w	r3, r7, #28
 8004a8e:	2200      	movs	r2, #0
 8004a90:	601a      	str	r2, [r3, #0]
 8004a92:	605a      	str	r2, [r3, #4]
 8004a94:	609a      	str	r2, [r3, #8]
 8004a96:	60da      	str	r2, [r3, #12]
 8004a98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61bb      	str	r3, [r7, #24]
 8004a9e:	4b49      	ldr	r3, [pc, #292]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa2:	4a48      	ldr	r2, [pc, #288]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004aa4:	f043 0310 	orr.w	r3, r3, #16
 8004aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aaa:	4b46      	ldr	r3, [pc, #280]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aae:	f003 0310 	and.w	r3, r3, #16
 8004ab2:	61bb      	str	r3, [r7, #24]
 8004ab4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	617b      	str	r3, [r7, #20]
 8004aba:	4b42      	ldr	r3, [pc, #264]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abe:	4a41      	ldr	r2, [pc, #260]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004ac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ac6:	4b3f      	ldr	r3, [pc, #252]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	613b      	str	r3, [r7, #16]
 8004ad6:	4b3b      	ldr	r3, [pc, #236]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ada:	4a3a      	ldr	r2, [pc, #232]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004adc:	f043 0301 	orr.w	r3, r3, #1
 8004ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ae2:	4b38      	ldr	r3, [pc, #224]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
 8004af2:	4b34      	ldr	r3, [pc, #208]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af6:	4a33      	ldr	r2, [pc, #204]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004af8:	f043 0308 	orr.w	r3, r3, #8
 8004afc:	6313      	str	r3, [r2, #48]	; 0x30
 8004afe:	4b31      	ldr	r3, [pc, #196]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b02:	f003 0308 	and.w	r3, r3, #8
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60bb      	str	r3, [r7, #8]
 8004b0e:	4b2d      	ldr	r3, [pc, #180]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b12:	4a2c      	ldr	r2, [pc, #176]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004b14:	f043 0304 	orr.w	r3, r3, #4
 8004b18:	6313      	str	r3, [r2, #48]	; 0x30
 8004b1a:	4b2a      	ldr	r3, [pc, #168]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	60bb      	str	r3, [r7, #8]
 8004b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	607b      	str	r3, [r7, #4]
 8004b2a:	4b26      	ldr	r3, [pc, #152]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2e:	4a25      	ldr	r2, [pc, #148]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004b30:	f043 0302 	orr.w	r3, r3, #2
 8004b34:	6313      	str	r3, [r2, #48]	; 0x30
 8004b36:	4b23      	ldr	r3, [pc, #140]	; (8004bc4 <MX_GPIO_Init+0x140>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	607b      	str	r3, [r7, #4]
 8004b40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8004b42:	2200      	movs	r2, #0
 8004b44:	2110      	movs	r1, #16
 8004b46:	4820      	ldr	r0, [pc, #128]	; (8004bc8 <MX_GPIO_Init+0x144>)
 8004b48:	f002 f9d8 	bl	8006efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8004b52:	481e      	ldr	r0, [pc, #120]	; (8004bcc <MX_GPIO_Init+0x148>)
 8004b54:	f002 f9d2 	bl	8006efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004b58:	2310      	movs	r3, #16
 8004b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b60:	2300      	movs	r3, #0
 8004b62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b64:	2300      	movs	r3, #0
 8004b66:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b68:	f107 031c 	add.w	r3, r7, #28
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4816      	ldr	r0, [pc, #88]	; (8004bc8 <MX_GPIO_Init+0x144>)
 8004b70:	f001 ff30 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004b74:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b82:	2300      	movs	r3, #0
 8004b84:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b86:	f107 031c 	add.w	r3, r7, #28
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	480f      	ldr	r0, [pc, #60]	; (8004bcc <MX_GPIO_Init+0x148>)
 8004b8e:	f001 ff21 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004b92:	2301      	movs	r3, #1
 8004b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004b96:	4b0e      	ldr	r3, [pc, #56]	; (8004bd0 <MX_GPIO_Init+0x14c>)
 8004b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b9e:	f107 031c 	add.w	r3, r7, #28
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	4808      	ldr	r0, [pc, #32]	; (8004bc8 <MX_GPIO_Init+0x144>)
 8004ba6:	f001 ff15 	bl	80069d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 8004baa:	2200      	movs	r2, #0
 8004bac:	210f      	movs	r1, #15
 8004bae:	2006      	movs	r0, #6
 8004bb0:	f001 faaa 	bl	8006108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004bb4:	2006      	movs	r0, #6
 8004bb6:	f001 fac3 	bl	8006140 <HAL_NVIC_EnableIRQ>

}
 8004bba:	bf00      	nop
 8004bbc:	3730      	adds	r7, #48	; 0x30
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	40020c00 	.word	0x40020c00
 8004bd0:	10110000 	.word	0x10110000

08004bd4 <HAL_GPIO_EXTI_Callback>:
//		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	 if(GPIO_Pin == GPIO_PIN_0)
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d137      	bne.n	8004c54 <HAL_GPIO_EXTI_Callback+0x80>
	 {
		 xHigherPriorityTaskWoken = pdFALSE;
 8004be4:	2300      	movs	r3, #0
 8004be6:	60fb      	str	r3, [r7, #12]
		 if(flag==pdTRUE){
 8004be8:	4b1c      	ldr	r3, [pc, #112]	; (8004c5c <HAL_GPIO_EXTI_Callback+0x88>)
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d107      	bne.n	8004c00 <HAL_GPIO_EXTI_Callback+0x2c>
			 xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );
 8004bf0:	4b1b      	ldr	r3, [pc, #108]	; (8004c60 <HAL_GPIO_EXTI_Callback+0x8c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f107 020c 	add.w	r2, r7, #12
 8004bf8:	4611      	mov	r1, r2
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f006 fd0e 	bl	800b61c <xQueueGiveFromISR>
		 }else{
			 //do nothing
		 }

		 HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 8004c00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c04:	4817      	ldr	r0, [pc, #92]	; (8004c64 <HAL_GPIO_EXTI_Callback+0x90>)
 8004c06:	f002 f992 	bl	8006f2e <HAL_GPIO_TogglePin>
		 uint8_t data_1=0x5f|0x80;
 8004c0a:	23df      	movs	r3, #223	; 0xdf
 8004c0c:	72fb      	strb	r3, [r7, #11]
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2108      	movs	r1, #8
 8004c12:	4815      	ldr	r0, [pc, #84]	; (8004c68 <HAL_GPIO_EXTI_Callback+0x94>)
 8004c14:	f002 f972 	bl	8006efc <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1,&data_1,1,10);
 8004c18:	f107 010b 	add.w	r1, r7, #11
 8004c1c:	230a      	movs	r3, #10
 8004c1e:	2201      	movs	r2, #1
 8004c20:	4812      	ldr	r0, [pc, #72]	; (8004c6c <HAL_GPIO_EXTI_Callback+0x98>)
 8004c22:	f005 f8d3 	bl	8009dcc <HAL_SPI_Transmit>
		  ////	HAL_Delay(10);
		 HAL_SPI_Receive(&hspi1,&data_1,1,10);
 8004c26:	f107 010b 	add.w	r1, r7, #11
 8004c2a:	230a      	movs	r3, #10
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	480f      	ldr	r0, [pc, #60]	; (8004c6c <HAL_GPIO_EXTI_Callback+0x98>)
 8004c30:	f005 fa00 	bl	800a034 <HAL_SPI_Receive>
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8004c34:	2201      	movs	r2, #1
 8004c36:	2108      	movs	r1, #8
 8004c38:	480b      	ldr	r0, [pc, #44]	; (8004c68 <HAL_GPIO_EXTI_Callback+0x94>)
 8004c3a:	f002 f95f 	bl	8006efc <HAL_GPIO_WritePin>
		 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d007      	beq.n	8004c54 <HAL_GPIO_EXTI_Callback+0x80>
 8004c44:	4b0a      	ldr	r3, [pc, #40]	; (8004c70 <HAL_GPIO_EXTI_Callback+0x9c>)
 8004c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c4a:	601a      	str	r2, [r3, #0]
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	f3bf 8f6f 	isb	sy
	 }


}
 8004c54:	bf00      	nop
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	20000035 	.word	0x20000035
 8004c60:	20001904 	.word	0x20001904
 8004c64:	40020c00 	.word	0x40020c00
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	200013dc 	.word	0x200013dc
 8004c70:	e000ed04 	.word	0xe000ed04

08004c74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a04      	ldr	r2, [pc, #16]	; (8004c94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d101      	bne.n	8004c8a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004c86:	f001 f945 	bl	8005f14 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004c8a:	bf00      	nop
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40001000 	.word	0x40001000

08004c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c9c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c9e:	e7fe      	b.n	8004c9e <Error_Handler+0x6>

08004ca0 <SPI1_Error>:

/////////////////////////////////////////////////////// ÒÆÖ²ÐÞ¸ÄÇøº¯Êý //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8004ca4:	4b0b      	ldr	r3, [pc, #44]	; (8004cd4 <SPI1_Error+0x34>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	4b0a      	ldr	r3, [pc, #40]	; (8004cd4 <SPI1_Error+0x34>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb2:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8004cb4:	4807      	ldr	r0, [pc, #28]	; (8004cd4 <SPI1_Error+0x34>)
 8004cb6:	f005 f861 	bl	8009d7c <HAL_SPI_DeInit>
    MX_SPI1_Init();
 8004cba:	f7ff fe63 	bl	8004984 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8004cbe:	4b05      	ldr	r3, [pc, #20]	; (8004cd4 <SPI1_Error+0x34>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	4b03      	ldr	r3, [pc, #12]	; (8004cd4 <SPI1_Error+0x34>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ccc:	601a      	str	r2, [r3, #0]
}
 8004cce:	bf00      	nop
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	200013dc 	.word	0x200013dc

08004cd8 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af02      	add	r7, sp, #8
 8004cde:	4603      	mov	r3, r0
 8004ce0:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 8004ce6:	f107 020f 	add.w	r2, r7, #15
 8004cea:	1df9      	adds	r1, r7, #7
 8004cec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	4806      	ldr	r0, [pc, #24]	; (8004d10 <SPI1_ReadWriteByte+0x38>)
 8004cf6:	f005 faa6 	bl	800a246 <HAL_SPI_TransmitReceive>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8004d00:	f7ff ffce 	bl	8004ca0 <SPI1_Error>
    }
    return RxData;
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	200013dc 	.word	0x200013dc

08004d14 <SD_SPI_ReadWriteByte>:
 * SD¿¨SPI½Ó¿Ú¶ÁÐ´Ò»¸ö×Ö½Ú
 * @param  TxData ´ýÐ´ÈëµÄ×Ö½Ú
 * @return        À´×ÔSPIµÄ½ÓÊÕ
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 8004d1e:	79fb      	ldrb	r3, [r7, #7]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7ff ffd9 	bl	8004cd8 <SPI1_ReadWriteByte>
 8004d26:	4603      	mov	r3, r0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3708      	adds	r7, #8
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <SD_SPI_Init>:

/// SPIÓ²¼þ²ã³õÊ¼»¯
void SD_SPI_Init(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 8004d34:	f7ff fe26 	bl	8004984 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8004d38:	4b08      	ldr	r3, [pc, #32]	; (8004d5c <SD_SPI_Init+0x2c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	4b07      	ldr	r3, [pc, #28]	; (8004d5c <SD_SPI_Init+0x2c>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d46:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 8004d48:	20ff      	movs	r0, #255	; 0xff
 8004d4a:	f7ff ffe3 	bl	8004d14 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 8004d4e:	2201      	movs	r2, #1
 8004d50:	2110      	movs	r1, #16
 8004d52:	4803      	ldr	r0, [pc, #12]	; (8004d60 <SD_SPI_Init+0x30>)
 8004d54:	f002 f8d2 	bl	8006efc <HAL_GPIO_WritePin>
}
 8004d58:	bf00      	nop
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	200013dc 	.word	0x200013dc
 8004d60:	40021000 	.word	0x40021000

08004d64 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI Çý¶¯´úÂë  /////////////////////////////////////////////////////////////

//È¡ÏûÑ¡Ôñ,ÊÍ·ÅSPI×ÜÏß
void SD_DisSelect(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
    SD_CS_H();
 8004d68:	2201      	movs	r2, #1
 8004d6a:	2110      	movs	r1, #16
 8004d6c:	4803      	ldr	r0, [pc, #12]	; (8004d7c <SD_DisSelect+0x18>)
 8004d6e:	f002 f8c5 	bl	8006efc <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//Ìá¹©¶îÍâµÄ8¸öÊ±ÖÓ
 8004d72:	20ff      	movs	r0, #255	; 0xff
 8004d74:	f7ff ffce 	bl	8004d14 <SD_SPI_ReadWriteByte>
}
 8004d78:	bf00      	nop
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40021000 	.word	0x40021000

08004d80 <SD_Select>:
/**
 * Ñ¡ÖÐSD¿¨²¢µÈ´ý¿¨×¼±¸ºÃ
 * @return  0£º³É¹¦  1£ºÊ§°Ü
 */
uint8_t SD_Select(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
    SD_CS_L();
 8004d84:	2200      	movs	r2, #0
 8004d86:	2110      	movs	r1, #16
 8004d88:	4807      	ldr	r0, [pc, #28]	; (8004da8 <SD_Select+0x28>)
 8004d8a:	f002 f8b7 	bl	8006efc <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //µÈ´ý³É¹¦
 8004d8e:	f000 f80d 	bl	8004dac <SD_WaitReady>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d101      	bne.n	8004d9c <SD_Select+0x1c>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e002      	b.n	8004da2 <SD_Select+0x22>
    SD_DisSelect();
 8004d9c:	f7ff ffe2 	bl	8004d64 <SD_DisSelect>
    return 1;//µÈ´ýÊ§°Ü
 8004da0:	2301      	movs	r3, #1
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40021000 	.word	0x40021000

08004dac <SD_WaitReady>:
/**
 * µÈ´ýSD¿¨×¼±¸ºÃ
 * @return  0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_WaitReady(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8004db2:	2300      	movs	r3, #0
 8004db4:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 8004db6:	20ff      	movs	r0, #255	; 0xff
 8004db8:	f7ff ffac 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2bff      	cmp	r3, #255	; 0xff
 8004dc0:	d101      	bne.n	8004dc6 <SD_WaitReady+0x1a>
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	e007      	b.n	8004dd6 <SD_WaitReady+0x2a>
        t++;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //µÈ´ý
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a04      	ldr	r2, [pc, #16]	; (8004de0 <SD_WaitReady+0x34>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d9f0      	bls.n	8004db6 <SD_WaitReady+0xa>
    return 1;
 8004dd4:	2301      	movs	r3, #1
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3708      	adds	r7, #8
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	00fffffe 	.word	0x00fffffe

08004de4 <SD_GetResponse>:
 * µÈ´ýSD¿¨»ØÓ¦
 * @param  Response ÒªµÃµ½µÄ»ØÓ¦Öµ
 * @return          0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //µÈ´ý´ÎÊý
 8004dee:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004df2:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //µÈ´ýµÃµ½×¼È·µÄ»ØÓ¦
 8004df4:	e002      	b.n	8004dfc <SD_GetResponse+0x18>
 8004df6:	89fb      	ldrh	r3, [r7, #14]
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	81fb      	strh	r3, [r7, #14]
 8004dfc:	20ff      	movs	r0, #255	; 0xff
 8004dfe:	f7ff ff89 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8004e02:	4603      	mov	r3, r0
 8004e04:	461a      	mov	r2, r3
 8004e06:	79fb      	ldrb	r3, [r7, #7]
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d002      	beq.n	8004e12 <SD_GetResponse+0x2e>
 8004e0c:	89fb      	ldrh	r3, [r7, #14]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1f1      	bne.n	8004df6 <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //µÃµ½»ØÓ¦Ê§°Ü
 8004e12:	89fb      	ldrh	r3, [r7, #14]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <SD_GetResponse+0x38>
 8004e18:	23ff      	movs	r3, #255	; 0xff
 8004e1a:	e000      	b.n	8004e1e <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//ÕýÈ·»ØÓ¦
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <SD_RecvData>:
 * @param  buf ´æ·Å½ÓÊÕµÄÊý¾Ý
 * @param  len ½ÓÊÕµÄÊý¾Ý³¤¶È
 * @return     0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b082      	sub	sp, #8
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //µÈ´ýSD¿¨·¢»ØÊý¾ÝÆðÊ¼ÁîÅÆ0xFE
 8004e32:	20fe      	movs	r0, #254	; 0xfe
 8004e34:	f7ff ffd6 	bl	8004de4 <SD_GetResponse>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00b      	beq.n	8004e56 <SD_RecvData+0x30>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e015      	b.n	8004e6e <SD_RecvData+0x48>
    while (len--) //¿ªÊ¼½ÓÊÕÊý¾Ý
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 8004e42:	20ff      	movs	r0, #255	; 0xff
 8004e44:	f7ff ff66 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	701a      	strb	r2, [r3, #0]
        buf++;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3301      	adds	r3, #1
 8004e54:	607b      	str	r3, [r7, #4]
    while (len--) //¿ªÊ¼½ÓÊÕÊý¾Ý
 8004e56:	887b      	ldrh	r3, [r7, #2]
 8004e58:	1e5a      	subs	r2, r3, #1
 8004e5a:	807a      	strh	r2, [r7, #2]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1f0      	bne.n	8004e42 <SD_RecvData+0x1c>
    }
    //ÏÂÃæÊÇ2¸öÎ±CRC£¨dummy CRC£©
    SD_SPI_ReadWriteByte(0xFF);
 8004e60:	20ff      	movs	r0, #255	; 0xff
 8004e62:	f7ff ff57 	bl	8004d14 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 8004e66:	20ff      	movs	r0, #255	; 0xff
 8004e68:	f7ff ff54 	bl	8004d14 <SD_SPI_ReadWriteByte>
    return 0;//¶ÁÈ¡³É¹¦
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <SD_SendBlock>:
 * @param  buf ´ýÐ´ÈëµÄÊý¾Ý£¬size=512
 * @param  cmd Ö¸Áî
 * @return     0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b084      	sub	sp, #16
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
 8004e7e:	460b      	mov	r3, r1
 8004e80:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //µÈ´ý×¼±¸Ê§Ð§
 8004e82:	f7ff ff93 	bl	8004dac <SD_WaitReady>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <SD_SendBlock+0x1a>
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e02a      	b.n	8004ee6 <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 8004e90:	78fb      	ldrb	r3, [r7, #3]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7ff ff3e 	bl	8004d14 <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //²»ÊÇ½áÊøÖ¸Áî
 8004e98:	78fb      	ldrb	r3, [r7, #3]
 8004e9a:	2bfd      	cmp	r3, #253	; 0xfd
 8004e9c:	d022      	beq.n	8004ee4 <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //Ìá¸ßËÙ¶È,¼õÉÙº¯Êý´«²ÎÊ±¼ä
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	81fb      	strh	r3, [r7, #14]
 8004ea2:	e009      	b.n	8004eb8 <SD_SendBlock+0x42>
 8004ea4:	89fb      	ldrh	r3, [r7, #14]
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7ff ff31 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8004eb2:	89fb      	ldrh	r3, [r7, #14]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	81fb      	strh	r3, [r7, #14]
 8004eb8:	89fb      	ldrh	r3, [r7, #14]
 8004eba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ebe:	d3f1      	bcc.n	8004ea4 <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//ºöÂÔcrc
 8004ec0:	20ff      	movs	r0, #255	; 0xff
 8004ec2:	f7ff ff27 	bl	8004d14 <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 8004ec6:	20ff      	movs	r0, #255	; 0xff
 8004ec8:	f7ff ff24 	bl	8004d14 <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //½ÓÊÕÏìÓ¦
 8004ecc:	20ff      	movs	r0, #255	; 0xff
 8004ece:	f7ff ff21 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //ÏìÓ¦´íÎó
 8004ed6:	89fb      	ldrh	r3, [r7, #14]
 8004ed8:	f003 031f 	and.w	r3, r3, #31
 8004edc:	2b05      	cmp	r3, #5
 8004ede:	d001      	beq.n	8004ee4 <SD_SendBlock+0x6e>
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	e000      	b.n	8004ee6 <SD_SendBlock+0x70>
    }
    return 0;//Ð´Èë³É¹¦
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <SD_SendCmd>:
 * @param  arg ²ÎÊý
 * @param  crc crcÐ£ÑéÖµ
 * @return     SD¿¨·µ»ØµÄÏìÓ¦Öµ
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b084      	sub	sp, #16
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	6039      	str	r1, [r7, #0]
 8004ef8:	71fb      	strb	r3, [r7, #7]
 8004efa:	4613      	mov	r3, r2
 8004efc:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 8004efe:	2300      	movs	r3, #0
 8004f00:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//È¡ÏûÉÏ´ÎÆ¬Ñ¡
 8004f02:	f7ff ff2f 	bl	8004d64 <SD_DisSelect>
    if (SD_Select())return 0XFF; //Æ¬Ñ¡Ê§Ð§
 8004f06:	f7ff ff3b 	bl	8004d80 <SD_Select>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <SD_SendCmd+0x26>
 8004f10:	23ff      	movs	r3, #255	; 0xff
 8004f12:	e038      	b.n	8004f86 <SD_SendCmd+0x98>
    //·¢ËÍ
    SD_SPI_ReadWriteByte(cmd | 0x40);//·Ö±ðÐ´ÈëÃüÁî
 8004f14:	79fb      	ldrb	r3, [r7, #7]
 8004f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fef9 	bl	8004d14 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	0e1b      	lsrs	r3, r3, #24
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7ff fef3 	bl	8004d14 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	0c1b      	lsrs	r3, r3, #16
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7ff feed 	bl	8004d14 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	0a1b      	lsrs	r3, r3, #8
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7ff fee7 	bl	8004d14 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fee2 	bl	8004d14 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 8004f50:	79bb      	ldrb	r3, [r7, #6]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff fede 	bl	8004d14 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 8004f58:	79fb      	ldrb	r3, [r7, #7]
 8004f5a:	2b0c      	cmp	r3, #12
 8004f5c:	d102      	bne.n	8004f64 <SD_SendCmd+0x76>
 8004f5e:	20ff      	movs	r0, #255	; 0xff
 8004f60:	f7ff fed8 	bl	8004d14 <SD_SPI_ReadWriteByte>
    //µÈ´ýÏìÓ¦£¬»ò³¬Ê±ÍË³ö
    Retry = 0X1F;
 8004f64:	231f      	movs	r3, #31
 8004f66:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 8004f68:	20ff      	movs	r0, #255	; 0xff
 8004f6a:	f7ff fed3 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 8004f72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	da04      	bge.n	8004f84 <SD_SendCmd+0x96>
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
 8004f7c:	1e5a      	subs	r2, r3, #1
 8004f7e:	73fa      	strb	r2, [r7, #15]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1f1      	bne.n	8004f68 <SD_SendCmd+0x7a>
    //·µ»Ø×´Ì¬Öµ
    return r1;
 8004f84:	7bbb      	ldrb	r3, [r7, #14]
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <SD_GetCSD>:
 * ²éÑ¯SD¿¨CIDÐÅÏ¢£¬°üÀ¨ÖÆÔìÉÌÐÅÏ¢
 * @param  csd_data ´æ·ÅCIDÐÅÏ¢£¬ÖÁÉÙ16×Ö½Ú
 * @return          0£º³É¹¦  1£ºÊ§°Ü
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b084      	sub	sp, #16
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //·¢CMD9ÃüÁî£¬¶ÁCSD
 8004f96:	2201      	movs	r2, #1
 8004f98:	2100      	movs	r1, #0
 8004f9a:	2009      	movs	r0, #9
 8004f9c:	f7ff ffa7 	bl	8004eee <SD_SendCmd>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d105      	bne.n	8004fb6 <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //½ÓÊÕ16¸ö×Ö½ÚµÄÊý¾Ý
 8004faa:	2110      	movs	r1, #16
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f7ff ff3a 	bl	8004e26 <SD_RecvData>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8004fb6:	f7ff fed5 	bl	8004d64 <SD_DisSelect>
    if (r1)return 1;
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <SD_GetCSD+0x36>
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <SD_GetCSD+0x38>
    else return 0;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <SD_GetSectorCount>:
/**
 * »ñÈ¡SD¿¨ÉÈÇøÊý
 * @return  0£º»ñÈ¡³ö´í  other£ºSD¿¨ÉÈÇøÊý
 */
uint32_t SD_GetSectorCount(void)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b086      	sub	sp, #24
 8004fd2:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //È¡CSDÐÅÏ¢£¬Èç¹ûÆÚ¼ä³ö´í£¬·µ»Ø0
    if (SD_GetCSD(csd) != 0) return 0;
 8004fd4:	463b      	mov	r3, r7
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff ffd9 	bl	8004f8e <SD_GetCSD>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d001      	beq.n	8004fe6 <SD_GetSectorCount+0x18>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	e040      	b.n	8005068 <SD_GetSectorCount+0x9a>
    //Èç¹ûÎªSDHC¿¨£¬°´ÕÕÏÂÃæ·½Ê½¼ÆËã
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00µÄ¿¨
 8004fe6:	783b      	ldrb	r3, [r7, #0]
 8004fe8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004fec:	2b40      	cmp	r3, #64	; 0x40
 8004fee:	d10d      	bne.n	800500c <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8004ff0:	7a7b      	ldrb	r3, [r7, #9]
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	7a3b      	ldrb	r3, [r7, #8]
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	021b      	lsls	r3, r3, #8
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	4413      	add	r3, r2
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3301      	adds	r3, #1
 8005002:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//µÃµ½ÉÈÇøÊý
 8005004:	8a3b      	ldrh	r3, [r7, #16]
 8005006:	029b      	lsls	r3, r3, #10
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	e02c      	b.n	8005066 <SD_GetSectorCount+0x98>
    }
    else //V1.XXµÄ¿¨
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800500c:	797b      	ldrb	r3, [r7, #5]
 800500e:	f003 030f 	and.w	r3, r3, #15
 8005012:	b2da      	uxtb	r2, r3
 8005014:	7abb      	ldrb	r3, [r7, #10]
 8005016:	09db      	lsrs	r3, r3, #7
 8005018:	b2db      	uxtb	r3, r3
 800501a:	4413      	add	r3, r2
 800501c:	b2da      	uxtb	r2, r3
 800501e:	7a7b      	ldrb	r3, [r7, #9]
 8005020:	005b      	lsls	r3, r3, #1
 8005022:	b2db      	uxtb	r3, r3
 8005024:	f003 0306 	and.w	r3, r3, #6
 8005028:	b2db      	uxtb	r3, r3
 800502a:	4413      	add	r3, r2
 800502c:	b2db      	uxtb	r3, r3
 800502e:	3302      	adds	r3, #2
 8005030:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8005032:	7a3b      	ldrb	r3, [r7, #8]
 8005034:	099b      	lsrs	r3, r3, #6
 8005036:	b2db      	uxtb	r3, r3
 8005038:	b29a      	uxth	r2, r3
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	b29b      	uxth	r3, r3
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	b29b      	uxth	r3, r3
 8005042:	4413      	add	r3, r2
 8005044:	b29a      	uxth	r2, r3
 8005046:	79bb      	ldrb	r3, [r7, #6]
 8005048:	029b      	lsls	r3, r3, #10
 800504a:	b29b      	uxth	r3, r3
 800504c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005050:	b29b      	uxth	r3, r3
 8005052:	4413      	add	r3, r2
 8005054:	b29b      	uxth	r3, r3
 8005056:	3301      	adds	r3, #1
 8005058:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //µÃµ½ÉÈÇøÊý
 800505a:	8a3a      	ldrh	r2, [r7, #16]
 800505c:	7cfb      	ldrb	r3, [r7, #19]
 800505e:	3b09      	subs	r3, #9
 8005060:	fa02 f303 	lsl.w	r3, r2, r3
 8005064:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8005066:	697b      	ldr	r3, [r7, #20]
}
 8005068:	4618      	mov	r0, r3
 800506a:	3718      	adds	r7, #24
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <SD_Initialize>:
    if (retry == 200)return 1; //Ê§°Ü
    return 0;//³É¹¦
}
/// ³õÊ¼»¯SD¿¨
uint8_t SD_Initialize(void)
{
 8005070:	b590      	push	{r4, r7, lr}
 8005072:	b085      	sub	sp, #20
 8005074:	af00      	add	r7, sp, #0
    uint8_t r1;      // ´æ·ÅSD¿¨µÄ·µ»ØÖµ
    uint16_t retry;  // ÓÃÀ´½øÐÐ³¬Ê±¼ÆÊý
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//³õÊ¼»¯IO
 8005076:	f7ff fe5b 	bl	8004d30 <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//´¿ÑÓÊ±£¬µÈ´ýSD¿¨ÉÏµçÍê³É
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //·¢ËÍ×îÉÙ74¸öÂö³å
 800507a:	2300      	movs	r3, #0
 800507c:	817b      	strh	r3, [r7, #10]
 800507e:	e005      	b.n	800508c <SD_Initialize+0x1c>
 8005080:	20ff      	movs	r0, #255	; 0xff
 8005082:	f7ff fe47 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8005086:	897b      	ldrh	r3, [r7, #10]
 8005088:	3301      	adds	r3, #1
 800508a:	817b      	strh	r3, [r7, #10]
 800508c:	897b      	ldrh	r3, [r7, #10]
 800508e:	2b09      	cmp	r3, #9
 8005090:	d9f6      	bls.n	8005080 <SD_Initialize+0x10>
    retry = 20;
 8005092:	2314      	movs	r3, #20
 8005094:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //½øÈëIDLE×´Ì¬
 8005096:	2295      	movs	r2, #149	; 0x95
 8005098:	2100      	movs	r1, #0
 800509a:	2000      	movs	r0, #0
 800509c:	f7ff ff27 	bl	8004eee <SD_SendCmd>
 80050a0:	4603      	mov	r3, r0
 80050a2:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d004      	beq.n	80050b4 <SD_Initialize+0x44>
 80050aa:	89bb      	ldrh	r3, [r7, #12]
 80050ac:	1e5a      	subs	r2, r3, #1
 80050ae:	81ba      	strh	r2, [r7, #12]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1f0      	bne.n	8005096 <SD_Initialize+0x26>
    SD_Type = 0; //Ä¬ÈÏÎÞ¿¨
 80050b4:	4b67      	ldr	r3, [pc, #412]	; (8005254 <SD_Initialize+0x1e4>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 80050ba:	7bfb      	ldrb	r3, [r7, #15]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	f040 80b7 	bne.w	8005230 <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 80050c2:	2287      	movs	r2, #135	; 0x87
 80050c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80050c8:	2008      	movs	r0, #8
 80050ca:	f7ff ff10 	bl	8004eee <SD_SendCmd>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d15f      	bne.n	8005194 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 80050d4:	2300      	movs	r3, #0
 80050d6:	817b      	strh	r3, [r7, #10]
 80050d8:	e00d      	b.n	80050f6 <SD_Initialize+0x86>
 80050da:	897c      	ldrh	r4, [r7, #10]
 80050dc:	20ff      	movs	r0, #255	; 0xff
 80050de:	f7ff fe19 	bl	8004d14 <SD_SPI_ReadWriteByte>
 80050e2:	4603      	mov	r3, r0
 80050e4:	461a      	mov	r2, r3
 80050e6:	f107 0310 	add.w	r3, r7, #16
 80050ea:	4423      	add	r3, r4
 80050ec:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80050f0:	897b      	ldrh	r3, [r7, #10]
 80050f2:	3301      	adds	r3, #1
 80050f4:	817b      	strh	r3, [r7, #10]
 80050f6:	897b      	ldrh	r3, [r7, #10]
 80050f8:	2b03      	cmp	r3, #3
 80050fa:	d9ee      	bls.n	80050da <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //¿¨ÊÇ·ñÖ§³Ö2.7~3.6V
 80050fc:	79bb      	ldrb	r3, [r7, #6]
 80050fe:	2b01      	cmp	r3, #1
 8005100:	f040 8096 	bne.w	8005230 <SD_Initialize+0x1c0>
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	2baa      	cmp	r3, #170	; 0xaa
 8005108:	f040 8092 	bne.w	8005230 <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 800510c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005110:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//·¢ËÍCMD55
 8005112:	2201      	movs	r2, #1
 8005114:	2100      	movs	r1, #0
 8005116:	2037      	movs	r0, #55	; 0x37
 8005118:	f7ff fee9 	bl	8004eee <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //·¢ËÍCMD41
 800511c:	2201      	movs	r2, #1
 800511e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005122:	2029      	movs	r0, #41	; 0x29
 8005124:	f7ff fee3 	bl	8004eee <SD_SendCmd>
 8005128:	4603      	mov	r3, r0
 800512a:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 800512c:	7bfb      	ldrb	r3, [r7, #15]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d004      	beq.n	800513c <SD_Initialize+0xcc>
 8005132:	89bb      	ldrh	r3, [r7, #12]
 8005134:	1e5a      	subs	r2, r3, #1
 8005136:	81ba      	strh	r2, [r7, #12]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1ea      	bne.n	8005112 <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //¼ø±ðSD2.0¿¨°æ±¾¿ªÊ¼
 800513c:	89bb      	ldrh	r3, [r7, #12]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d076      	beq.n	8005230 <SD_Initialize+0x1c0>
 8005142:	2201      	movs	r2, #1
 8005144:	2100      	movs	r1, #0
 8005146:	203a      	movs	r0, #58	; 0x3a
 8005148:	f7ff fed1 	bl	8004eee <SD_SendCmd>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d16e      	bne.n	8005230 <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //µÃµ½OCRÖµ
 8005152:	2300      	movs	r3, #0
 8005154:	817b      	strh	r3, [r7, #10]
 8005156:	e00d      	b.n	8005174 <SD_Initialize+0x104>
 8005158:	897c      	ldrh	r4, [r7, #10]
 800515a:	20ff      	movs	r0, #255	; 0xff
 800515c:	f7ff fdda 	bl	8004d14 <SD_SPI_ReadWriteByte>
 8005160:	4603      	mov	r3, r0
 8005162:	461a      	mov	r2, r3
 8005164:	f107 0310 	add.w	r3, r7, #16
 8005168:	4423      	add	r3, r4
 800516a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800516e:	897b      	ldrh	r3, [r7, #10]
 8005170:	3301      	adds	r3, #1
 8005172:	817b      	strh	r3, [r7, #10]
 8005174:	897b      	ldrh	r3, [r7, #10]
 8005176:	2b03      	cmp	r3, #3
 8005178:	d9ee      	bls.n	8005158 <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //¼ì²éCCS
 800517a:	793b      	ldrb	r3, [r7, #4]
 800517c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <SD_Initialize+0x11c>
 8005184:	4b33      	ldr	r3, [pc, #204]	; (8005254 <SD_Initialize+0x1e4>)
 8005186:	2206      	movs	r2, #6
 8005188:	701a      	strb	r2, [r3, #0]
 800518a:	e051      	b.n	8005230 <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 800518c:	4b31      	ldr	r3, [pc, #196]	; (8005254 <SD_Initialize+0x1e4>)
 800518e:	2204      	movs	r2, #4
 8005190:	701a      	strb	r2, [r3, #0]
 8005192:	e04d      	b.n	8005230 <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//·¢ËÍCMD55
 8005194:	2201      	movs	r2, #1
 8005196:	2100      	movs	r1, #0
 8005198:	2037      	movs	r0, #55	; 0x37
 800519a:	f7ff fea8 	bl	8004eee <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//·¢ËÍCMD41
 800519e:	2201      	movs	r2, #1
 80051a0:	2100      	movs	r1, #0
 80051a2:	2029      	movs	r0, #41	; 0x29
 80051a4:	f7ff fea3 	bl	8004eee <SD_SendCmd>
 80051a8:	4603      	mov	r3, r0
 80051aa:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d81a      	bhi.n	80051e8 <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 80051b2:	4b28      	ldr	r3, [pc, #160]	; (8005254 <SD_Initialize+0x1e4>)
 80051b4:	2202      	movs	r2, #2
 80051b6:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 80051b8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80051bc:	81bb      	strh	r3, [r7, #12]
                do //µÈ´ýÍË³öIDLEÄ£Ê½
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//·¢ËÍCMD55
 80051be:	2201      	movs	r2, #1
 80051c0:	2100      	movs	r1, #0
 80051c2:	2037      	movs	r0, #55	; 0x37
 80051c4:	f7ff fe93 	bl	8004eee <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //·¢ËÍCMD41
 80051c8:	2201      	movs	r2, #1
 80051ca:	2100      	movs	r1, #0
 80051cc:	2029      	movs	r0, #41	; 0x29
 80051ce:	f7ff fe8e 	bl	8004eee <SD_SendCmd>
 80051d2:	4603      	mov	r3, r0
 80051d4:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 80051d6:	7bfb      	ldrb	r3, [r7, #15]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d01a      	beq.n	8005212 <SD_Initialize+0x1a2>
 80051dc:	89bb      	ldrh	r3, [r7, #12]
 80051de:	1e5a      	subs	r2, r3, #1
 80051e0:	81ba      	strh	r2, [r7, #12]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1eb      	bne.n	80051be <SD_Initialize+0x14e>
 80051e6:	e014      	b.n	8005212 <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 80051e8:	4b1a      	ldr	r3, [pc, #104]	; (8005254 <SD_Initialize+0x1e4>)
 80051ea:	2201      	movs	r2, #1
 80051ec:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 80051ee:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80051f2:	81bb      	strh	r3, [r7, #12]
                do //µÈ´ýÍË³öIDLEÄ£Ê½
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //·¢ËÍCMD1
 80051f4:	2201      	movs	r2, #1
 80051f6:	2100      	movs	r1, #0
 80051f8:	2001      	movs	r0, #1
 80051fa:	f7ff fe78 	bl	8004eee <SD_SendCmd>
 80051fe:	4603      	mov	r3, r0
 8005200:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8005202:	7bfb      	ldrb	r3, [r7, #15]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d004      	beq.n	8005212 <SD_Initialize+0x1a2>
 8005208:	89bb      	ldrh	r3, [r7, #12]
 800520a:	1e5a      	subs	r2, r3, #1
 800520c:	81ba      	strh	r2, [r7, #12]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1f0      	bne.n	80051f4 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //´íÎóµÄ¿¨
 8005212:	89bb      	ldrh	r3, [r7, #12]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d008      	beq.n	800522a <SD_Initialize+0x1ba>
 8005218:	2201      	movs	r2, #1
 800521a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800521e:	2010      	movs	r0, #16
 8005220:	f7ff fe65 	bl	8004eee <SD_SendCmd>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d002      	beq.n	8005230 <SD_Initialize+0x1c0>
 800522a:	4b0a      	ldr	r3, [pc, #40]	; (8005254 <SD_Initialize+0x1e4>)
 800522c:	2200      	movs	r2, #0
 800522e:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8005230:	f7ff fd98 	bl	8004d64 <SD_DisSelect>
    if (SD_Type)return 0;
 8005234:	4b07      	ldr	r3, [pc, #28]	; (8005254 <SD_Initialize+0x1e4>)
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d001      	beq.n	8005240 <SD_Initialize+0x1d0>
 800523c:	2300      	movs	r3, #0
 800523e:	e005      	b.n	800524c <SD_Initialize+0x1dc>
    else if (r1)return r1;
 8005240:	7bfb      	ldrb	r3, [r7, #15]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <SD_Initialize+0x1da>
 8005246:	7bfb      	ldrb	r3, [r7, #15]
 8005248:	e000      	b.n	800524c <SD_Initialize+0x1dc>
    return 0xaa;//ÆäËû´íÎó
 800524a:	23aa      	movs	r3, #170	; 0xaa
}
 800524c:	4618      	mov	r0, r3
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	bd90      	pop	{r4, r7, pc}
 8005254:	200001bd 	.word	0x200001bd

08005258 <SD_ReadDisk>:
 * @param  sector ÉÈÇø±àºÅ
 * @param  cnt    Òª¶ÁÈ¡µÄÉÈÇø¸öÊý
 * @return        0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	4613      	mov	r3, r2
 8005264:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //×ª»»Îª×Ö½ÚµØÖ·
 8005266:	4b21      	ldr	r3, [pc, #132]	; (80052ec <SD_ReadDisk+0x94>)
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	2b06      	cmp	r3, #6
 800526c:	d002      	beq.n	8005274 <SD_ReadDisk+0x1c>
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	025b      	lsls	r3, r3, #9
 8005272:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8005274:	79fb      	ldrb	r3, [r7, #7]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d111      	bne.n	800529e <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //¶ÁÃüÁî
 800527a:	2201      	movs	r2, #1
 800527c:	68b9      	ldr	r1, [r7, #8]
 800527e:	2011      	movs	r0, #17
 8005280:	f7ff fe35 	bl	8004eee <SD_SendCmd>
 8005284:	4603      	mov	r3, r0
 8005286:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸Áî·¢ËÍ³É¹¦
 8005288:	7dfb      	ldrb	r3, [r7, #23]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d127      	bne.n	80052de <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //½ÓÊÕ512¸ö×Ö½Ú
 800528e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f7ff fdc7 	bl	8004e26 <SD_RecvData>
 8005298:	4603      	mov	r3, r0
 800529a:	75fb      	strb	r3, [r7, #23]
 800529c:	e01f      	b.n	80052de <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //Á¬Ðø¶ÁÃüÁî
 800529e:	2201      	movs	r2, #1
 80052a0:	68b9      	ldr	r1, [r7, #8]
 80052a2:	2012      	movs	r0, #18
 80052a4:	f7ff fe23 	bl	8004eee <SD_SendCmd>
 80052a8:	4603      	mov	r3, r0
 80052aa:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //½ÓÊÕ512¸ö×Ö½Ú
 80052ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f7ff fdb8 	bl	8004e26 <SD_RecvData>
 80052b6:	4603      	mov	r3, r0
 80052b8:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80052c0:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 80052c2:	79fb      	ldrb	r3, [r7, #7]
 80052c4:	3b01      	subs	r3, #1
 80052c6:	71fb      	strb	r3, [r7, #7]
 80052c8:	79fb      	ldrb	r3, [r7, #7]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <SD_ReadDisk+0x7c>
 80052ce:	7dfb      	ldrb	r3, [r7, #23]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0eb      	beq.n	80052ac <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//·¢ËÍÍ£Ö¹ÃüÁî
 80052d4:	2201      	movs	r2, #1
 80052d6:	2100      	movs	r1, #0
 80052d8:	200c      	movs	r0, #12
 80052da:	f7ff fe08 	bl	8004eee <SD_SendCmd>
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 80052de:	f7ff fd41 	bl	8004d64 <SD_DisSelect>
    return r1;//
 80052e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3718      	adds	r7, #24
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	200001bd 	.word	0x200001bd

080052f0 <SD_WriteDisk>:
 * @param  sector ÉÈÇø±àºÅ
 * @param  cnt    ÒªÐ´ÈëµÄÉÈÇø¸öÊý
 * @return        0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	4613      	mov	r3, r2
 80052fc:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //×ª»»Îª×Ö½ÚµØÖ·
 80052fe:	4b2a      	ldr	r3, [pc, #168]	; (80053a8 <SD_WriteDisk+0xb8>)
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	2b06      	cmp	r3, #6
 8005304:	d002      	beq.n	800530c <SD_WriteDisk+0x1c>
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	025b      	lsls	r3, r3, #9
 800530a:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 800530c:	79fb      	ldrb	r3, [r7, #7]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d110      	bne.n	8005334 <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //¶ÁÃüÁî
 8005312:	2201      	movs	r2, #1
 8005314:	68b9      	ldr	r1, [r7, #8]
 8005316:	2018      	movs	r0, #24
 8005318:	f7ff fde9 	bl	8004eee <SD_SendCmd>
 800531c:	4603      	mov	r3, r0
 800531e:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸Áî·¢ËÍ³É¹¦
 8005320:	7dfb      	ldrb	r3, [r7, #23]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d138      	bne.n	8005398 <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //Ð´512¸ö×Ö½Ú
 8005326:	21fe      	movs	r1, #254	; 0xfe
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f7ff fda4 	bl	8004e76 <SD_SendBlock>
 800532e:	4603      	mov	r3, r0
 8005330:	75fb      	strb	r3, [r7, #23]
 8005332:	e031      	b.n	8005398 <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 8005334:	4b1c      	ldr	r3, [pc, #112]	; (80053a8 <SD_WriteDisk+0xb8>)
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d00a      	beq.n	8005352 <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 800533c:	2201      	movs	r2, #1
 800533e:	2100      	movs	r1, #0
 8005340:	2037      	movs	r0, #55	; 0x37
 8005342:	f7ff fdd4 	bl	8004eee <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //·¢ËÍÖ¸Áî
 8005346:	79fb      	ldrb	r3, [r7, #7]
 8005348:	2201      	movs	r2, #1
 800534a:	4619      	mov	r1, r3
 800534c:	2017      	movs	r0, #23
 800534e:	f7ff fdce 	bl	8004eee <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //Á¬Ðø¶ÁÃüÁî
 8005352:	2201      	movs	r2, #1
 8005354:	68b9      	ldr	r1, [r7, #8]
 8005356:	2019      	movs	r0, #25
 8005358:	f7ff fdc9 	bl	8004eee <SD_SendCmd>
 800535c:	4603      	mov	r3, r0
 800535e:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8005360:	7dfb      	ldrb	r3, [r7, #23]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d118      	bne.n	8005398 <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //½ÓÊÕ512¸ö×Ö½Ú
 8005366:	21fc      	movs	r1, #252	; 0xfc
 8005368:	68f8      	ldr	r0, [r7, #12]
 800536a:	f7ff fd84 	bl	8004e76 <SD_SendBlock>
 800536e:	4603      	mov	r3, r0
 8005370:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005378:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 800537a:	79fb      	ldrb	r3, [r7, #7]
 800537c:	3b01      	subs	r3, #1
 800537e:	71fb      	strb	r3, [r7, #7]
 8005380:	79fb      	ldrb	r3, [r7, #7]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d002      	beq.n	800538c <SD_WriteDisk+0x9c>
 8005386:	7dfb      	ldrb	r3, [r7, #23]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d0ec      	beq.n	8005366 <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //½ÓÊÕ512¸ö×Ö½Ú
 800538c:	21fd      	movs	r1, #253	; 0xfd
 800538e:	2000      	movs	r0, #0
 8005390:	f7ff fd71 	bl	8004e76 <SD_SendBlock>
 8005394:	4603      	mov	r3, r0
 8005396:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8005398:	f7ff fce4 	bl	8004d64 <SD_DisSelect>
    return r1;//
 800539c:	7dfb      	ldrb	r3, [r7, #23]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	200001bd 	.word	0x200001bd

080053ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053b2:	2300      	movs	r3, #0
 80053b4:	607b      	str	r3, [r7, #4]
 80053b6:	4b10      	ldr	r3, [pc, #64]	; (80053f8 <HAL_MspInit+0x4c>)
 80053b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ba:	4a0f      	ldr	r2, [pc, #60]	; (80053f8 <HAL_MspInit+0x4c>)
 80053bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053c0:	6453      	str	r3, [r2, #68]	; 0x44
 80053c2:	4b0d      	ldr	r3, [pc, #52]	; (80053f8 <HAL_MspInit+0x4c>)
 80053c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053ca:	607b      	str	r3, [r7, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80053ce:	2300      	movs	r3, #0
 80053d0:	603b      	str	r3, [r7, #0]
 80053d2:	4b09      	ldr	r3, [pc, #36]	; (80053f8 <HAL_MspInit+0x4c>)
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	4a08      	ldr	r2, [pc, #32]	; (80053f8 <HAL_MspInit+0x4c>)
 80053d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053dc:	6413      	str	r3, [r2, #64]	; 0x40
 80053de:	4b06      	ldr	r3, [pc, #24]	; (80053f8 <HAL_MspInit+0x4c>)
 80053e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053e6:	603b      	str	r3, [r7, #0]
 80053e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40023800 	.word	0x40023800

080053fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b08a      	sub	sp, #40	; 0x28
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005404:	f107 0314 	add.w	r3, r7, #20
 8005408:	2200      	movs	r2, #0
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	605a      	str	r2, [r3, #4]
 800540e:	609a      	str	r2, [r3, #8]
 8005410:	60da      	str	r2, [r3, #12]
 8005412:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a19      	ldr	r2, [pc, #100]	; (8005480 <HAL_I2C_MspInit+0x84>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d12c      	bne.n	8005478 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800541e:	2300      	movs	r3, #0
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	4b18      	ldr	r3, [pc, #96]	; (8005484 <HAL_I2C_MspInit+0x88>)
 8005424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005426:	4a17      	ldr	r2, [pc, #92]	; (8005484 <HAL_I2C_MspInit+0x88>)
 8005428:	f043 0302 	orr.w	r3, r3, #2
 800542c:	6313      	str	r3, [r2, #48]	; 0x30
 800542e:	4b15      	ldr	r3, [pc, #84]	; (8005484 <HAL_I2C_MspInit+0x88>)
 8005430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	613b      	str	r3, [r7, #16]
 8005438:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800543a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800543e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005440:	2312      	movs	r3, #18
 8005442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005444:	2301      	movs	r3, #1
 8005446:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005448:	2303      	movs	r3, #3
 800544a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800544c:	2304      	movs	r3, #4
 800544e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005450:	f107 0314 	add.w	r3, r7, #20
 8005454:	4619      	mov	r1, r3
 8005456:	480c      	ldr	r0, [pc, #48]	; (8005488 <HAL_I2C_MspInit+0x8c>)
 8005458:	f001 fabc 	bl	80069d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800545c:	2300      	movs	r3, #0
 800545e:	60fb      	str	r3, [r7, #12]
 8005460:	4b08      	ldr	r3, [pc, #32]	; (8005484 <HAL_I2C_MspInit+0x88>)
 8005462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005464:	4a07      	ldr	r2, [pc, #28]	; (8005484 <HAL_I2C_MspInit+0x88>)
 8005466:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800546a:	6413      	str	r3, [r2, #64]	; 0x40
 800546c:	4b05      	ldr	r3, [pc, #20]	; (8005484 <HAL_I2C_MspInit+0x88>)
 800546e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005470:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005474:	60fb      	str	r3, [r7, #12]
 8005476:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005478:	bf00      	nop
 800547a:	3728      	adds	r7, #40	; 0x28
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40005400 	.word	0x40005400
 8005484:	40023800 	.word	0x40023800
 8005488:	40020400 	.word	0x40020400

0800548c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b082      	sub	sp, #8
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a0a      	ldr	r2, [pc, #40]	; (80054c4 <HAL_I2C_MspDeInit+0x38>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d10e      	bne.n	80054bc <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800549e:	4b0a      	ldr	r3, [pc, #40]	; (80054c8 <HAL_I2C_MspDeInit+0x3c>)
 80054a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a2:	4a09      	ldr	r2, [pc, #36]	; (80054c8 <HAL_I2C_MspDeInit+0x3c>)
 80054a4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054a8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80054aa:	2140      	movs	r1, #64	; 0x40
 80054ac:	4807      	ldr	r0, [pc, #28]	; (80054cc <HAL_I2C_MspDeInit+0x40>)
 80054ae:	f001 fc2b 	bl	8006d08 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80054b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054b6:	4805      	ldr	r0, [pc, #20]	; (80054cc <HAL_I2C_MspDeInit+0x40>)
 80054b8:	f001 fc26 	bl	8006d08 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80054bc:	bf00      	nop
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40005400 	.word	0x40005400
 80054c8:	40023800 	.word	0x40023800
 80054cc:	40020400 	.word	0x40020400

080054d0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b08a      	sub	sp, #40	; 0x28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054d8:	f107 0314 	add.w	r3, r7, #20
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	609a      	str	r2, [r3, #8]
 80054e4:	60da      	str	r2, [r3, #12]
 80054e6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a45      	ldr	r2, [pc, #276]	; (8005604 <HAL_I2S_MspInit+0x134>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	f040 8084 	bne.w	80055fc <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80054f4:	2300      	movs	r3, #0
 80054f6:	613b      	str	r3, [r7, #16]
 80054f8:	4b43      	ldr	r3, [pc, #268]	; (8005608 <HAL_I2S_MspInit+0x138>)
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	4a42      	ldr	r2, [pc, #264]	; (8005608 <HAL_I2S_MspInit+0x138>)
 80054fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005502:	6413      	str	r3, [r2, #64]	; 0x40
 8005504:	4b40      	ldr	r3, [pc, #256]	; (8005608 <HAL_I2S_MspInit+0x138>)
 8005506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005508:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005510:	2300      	movs	r3, #0
 8005512:	60fb      	str	r3, [r7, #12]
 8005514:	4b3c      	ldr	r3, [pc, #240]	; (8005608 <HAL_I2S_MspInit+0x138>)
 8005516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005518:	4a3b      	ldr	r2, [pc, #236]	; (8005608 <HAL_I2S_MspInit+0x138>)
 800551a:	f043 0301 	orr.w	r3, r3, #1
 800551e:	6313      	str	r3, [r2, #48]	; 0x30
 8005520:	4b39      	ldr	r3, [pc, #228]	; (8005608 <HAL_I2S_MspInit+0x138>)
 8005522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	60fb      	str	r3, [r7, #12]
 800552a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800552c:	2300      	movs	r3, #0
 800552e:	60bb      	str	r3, [r7, #8]
 8005530:	4b35      	ldr	r3, [pc, #212]	; (8005608 <HAL_I2S_MspInit+0x138>)
 8005532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005534:	4a34      	ldr	r2, [pc, #208]	; (8005608 <HAL_I2S_MspInit+0x138>)
 8005536:	f043 0304 	orr.w	r3, r3, #4
 800553a:	6313      	str	r3, [r2, #48]	; 0x30
 800553c:	4b32      	ldr	r3, [pc, #200]	; (8005608 <HAL_I2S_MspInit+0x138>)
 800553e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005548:	2310      	movs	r3, #16
 800554a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800554c:	2302      	movs	r3, #2
 800554e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005550:	2300      	movs	r3, #0
 8005552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005554:	2300      	movs	r3, #0
 8005556:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005558:	2306      	movs	r3, #6
 800555a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800555c:	f107 0314 	add.w	r3, r7, #20
 8005560:	4619      	mov	r1, r3
 8005562:	482a      	ldr	r0, [pc, #168]	; (800560c <HAL_I2S_MspInit+0x13c>)
 8005564:	f001 fa36 	bl	80069d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8005568:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800556c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800556e:	2302      	movs	r3, #2
 8005570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005572:	2300      	movs	r3, #0
 8005574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005576:	2300      	movs	r3, #0
 8005578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800557a:	2306      	movs	r3, #6
 800557c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800557e:	f107 0314 	add.w	r3, r7, #20
 8005582:	4619      	mov	r1, r3
 8005584:	4822      	ldr	r0, [pc, #136]	; (8005610 <HAL_I2S_MspInit+0x140>)
 8005586:	f001 fa25 	bl	80069d4 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800558a:	4b22      	ldr	r3, [pc, #136]	; (8005614 <HAL_I2S_MspInit+0x144>)
 800558c:	4a22      	ldr	r2, [pc, #136]	; (8005618 <HAL_I2S_MspInit+0x148>)
 800558e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8005590:	4b20      	ldr	r3, [pc, #128]	; (8005614 <HAL_I2S_MspInit+0x144>)
 8005592:	2200      	movs	r2, #0
 8005594:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005596:	4b1f      	ldr	r3, [pc, #124]	; (8005614 <HAL_I2S_MspInit+0x144>)
 8005598:	2240      	movs	r2, #64	; 0x40
 800559a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800559c:	4b1d      	ldr	r3, [pc, #116]	; (8005614 <HAL_I2S_MspInit+0x144>)
 800559e:	2200      	movs	r2, #0
 80055a0:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80055a2:	4b1c      	ldr	r3, [pc, #112]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055a8:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80055aa:	4b1a      	ldr	r3, [pc, #104]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055b0:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80055b2:	4b18      	ldr	r3, [pc, #96]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80055b8:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80055ba:	4b16      	ldr	r3, [pc, #88]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80055c0:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80055c2:	4b14      	ldr	r3, [pc, #80]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80055c8:	4b12      	ldr	r3, [pc, #72]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055ca:	2204      	movs	r2, #4
 80055cc:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80055ce:	4b11      	ldr	r3, [pc, #68]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055d0:	2203      	movs	r2, #3
 80055d2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80055d4:	4b0f      	ldr	r3, [pc, #60]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80055da:	4b0e      	ldr	r3, [pc, #56]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055dc:	2200      	movs	r2, #0
 80055de:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80055e0:	480c      	ldr	r0, [pc, #48]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055e2:	f000 fdbb 	bl	800615c <HAL_DMA_Init>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 80055ec:	f7ff fb54 	bl	8004c98 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	4a08      	ldr	r2, [pc, #32]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055f4:	639a      	str	r2, [r3, #56]	; 0x38
 80055f6:	4a07      	ldr	r2, [pc, #28]	; (8005614 <HAL_I2S_MspInit+0x144>)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80055fc:	bf00      	nop
 80055fe:	3728      	adds	r7, #40	; 0x28
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	40003c00 	.word	0x40003c00
 8005608:	40023800 	.word	0x40023800
 800560c:	40020000 	.word	0x40020000
 8005610:	40020800 	.word	0x40020800
 8005614:	20001908 	.word	0x20001908
 8005618:	40026088 	.word	0x40026088

0800561c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b08a      	sub	sp, #40	; 0x28
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005624:	f107 0314 	add.w	r3, r7, #20
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	605a      	str	r2, [r3, #4]
 800562e:	609a      	str	r2, [r3, #8]
 8005630:	60da      	str	r2, [r3, #12]
 8005632:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a19      	ldr	r2, [pc, #100]	; (80056a0 <HAL_SPI_MspInit+0x84>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d12b      	bne.n	8005696 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800563e:	2300      	movs	r3, #0
 8005640:	613b      	str	r3, [r7, #16]
 8005642:	4b18      	ldr	r3, [pc, #96]	; (80056a4 <HAL_SPI_MspInit+0x88>)
 8005644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005646:	4a17      	ldr	r2, [pc, #92]	; (80056a4 <HAL_SPI_MspInit+0x88>)
 8005648:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800564c:	6453      	str	r3, [r2, #68]	; 0x44
 800564e:	4b15      	ldr	r3, [pc, #84]	; (80056a4 <HAL_SPI_MspInit+0x88>)
 8005650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005652:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005656:	613b      	str	r3, [r7, #16]
 8005658:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800565a:	2300      	movs	r3, #0
 800565c:	60fb      	str	r3, [r7, #12]
 800565e:	4b11      	ldr	r3, [pc, #68]	; (80056a4 <HAL_SPI_MspInit+0x88>)
 8005660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005662:	4a10      	ldr	r2, [pc, #64]	; (80056a4 <HAL_SPI_MspInit+0x88>)
 8005664:	f043 0301 	orr.w	r3, r3, #1
 8005668:	6313      	str	r3, [r2, #48]	; 0x30
 800566a:	4b0e      	ldr	r3, [pc, #56]	; (80056a4 <HAL_SPI_MspInit+0x88>)
 800566c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	60fb      	str	r3, [r7, #12]
 8005674:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005676:	23e0      	movs	r3, #224	; 0xe0
 8005678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800567a:	2302      	movs	r3, #2
 800567c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800567e:	2300      	movs	r3, #0
 8005680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005682:	2303      	movs	r3, #3
 8005684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005686:	2305      	movs	r3, #5
 8005688:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800568a:	f107 0314 	add.w	r3, r7, #20
 800568e:	4619      	mov	r1, r3
 8005690:	4805      	ldr	r0, [pc, #20]	; (80056a8 <HAL_SPI_MspInit+0x8c>)
 8005692:	f001 f99f 	bl	80069d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005696:	bf00      	nop
 8005698:	3728      	adds	r7, #40	; 0x28
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	40013000 	.word	0x40013000
 80056a4:	40023800 	.word	0x40023800
 80056a8:	40020000 	.word	0x40020000

080056ac <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a08      	ldr	r2, [pc, #32]	; (80056dc <HAL_SPI_MspDeInit+0x30>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d109      	bne.n	80056d2 <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80056be:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <HAL_SPI_MspDeInit+0x34>)
 80056c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056c2:	4a07      	ldr	r2, [pc, #28]	; (80056e0 <HAL_SPI_MspDeInit+0x34>)
 80056c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056c8:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80056ca:	21e0      	movs	r1, #224	; 0xe0
 80056cc:	4805      	ldr	r0, [pc, #20]	; (80056e4 <HAL_SPI_MspDeInit+0x38>)
 80056ce:	f001 fb1b 	bl	8006d08 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 80056d2:	bf00      	nop
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	40013000 	.word	0x40013000
 80056e0:	40023800 	.word	0x40023800
 80056e4:	40020000 	.word	0x40020000

080056e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b08a      	sub	sp, #40	; 0x28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056f0:	f107 0314 	add.w	r3, r7, #20
 80056f4:	2200      	movs	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	605a      	str	r2, [r3, #4]
 80056fa:	609a      	str	r2, [r3, #8]
 80056fc:	60da      	str	r2, [r3, #12]
 80056fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a19      	ldr	r2, [pc, #100]	; (800576c <HAL_UART_MspInit+0x84>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d12b      	bne.n	8005762 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800570a:	2300      	movs	r3, #0
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	4b18      	ldr	r3, [pc, #96]	; (8005770 <HAL_UART_MspInit+0x88>)
 8005710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005712:	4a17      	ldr	r2, [pc, #92]	; (8005770 <HAL_UART_MspInit+0x88>)
 8005714:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005718:	6413      	str	r3, [r2, #64]	; 0x40
 800571a:	4b15      	ldr	r3, [pc, #84]	; (8005770 <HAL_UART_MspInit+0x88>)
 800571c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005722:	613b      	str	r3, [r7, #16]
 8005724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005726:	2300      	movs	r3, #0
 8005728:	60fb      	str	r3, [r7, #12]
 800572a:	4b11      	ldr	r3, [pc, #68]	; (8005770 <HAL_UART_MspInit+0x88>)
 800572c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572e:	4a10      	ldr	r2, [pc, #64]	; (8005770 <HAL_UART_MspInit+0x88>)
 8005730:	f043 0301 	orr.w	r3, r3, #1
 8005734:	6313      	str	r3, [r2, #48]	; 0x30
 8005736:	4b0e      	ldr	r3, [pc, #56]	; (8005770 <HAL_UART_MspInit+0x88>)
 8005738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	60fb      	str	r3, [r7, #12]
 8005740:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005742:	2303      	movs	r3, #3
 8005744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005746:	2302      	movs	r3, #2
 8005748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800574a:	2301      	movs	r3, #1
 800574c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800574e:	2303      	movs	r3, #3
 8005750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005752:	2308      	movs	r3, #8
 8005754:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005756:	f107 0314 	add.w	r3, r7, #20
 800575a:	4619      	mov	r1, r3
 800575c:	4805      	ldr	r0, [pc, #20]	; (8005774 <HAL_UART_MspInit+0x8c>)
 800575e:	f001 f939 	bl	80069d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8005762:	bf00      	nop
 8005764:	3728      	adds	r7, #40	; 0x28
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40004c00 	.word	0x40004c00
 8005770:	40023800 	.word	0x40023800
 8005774:	40020000 	.word	0x40020000

08005778 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b08c      	sub	sp, #48	; 0x30
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005780:	2300      	movs	r3, #0
 8005782:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005784:	2300      	movs	r3, #0
 8005786:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8005788:	2200      	movs	r2, #0
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	2036      	movs	r0, #54	; 0x36
 800578e:	f000 fcbb 	bl	8006108 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005792:	2036      	movs	r0, #54	; 0x36
 8005794:	f000 fcd4 	bl	8006140 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]
 800579c:	4b1f      	ldr	r3, [pc, #124]	; (800581c <HAL_InitTick+0xa4>)
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	4a1e      	ldr	r2, [pc, #120]	; (800581c <HAL_InitTick+0xa4>)
 80057a2:	f043 0310 	orr.w	r3, r3, #16
 80057a6:	6413      	str	r3, [r2, #64]	; 0x40
 80057a8:	4b1c      	ldr	r3, [pc, #112]	; (800581c <HAL_InitTick+0xa4>)
 80057aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ac:	f003 0310 	and.w	r3, r3, #16
 80057b0:	60fb      	str	r3, [r7, #12]
 80057b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80057b4:	f107 0210 	add.w	r2, r7, #16
 80057b8:	f107 0314 	add.w	r3, r7, #20
 80057bc:	4611      	mov	r1, r2
 80057be:	4618      	mov	r0, r3
 80057c0:	f004 f8dc 	bl	800997c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80057c4:	f004 f8b2 	bl	800992c <HAL_RCC_GetPCLK1Freq>
 80057c8:	4603      	mov	r3, r0
 80057ca:	005b      	lsls	r3, r3, #1
 80057cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80057ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d0:	4a13      	ldr	r2, [pc, #76]	; (8005820 <HAL_InitTick+0xa8>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	0c9b      	lsrs	r3, r3, #18
 80057d8:	3b01      	subs	r3, #1
 80057da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80057dc:	4b11      	ldr	r3, [pc, #68]	; (8005824 <HAL_InitTick+0xac>)
 80057de:	4a12      	ldr	r2, [pc, #72]	; (8005828 <HAL_InitTick+0xb0>)
 80057e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80057e2:	4b10      	ldr	r3, [pc, #64]	; (8005824 <HAL_InitTick+0xac>)
 80057e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80057e8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80057ea:	4a0e      	ldr	r2, [pc, #56]	; (8005824 <HAL_InitTick+0xac>)
 80057ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ee:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80057f0:	4b0c      	ldr	r3, [pc, #48]	; (8005824 <HAL_InitTick+0xac>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057f6:	4b0b      	ldr	r3, [pc, #44]	; (8005824 <HAL_InitTick+0xac>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80057fc:	4809      	ldr	r0, [pc, #36]	; (8005824 <HAL_InitTick+0xac>)
 80057fe:	f004 ffd5 	bl	800a7ac <HAL_TIM_Base_Init>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d104      	bne.n	8005812 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8005808:	4806      	ldr	r0, [pc, #24]	; (8005824 <HAL_InitTick+0xac>)
 800580a:	f005 f804 	bl	800a816 <HAL_TIM_Base_Start_IT>
 800580e:	4603      	mov	r3, r0
 8005810:	e000      	b.n	8005814 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
}
 8005814:	4618      	mov	r0, r3
 8005816:	3730      	adds	r7, #48	; 0x30
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	40023800 	.word	0x40023800
 8005820:	431bde83 	.word	0x431bde83
 8005824:	200019b0 	.word	0x200019b0
 8005828:	40001000 	.word	0x40001000

0800582c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800582c:	b480      	push	{r7}
 800582e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005830:	e7fe      	b.n	8005830 <NMI_Handler+0x4>

08005832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005832:	b480      	push	{r7}
 8005834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005836:	e7fe      	b.n	8005836 <HardFault_Handler+0x4>

08005838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005838:	b480      	push	{r7}
 800583a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800583c:	e7fe      	b.n	800583c <MemManage_Handler+0x4>

0800583e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800583e:	b480      	push	{r7}
 8005840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005842:	e7fe      	b.n	8005842 <BusFault_Handler+0x4>

08005844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005844:	b480      	push	{r7}
 8005846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005848:	e7fe      	b.n	8005848 <UsageFault_Handler+0x4>

0800584a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800584a:	b480      	push	{r7}
 800584c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800584e:	bf00      	nop
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800585c:	2001      	movs	r0, #1
 800585e:	f001 fb81 	bl	8006f64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005862:	bf00      	nop
 8005864:	bd80      	pop	{r7, pc}
	...

08005868 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800586c:	4802      	ldr	r0, [pc, #8]	; (8005878 <DMA1_Stream5_IRQHandler+0x10>)
 800586e:	f000 fe49 	bl	8006504 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005872:	bf00      	nop
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	20001908 	.word	0x20001908

0800587c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005880:	4802      	ldr	r0, [pc, #8]	; (800588c <TIM6_DAC_IRQHandler+0x10>)
 8005882:	f004 ffec 	bl	800a85e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005886:	bf00      	nop
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	200019b0 	.word	0x200019b0

08005890 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800589c:	2300      	movs	r3, #0
 800589e:	617b      	str	r3, [r7, #20]
 80058a0:	e00a      	b.n	80058b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80058a2:	f3af 8000 	nop.w
 80058a6:	4601      	mov	r1, r0
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	1c5a      	adds	r2, r3, #1
 80058ac:	60ba      	str	r2, [r7, #8]
 80058ae:	b2ca      	uxtb	r2, r1
 80058b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	3301      	adds	r3, #1
 80058b6:	617b      	str	r3, [r7, #20]
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	429a      	cmp	r2, r3
 80058be:	dbf0      	blt.n	80058a2 <_read+0x12>
	}

return len;
 80058c0:	687b      	ldr	r3, [r7, #4]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b086      	sub	sp, #24
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058d6:	2300      	movs	r3, #0
 80058d8:	617b      	str	r3, [r7, #20]
 80058da:	e009      	b.n	80058f0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	60ba      	str	r2, [r7, #8]
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7fe fe73 	bl	80045d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	3301      	adds	r3, #1
 80058ee:	617b      	str	r3, [r7, #20]
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	dbf1      	blt.n	80058dc <_write+0x12>
	}
	return len;
 80058f8:	687b      	ldr	r3, [r7, #4]
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3718      	adds	r7, #24
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <_close>:

int _close(int file)
{
 8005902:	b480      	push	{r7}
 8005904:	b083      	sub	sp, #12
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
	return -1;
 800590a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800590e:	4618      	mov	r0, r3
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800591a:	b480      	push	{r7}
 800591c:	b083      	sub	sp, #12
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
 8005922:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800592a:	605a      	str	r2, [r3, #4]
	return 0;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr

0800593a <_isatty>:

int _isatty(int file)
{
 800593a:	b480      	push	{r7}
 800593c:	b083      	sub	sp, #12
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
	return 1;
 8005942:	2301      	movs	r3, #1
}
 8005944:	4618      	mov	r0, r3
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
	return 0;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
	...

0800596c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005974:	4a14      	ldr	r2, [pc, #80]	; (80059c8 <_sbrk+0x5c>)
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <_sbrk+0x60>)
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005980:	4b13      	ldr	r3, [pc, #76]	; (80059d0 <_sbrk+0x64>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d102      	bne.n	800598e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005988:	4b11      	ldr	r3, [pc, #68]	; (80059d0 <_sbrk+0x64>)
 800598a:	4a12      	ldr	r2, [pc, #72]	; (80059d4 <_sbrk+0x68>)
 800598c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800598e:	4b10      	ldr	r3, [pc, #64]	; (80059d0 <_sbrk+0x64>)
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4413      	add	r3, r2
 8005996:	693a      	ldr	r2, [r7, #16]
 8005998:	429a      	cmp	r2, r3
 800599a:	d207      	bcs.n	80059ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800599c:	f006 f91a 	bl	800bbd4 <__errno>
 80059a0:	4602      	mov	r2, r0
 80059a2:	230c      	movs	r3, #12
 80059a4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80059a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059aa:	e009      	b.n	80059c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80059ac:	4b08      	ldr	r3, [pc, #32]	; (80059d0 <_sbrk+0x64>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80059b2:	4b07      	ldr	r3, [pc, #28]	; (80059d0 <_sbrk+0x64>)
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4413      	add	r3, r2
 80059ba:	4a05      	ldr	r2, [pc, #20]	; (80059d0 <_sbrk+0x64>)
 80059bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80059be:	68fb      	ldr	r3, [r7, #12]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3718      	adds	r7, #24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	20020000 	.word	0x20020000
 80059cc:	00000400 	.word	0x00000400
 80059d0:	200001c0 	.word	0x200001c0
 80059d4:	20002030 	.word	0x20002030

080059d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80059d8:	b480      	push	{r7}
 80059da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059dc:	4b08      	ldr	r3, [pc, #32]	; (8005a00 <SystemInit+0x28>)
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e2:	4a07      	ldr	r2, [pc, #28]	; (8005a00 <SystemInit+0x28>)
 80059e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80059e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80059ec:	4b04      	ldr	r3, [pc, #16]	; (8005a00 <SystemInit+0x28>)
 80059ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059f2:	609a      	str	r2, [r3, #8]
#endif
}
 80059f4:	bf00      	nop
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	e000ed00 	.word	0xe000ed00

08005a04 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b082      	sub	sp, #8
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8005a0e:	4b10      	ldr	r3, [pc, #64]	; (8005a50 <USER_initialize+0x4c>)
 8005a10:	2201      	movs	r2, #1
 8005a12:	701a      	strb	r2, [r3, #0]

    printf("# SD Card Init ");
 8005a14:	480f      	ldr	r0, [pc, #60]	; (8005a54 <USER_initialize+0x50>)
 8005a16:	f006 f90f 	bl	800bc38 <iprintf>
    if(SD_Initialize() == 0)
 8005a1a:	f7ff fb29 	bl	8005070 <SD_Initialize>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d102      	bne.n	8005a2a <USER_initialize+0x26>
    {
        Stat = RES_OK;
 8005a24:	4b0a      	ldr	r3, [pc, #40]	; (8005a50 <USER_initialize+0x4c>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	701a      	strb	r2, [r3, #0]
    }
    printf("%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 8005a2a:	4b09      	ldr	r3, [pc, #36]	; (8005a50 <USER_initialize+0x4c>)
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <USER_initialize+0x34>
 8005a34:	4b08      	ldr	r3, [pc, #32]	; (8005a58 <USER_initialize+0x54>)
 8005a36:	e000      	b.n	8005a3a <USER_initialize+0x36>
 8005a38:	4b08      	ldr	r3, [pc, #32]	; (8005a5c <USER_initialize+0x58>)
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	4808      	ldr	r0, [pc, #32]	; (8005a60 <USER_initialize+0x5c>)
 8005a3e:	f006 f8fb 	bl	800bc38 <iprintf>

    return Stat;
 8005a42:	4b03      	ldr	r3, [pc, #12]	; (8005a50 <USER_initialize+0x4c>)
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3708      	adds	r7, #8
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	2000003c 	.word	0x2000003c
 8005a54:	0800cdc0 	.word	0x0800cdc0
 8005a58:	0800cdd0 	.word	0x0800cdd0
 8005a5c:	0800cde0 	.word	0x0800cde0
 8005a60:	0800cde8 	.word	0x0800cde8

08005a64 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 8005a6e:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b084      	sub	sp, #16
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	4603      	mov	r3, r0
 8005a8a:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	461a      	mov	r2, r3
 8005a92:	6879      	ldr	r1, [r7, #4]
 8005a94:	68b8      	ldr	r0, [r7, #8]
 8005a96:	f7ff fbdf 	bl	8005258 <SD_ReadDisk>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	bf14      	ite	ne
 8005aa0:	2301      	movne	r3, #1
 8005aa2:	2300      	moveq	r3, #0
 8005aa4:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
 8005ab8:	603b      	str	r3, [r7, #0]
 8005aba:	4603      	mov	r3, r0
 8005abc:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	6879      	ldr	r1, [r7, #4]
 8005ac6:	68b8      	ldr	r0, [r7, #8]
 8005ac8:	f7ff fc12 	bl	80052f0 <SD_WriteDisk>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	bf14      	ite	ne
 8005ad2:	2301      	movne	r3, #1
 8005ad4:	2300      	moveq	r3, #0
 8005ad6:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	603a      	str	r2, [r7, #0]
 8005aea:	71fb      	strb	r3, [r7, #7]
 8005aec:	460b      	mov	r3, r1
 8005aee:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 8005af0:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
	...

08005b00 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 8005b08:	4b08      	ldr	r3, [pc, #32]	; (8005b2c <PlayerInit+0x2c>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	4619      	mov	r1, r3
 8005b12:	2003      	movs	r0, #3
 8005b14:	f7fa fd2c 	bl	8000570 <AUDIO_OUT_Init>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <PlayerInit+0x22>
	{
		return 1;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e000      	b.n	8005b24 <PlayerInit+0x24>
	}
	else
	{
		return 0;
 8005b22:	2300      	movs	r3, #0
	}
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3708      	adds	r7, #8
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	20000054 	.word	0x20000054

08005b30 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	4603      	mov	r3, r0
 8005b38:	71fb      	strb	r3, [r7, #7]
  uint bytesread;

  f_close(&WavFile);
 8005b3a:	4828      	ldr	r0, [pc, #160]	; (8005bdc <AUDIO_PLAYER_Start+0xac>)
 8005b3c:	f7fe f8ac 	bl	8003c98 <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 8005b40:	f7fb f96c 	bl	8000e1c <AUDIO_GetWavObjectNumber>
 8005b44:	4603      	mov	r3, r0
 8005b46:	461a      	mov	r2, r3
 8005b48:	79fb      	ldrb	r3, [r7, #7]
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d940      	bls.n	8005bd2 <AUDIO_PLAYER_Start+0xa2>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 8005b50:	79fa      	ldrb	r2, [r7, #7]
 8005b52:	4613      	mov	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	00db      	lsls	r3, r3, #3
 8005b5a:	4413      	add	r3, r2
 8005b5c:	4a20      	ldr	r2, [pc, #128]	; (8005be0 <AUDIO_PLAYER_Start+0xb0>)
 8005b5e:	4413      	add	r3, r2
 8005b60:	3301      	adds	r3, #1
 8005b62:	2201      	movs	r2, #1
 8005b64:	4619      	mov	r1, r3
 8005b66:	481d      	ldr	r0, [pc, #116]	; (8005bdc <AUDIO_PLAYER_Start+0xac>)
 8005b68:	f7fd fc62 	bl	8003430 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8005b6c:	f107 030c 	add.w	r3, r7, #12
 8005b70:	222c      	movs	r2, #44	; 0x2c
 8005b72:	491c      	ldr	r1, [pc, #112]	; (8005be4 <AUDIO_PLAYER_Start+0xb4>)
 8005b74:	4819      	ldr	r0, [pc, #100]	; (8005bdc <AUDIO_PLAYER_Start+0xac>)
 8005b76:	f7fd fe67 	bl	8003848 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 8005b7a:	4b1a      	ldr	r3, [pc, #104]	; (8005be4 <AUDIO_PLAYER_Start+0xb4>)
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7ff ffbe 	bl	8005b00 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8005b84:	4b18      	ldr	r3, [pc, #96]	; (8005be8 <AUDIO_PLAYER_Start+0xb8>)
 8005b86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8005b8e:	2100      	movs	r1, #0
 8005b90:	4812      	ldr	r0, [pc, #72]	; (8005bdc <AUDIO_PLAYER_Start+0xac>)
 8005b92:	f7fe f8a9 	bl	8003ce8 <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 8005b96:	f107 030c 	add.w	r3, r7, #12
 8005b9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b9e:	4912      	ldr	r1, [pc, #72]	; (8005be8 <AUDIO_PLAYER_Start+0xb8>)
 8005ba0:	480e      	ldr	r0, [pc, #56]	; (8005bdc <AUDIO_PLAYER_Start+0xac>)
 8005ba2:	f7fd fe51 	bl	8003848 <f_read>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d112      	bne.n	8005bd2 <AUDIO_PLAYER_Start+0xa2>
    {
      AudioState = AUDIO_STATE_PLAY;
 8005bac:	4b0f      	ldr	r3, [pc, #60]	; (8005bec <AUDIO_PLAYER_Start+0xbc>)
 8005bae:	2203      	movs	r2, #3
 8005bb0:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00c      	beq.n	8005bd2 <AUDIO_PLAYER_Start+0xa2>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 8005bb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005bbc:	480a      	ldr	r0, [pc, #40]	; (8005be8 <AUDIO_PLAYER_Start+0xb8>)
 8005bbe:	f7fa fd25 	bl	800060c <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	4b08      	ldr	r3, [pc, #32]	; (8005be8 <AUDIO_PLAYER_Start+0xb8>)
 8005bc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bca:	3304      	adds	r3, #4
 8005bcc:	601a      	str	r2, [r3, #0]
          return AUDIO_ERROR_NONE;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	e000      	b.n	8005bd4 <AUDIO_PLAYER_Start+0xa4>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8005bd2:	2301      	movs	r3, #1
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3710      	adds	r7, #16
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	20001dfc 	.word	0x20001dfc
 8005be0:	20001a20 	.word	0x20001a20
 8005be4:	200019f4 	.word	0x200019f4
 8005be8:	200001c4 	.word	0x200001c4
 8005bec:	200019f0 	.word	0x200019f0

08005bf0 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop)
{
 8005bf0:	b590      	push	{r4, r7, lr}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	71fb      	strb	r3, [r7, #7]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 8005bfe:	4b84      	ldr	r3, [pc, #528]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	3b03      	subs	r3, #3
 8005c04:	2b0a      	cmp	r3, #10
 8005c06:	f200 80fb 	bhi.w	8005e00 <AUDIO_PLAYER_Process+0x210>
 8005c0a:	a201      	add	r2, pc, #4	; (adr r2, 8005c10 <AUDIO_PLAYER_Process+0x20>)
 8005c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c10:	08005c3d 	.word	0x08005c3d
 8005c14:	08005e01 	.word	0x08005e01
 8005c18:	08005d0d 	.word	0x08005d0d
 8005c1c:	08005d5b 	.word	0x08005d5b
 8005c20:	08005e01 	.word	0x08005e01
 8005c24:	08005e01 	.word	0x08005e01
 8005c28:	08005cfb 	.word	0x08005cfb
 8005c2c:	08005d9d 	.word	0x08005d9d
 8005c30:	08005da9 	.word	0x08005da9
 8005c34:	08005db5 	.word	0x08005db5
 8005c38:	08005ddb 	.word	0x08005ddb
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 8005c3c:	4b75      	ldr	r3, [pc, #468]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005c3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c42:	3304      	adds	r3, #4
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	4b74      	ldr	r3, [pc, #464]	; (8005e18 <AUDIO_PLAYER_Process+0x228>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d305      	bcc.n	8005c5a <AUDIO_PLAYER_Process+0x6a>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005c4e:	2002      	movs	r0, #2
 8005c50:	f7fa fd32 	bl	80006b8 <AUDIO_OUT_Stop>
      AudioState = AUDIO_STATE_NEXT;
 8005c54:	4b6e      	ldr	r3, [pc, #440]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005c56:	2205      	movs	r2, #5
 8005c58:	701a      	strb	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 8005c5a:	4b6e      	ldr	r3, [pc, #440]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005c5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d120      	bne.n	8005ca8 <AUDIO_PLAYER_Process+0xb8>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8005c66:	f107 0308 	add.w	r3, r7, #8
 8005c6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c6e:	4969      	ldr	r1, [pc, #420]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005c70:	486a      	ldr	r0, [pc, #424]	; (8005e1c <AUDIO_PLAYER_Process+0x22c>)
 8005c72:	f7fd fde9 	bl	8003848 <f_read>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d004      	beq.n	8005c86 <AUDIO_PLAYER_Process+0x96>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005c7c:	2002      	movs	r0, #2
 8005c7e:	f7fa fd1b 	bl	80006b8 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8005c82:	2301      	movs	r3, #1
 8005c84:	e0c0      	b.n	8005e08 <AUDIO_PLAYER_Process+0x218>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8005c86:	4b63      	ldr	r3, [pc, #396]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005c88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8005c90:	4b60      	ldr	r3, [pc, #384]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005c92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c96:	3304      	adds	r3, #4
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	441a      	add	r2, r3
 8005c9e:	4b5d      	ldr	r3, [pc, #372]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005ca0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	601a      	str	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 8005ca8:	4b5a      	ldr	r3, [pc, #360]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005caa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	f040 80a7 	bne.w	8005e04 <AUDIO_PLAYER_Process+0x214>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8005cb6:	f107 0308 	add.w	r3, r7, #8
 8005cba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cbe:	4958      	ldr	r1, [pc, #352]	; (8005e20 <AUDIO_PLAYER_Process+0x230>)
 8005cc0:	4856      	ldr	r0, [pc, #344]	; (8005e1c <AUDIO_PLAYER_Process+0x22c>)
 8005cc2:	f7fd fdc1 	bl	8003848 <f_read>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d004      	beq.n	8005cd6 <AUDIO_PLAYER_Process+0xe6>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005ccc:	2002      	movs	r0, #2
 8005cce:	f7fa fcf3 	bl	80006b8 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e098      	b.n	8005e08 <AUDIO_PLAYER_Process+0x218>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8005cd6:	4b4f      	ldr	r3, [pc, #316]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cdc:	2200      	movs	r2, #0
 8005cde:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8005ce0:	4b4c      	ldr	r3, [pc, #304]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005ce2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	441a      	add	r2, r3
 8005cee:	4b49      	ldr	r3, [pc, #292]	; (8005e14 <AUDIO_PLAYER_Process+0x224>)
 8005cf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	601a      	str	r2, [r3, #0]
    }
    break;
 8005cf8:	e084      	b.n	8005e04 <AUDIO_PLAYER_Process+0x214>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005cfa:	2002      	movs	r0, #2
 8005cfc:	f7fa fcdc 	bl	80006b8 <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 8005d00:	4b43      	ldr	r3, [pc, #268]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 8005d06:	2301      	movs	r3, #1
 8005d08:	73fb      	strb	r3, [r7, #15]
    break;
 8005d0a:	e07c      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 8005d0c:	4b45      	ldr	r3, [pc, #276]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	3301      	adds	r3, #1
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	b21a      	sxth	r2, r3
 8005d1a:	4b42      	ldr	r3, [pc, #264]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d1c:	801a      	strh	r2, [r3, #0]
 8005d1e:	4b41      	ldr	r3, [pc, #260]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d24:	461c      	mov	r4, r3
 8005d26:	f7fb f879 	bl	8000e1c <AUDIO_GetWavObjectNumber>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	429c      	cmp	r4, r3
 8005d2e:	db09      	blt.n	8005d44 <AUDIO_PLAYER_Process+0x154>
    {
    	if (isLoop)
 8005d30:	79fb      	ldrb	r3, [r7, #7]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <AUDIO_PLAYER_Process+0x14e>
    	{
    		FilePos = 0;
 8005d36:	4b3b      	ldr	r3, [pc, #236]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	801a      	strh	r2, [r3, #0]
 8005d3c:	e002      	b.n	8005d44 <AUDIO_PLAYER_Process+0x154>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8005d3e:	4b34      	ldr	r3, [pc, #208]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005d40:	2209      	movs	r2, #9
 8005d42:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005d44:	2002      	movs	r0, #2
 8005d46:	f7fa fcb7 	bl	80006b8 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8005d4a:	4b36      	ldr	r3, [pc, #216]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff feec 	bl	8005b30 <AUDIO_PLAYER_Start>
    break;    
 8005d58:	e055      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 8005d5a:	4b32      	ldr	r3, [pc, #200]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	3b01      	subs	r3, #1
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	b21a      	sxth	r2, r3
 8005d68:	4b2e      	ldr	r3, [pc, #184]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d6a:	801a      	strh	r2, [r3, #0]
 8005d6c:	4b2d      	ldr	r3, [pc, #180]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	da07      	bge.n	8005d86 <AUDIO_PLAYER_Process+0x196>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 8005d76:	f7fb f851 	bl	8000e1c <AUDIO_GetWavObjectNumber>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	b21a      	sxth	r2, r3
 8005d82:	4b28      	ldr	r3, [pc, #160]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d84:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005d86:	2002      	movs	r0, #2
 8005d88:	f7fa fc96 	bl	80006b8 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8005d8c:	4b25      	ldr	r3, [pc, #148]	; (8005e24 <AUDIO_PLAYER_Process+0x234>)
 8005d8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	4618      	mov	r0, r3
 8005d96:	f7ff fecb 	bl	8005b30 <AUDIO_PLAYER_Start>
    break;   
 8005d9a:	e034      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 8005d9c:	f7fa fc60 	bl	8000660 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 8005da0:	4b1b      	ldr	r3, [pc, #108]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005da2:	2201      	movs	r2, #1
 8005da4:	701a      	strb	r2, [r3, #0]
    break;
 8005da6:	e02e      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 8005da8:	f7fa fc70 	bl	800068c <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 8005dac:	4b18      	ldr	r3, [pc, #96]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005dae:	2203      	movs	r2, #3
 8005db0:	701a      	strb	r2, [r3, #0]
    break;
 8005db2:	e028      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8005db4:	4b1c      	ldr	r3, [pc, #112]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b5a      	cmp	r3, #90	; 0x5a
 8005dba:	d804      	bhi.n	8005dc6 <AUDIO_PLAYER_Process+0x1d6>
    {
      uwVolume += 10;
 8005dbc:	4b1a      	ldr	r3, [pc, #104]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	330a      	adds	r3, #10
 8005dc2:	4a19      	ldr	r2, [pc, #100]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005dc4:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8005dc6:	4b18      	ldr	r3, [pc, #96]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fa fc9b 	bl	8000708 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8005dd2:	4b0f      	ldr	r3, [pc, #60]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005dd4:	2203      	movs	r2, #3
 8005dd6:	701a      	strb	r2, [r3, #0]
    break;
 8005dd8:	e015      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 8005dda:	4b13      	ldr	r3, [pc, #76]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b09      	cmp	r3, #9
 8005de0:	d904      	bls.n	8005dec <AUDIO_PLAYER_Process+0x1fc>
    {
      uwVolume -= 10;
 8005de2:	4b11      	ldr	r3, [pc, #68]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	3b0a      	subs	r3, #10
 8005de8:	4a0f      	ldr	r2, [pc, #60]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005dea:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8005dec:	4b0e      	ldr	r3, [pc, #56]	; (8005e28 <AUDIO_PLAYER_Process+0x238>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7fa fc88 	bl	8000708 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8005df8:	4b05      	ldr	r3, [pc, #20]	; (8005e10 <AUDIO_PLAYER_Process+0x220>)
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	701a      	strb	r2, [r3, #0]
    break;
 8005dfe:	e002      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 8005e00:	bf00      	nop
 8005e02:	e000      	b.n	8005e06 <AUDIO_PLAYER_Process+0x216>
    break;
 8005e04:	bf00      	nop
  }
  return audio_error;
 8005e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3714      	adds	r7, #20
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd90      	pop	{r4, r7, pc}
 8005e10:	200019f0 	.word	0x200019f0
 8005e14:	200001c4 	.word	0x200001c4
 8005e18:	200019f4 	.word	0x200019f4
 8005e1c:	20001dfc 	.word	0x20001dfc
 8005e20:	200009c4 	.word	0x200009c4
 8005e24:	200011cc 	.word	0x200011cc
 8005e28:	20000054 	.word	0x20000054

08005e2c <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8005e30:	4b06      	ldr	r3, [pc, #24]	; (8005e4c <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	2b03      	cmp	r3, #3
 8005e36:	d104      	bne.n	8005e42 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8005e38:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8005e3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e3e:	2202      	movs	r2, #2
 8005e40:	701a      	strb	r2, [r3, #0]
  }
}
 8005e42:	bf00      	nop
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr
 8005e4c:	200019f0 	.word	0x200019f0
 8005e50:	200001c4 	.word	0x200001c4

08005e54 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8005e54:	b480      	push	{r7}
 8005e56:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8005e58:	4b06      	ldr	r3, [pc, #24]	; (8005e74 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	2b03      	cmp	r3, #3
 8005e5e:	d104      	bne.n	8005e6a <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8005e60:	4b05      	ldr	r3, [pc, #20]	; (8005e78 <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8005e62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e66:	2201      	movs	r2, #1
 8005e68:	701a      	strb	r2, [r3, #0]
  }
}
 8005e6a:	bf00      	nop
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr
 8005e74:	200019f0 	.word	0x200019f0
 8005e78:	200001c4 	.word	0x200001c4

08005e7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005e7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005eb4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005e80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005e82:	e003      	b.n	8005e8c <LoopCopyDataInit>

08005e84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005e84:	4b0c      	ldr	r3, [pc, #48]	; (8005eb8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005e86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005e88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005e8a:	3104      	adds	r1, #4

08005e8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005e8c:	480b      	ldr	r0, [pc, #44]	; (8005ebc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005e8e:	4b0c      	ldr	r3, [pc, #48]	; (8005ec0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005e90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005e92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005e94:	d3f6      	bcc.n	8005e84 <CopyDataInit>
  ldr  r2, =_sbss
 8005e96:	4a0b      	ldr	r2, [pc, #44]	; (8005ec4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005e98:	e002      	b.n	8005ea0 <LoopFillZerobss>

08005e9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005e9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005e9c:	f842 3b04 	str.w	r3, [r2], #4

08005ea0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005ea0:	4b09      	ldr	r3, [pc, #36]	; (8005ec8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005ea2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005ea4:	d3f9      	bcc.n	8005e9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005ea6:	f7ff fd97 	bl	80059d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005eaa:	f005 fe99 	bl	800bbe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005eae:	f7fe fbf5 	bl	800469c <main>
  bx  lr    
 8005eb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005eb4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005eb8:	0800cf98 	.word	0x0800cf98
  ldr  r0, =_sdata
 8005ebc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005ec0:	200000c4 	.word	0x200000c4
  ldr  r2, =_sbss
 8005ec4:	200000c4 	.word	0x200000c4
  ldr  r3, = _ebss
 8005ec8:	20002030 	.word	0x20002030

08005ecc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005ecc:	e7fe      	b.n	8005ecc <ADC_IRQHandler>
	...

08005ed0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005ed4:	4b0e      	ldr	r3, [pc, #56]	; (8005f10 <HAL_Init+0x40>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a0d      	ldr	r2, [pc, #52]	; (8005f10 <HAL_Init+0x40>)
 8005eda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ede:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005ee0:	4b0b      	ldr	r3, [pc, #44]	; (8005f10 <HAL_Init+0x40>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a0a      	ldr	r2, [pc, #40]	; (8005f10 <HAL_Init+0x40>)
 8005ee6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005eea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005eec:	4b08      	ldr	r3, [pc, #32]	; (8005f10 <HAL_Init+0x40>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a07      	ldr	r2, [pc, #28]	; (8005f10 <HAL_Init+0x40>)
 8005ef2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ef6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ef8:	2003      	movs	r0, #3
 8005efa:	f000 f8fa 	bl	80060f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005efe:	2000      	movs	r0, #0
 8005f00:	f7ff fc3a 	bl	8005778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f04:	f7ff fa52 	bl	80053ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	40023c00 	.word	0x40023c00

08005f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f14:	b480      	push	{r7}
 8005f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f18:	4b06      	ldr	r3, [pc, #24]	; (8005f34 <HAL_IncTick+0x20>)
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	4b06      	ldr	r3, [pc, #24]	; (8005f38 <HAL_IncTick+0x24>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4413      	add	r3, r2
 8005f24:	4a04      	ldr	r2, [pc, #16]	; (8005f38 <HAL_IncTick+0x24>)
 8005f26:	6013      	str	r3, [r2, #0]
}
 8005f28:	bf00      	nop
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	2000005c 	.word	0x2000005c
 8005f38:	20002028 	.word	0x20002028

08005f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8005f40:	4b03      	ldr	r3, [pc, #12]	; (8005f50 <HAL_GetTick+0x14>)
 8005f42:	681b      	ldr	r3, [r3, #0]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	20002028 	.word	0x20002028

08005f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f5c:	f7ff ffee 	bl	8005f3c <HAL_GetTick>
 8005f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f6c:	d005      	beq.n	8005f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f6e:	4b09      	ldr	r3, [pc, #36]	; (8005f94 <HAL_Delay+0x40>)
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	461a      	mov	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	4413      	add	r3, r2
 8005f78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005f7a:	bf00      	nop
 8005f7c:	f7ff ffde 	bl	8005f3c <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d8f7      	bhi.n	8005f7c <HAL_Delay+0x28>
  {
  }
}
 8005f8c:	bf00      	nop
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	2000005c 	.word	0x2000005c

08005f98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f003 0307 	and.w	r3, r3, #7
 8005fa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005fa8:	4b0c      	ldr	r3, [pc, #48]	; (8005fdc <__NVIC_SetPriorityGrouping+0x44>)
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005fae:	68ba      	ldr	r2, [r7, #8]
 8005fb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005fc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fca:	4a04      	ldr	r2, [pc, #16]	; (8005fdc <__NVIC_SetPriorityGrouping+0x44>)
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	60d3      	str	r3, [r2, #12]
}
 8005fd0:	bf00      	nop
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr
 8005fdc:	e000ed00 	.word	0xe000ed00

08005fe0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fe4:	4b04      	ldr	r3, [pc, #16]	; (8005ff8 <__NVIC_GetPriorityGrouping+0x18>)
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	0a1b      	lsrs	r3, r3, #8
 8005fea:	f003 0307 	and.w	r3, r3, #7
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	e000ed00 	.word	0xe000ed00

08005ffc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	4603      	mov	r3, r0
 8006004:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800600a:	2b00      	cmp	r3, #0
 800600c:	db0b      	blt.n	8006026 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800600e:	79fb      	ldrb	r3, [r7, #7]
 8006010:	f003 021f 	and.w	r2, r3, #31
 8006014:	4907      	ldr	r1, [pc, #28]	; (8006034 <__NVIC_EnableIRQ+0x38>)
 8006016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800601a:	095b      	lsrs	r3, r3, #5
 800601c:	2001      	movs	r0, #1
 800601e:	fa00 f202 	lsl.w	r2, r0, r2
 8006022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006026:	bf00      	nop
 8006028:	370c      	adds	r7, #12
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	e000e100 	.word	0xe000e100

08006038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	4603      	mov	r3, r0
 8006040:	6039      	str	r1, [r7, #0]
 8006042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006048:	2b00      	cmp	r3, #0
 800604a:	db0a      	blt.n	8006062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	b2da      	uxtb	r2, r3
 8006050:	490c      	ldr	r1, [pc, #48]	; (8006084 <__NVIC_SetPriority+0x4c>)
 8006052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006056:	0112      	lsls	r2, r2, #4
 8006058:	b2d2      	uxtb	r2, r2
 800605a:	440b      	add	r3, r1
 800605c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006060:	e00a      	b.n	8006078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	b2da      	uxtb	r2, r3
 8006066:	4908      	ldr	r1, [pc, #32]	; (8006088 <__NVIC_SetPriority+0x50>)
 8006068:	79fb      	ldrb	r3, [r7, #7]
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	3b04      	subs	r3, #4
 8006070:	0112      	lsls	r2, r2, #4
 8006072:	b2d2      	uxtb	r2, r2
 8006074:	440b      	add	r3, r1
 8006076:	761a      	strb	r2, [r3, #24]
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	e000e100 	.word	0xe000e100
 8006088:	e000ed00 	.word	0xe000ed00

0800608c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800608c:	b480      	push	{r7}
 800608e:	b089      	sub	sp, #36	; 0x24
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f003 0307 	and.w	r3, r3, #7
 800609e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	f1c3 0307 	rsb	r3, r3, #7
 80060a6:	2b04      	cmp	r3, #4
 80060a8:	bf28      	it	cs
 80060aa:	2304      	movcs	r3, #4
 80060ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	3304      	adds	r3, #4
 80060b2:	2b06      	cmp	r3, #6
 80060b4:	d902      	bls.n	80060bc <NVIC_EncodePriority+0x30>
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	3b03      	subs	r3, #3
 80060ba:	e000      	b.n	80060be <NVIC_EncodePriority+0x32>
 80060bc:	2300      	movs	r3, #0
 80060be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ca:	43da      	mvns	r2, r3
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	401a      	ands	r2, r3
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	fa01 f303 	lsl.w	r3, r1, r3
 80060de:	43d9      	mvns	r1, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060e4:	4313      	orrs	r3, r2
         );
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3724      	adds	r7, #36	; 0x24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b082      	sub	sp, #8
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7ff ff4c 	bl	8005f98 <__NVIC_SetPriorityGrouping>
}
 8006100:	bf00      	nop
 8006102:	3708      	adds	r7, #8
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006108:	b580      	push	{r7, lr}
 800610a:	b086      	sub	sp, #24
 800610c:	af00      	add	r7, sp, #0
 800610e:	4603      	mov	r3, r0
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
 8006114:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006116:	2300      	movs	r3, #0
 8006118:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800611a:	f7ff ff61 	bl	8005fe0 <__NVIC_GetPriorityGrouping>
 800611e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	68b9      	ldr	r1, [r7, #8]
 8006124:	6978      	ldr	r0, [r7, #20]
 8006126:	f7ff ffb1 	bl	800608c <NVIC_EncodePriority>
 800612a:	4602      	mov	r2, r0
 800612c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006130:	4611      	mov	r1, r2
 8006132:	4618      	mov	r0, r3
 8006134:	f7ff ff80 	bl	8006038 <__NVIC_SetPriority>
}
 8006138:	bf00      	nop
 800613a:	3718      	adds	r7, #24
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	4603      	mov	r3, r0
 8006148:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800614a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800614e:	4618      	mov	r0, r3
 8006150:	f7ff ff54 	bl	8005ffc <__NVIC_EnableIRQ>
}
 8006154:	bf00      	nop
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b086      	sub	sp, #24
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006168:	f7ff fee8 	bl	8005f3c <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d101      	bne.n	8006178 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e099      	b.n	80062ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0201 	bic.w	r2, r2, #1
 8006196:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006198:	e00f      	b.n	80061ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800619a:	f7ff fecf 	bl	8005f3c <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b05      	cmp	r3, #5
 80061a6:	d908      	bls.n	80061ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2220      	movs	r2, #32
 80061ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2203      	movs	r2, #3
 80061b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e078      	b.n	80062ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1e8      	bne.n	800619a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	4b38      	ldr	r3, [pc, #224]	; (80062b4 <HAL_DMA_Init+0x158>)
 80061d4:	4013      	ands	r3, r2
 80061d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80061e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80061f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	4313      	orrs	r3, r2
 800620a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006210:	2b04      	cmp	r3, #4
 8006212:	d107      	bne.n	8006224 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621c:	4313      	orrs	r3, r2
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	4313      	orrs	r3, r2
 8006222:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f023 0307 	bic.w	r3, r3, #7
 800623a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	4313      	orrs	r3, r2
 8006244:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624a:	2b04      	cmp	r3, #4
 800624c:	d117      	bne.n	800627e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4313      	orrs	r3, r2
 8006256:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00e      	beq.n	800627e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 fb3d 	bl	80068e0 <DMA_CheckFifoParam>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d008      	beq.n	800627e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2240      	movs	r2, #64	; 0x40
 8006270:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800627a:	2301      	movs	r3, #1
 800627c:	e016      	b.n	80062ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 faf4 	bl	8006874 <DMA_CalcBaseAndBitshift>
 800628c:	4603      	mov	r3, r0
 800628e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006294:	223f      	movs	r2, #63	; 0x3f
 8006296:	409a      	lsls	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	f010803f 	.word	0xf010803f

080062b8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e050      	b.n	800636c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d101      	bne.n	80062da <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80062d6:	2302      	movs	r3, #2
 80062d8:	e048      	b.n	800636c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f022 0201 	bic.w	r2, r2, #1
 80062e8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2200      	movs	r2, #0
 80062f0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2200      	movs	r2, #0
 80062f8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2200      	movs	r2, #0
 8006300:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2200      	movs	r2, #0
 8006308:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2200      	movs	r2, #0
 8006310:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2221      	movs	r2, #33	; 0x21
 8006318:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 faaa 	bl	8006874 <DMA_CalcBaseAndBitshift>
 8006320:	4603      	mov	r3, r0
 8006322:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800634c:	223f      	movs	r2, #63	; 0x3f
 800634e:	409a      	lsls	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b086      	sub	sp, #24
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	607a      	str	r2, [r7, #4]
 8006380:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800638a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006392:	2b01      	cmp	r3, #1
 8006394:	d101      	bne.n	800639a <HAL_DMA_Start_IT+0x26>
 8006396:	2302      	movs	r3, #2
 8006398:	e040      	b.n	800641c <HAL_DMA_Start_IT+0xa8>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d12f      	bne.n	800640e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2202      	movs	r2, #2
 80063b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2200      	movs	r2, #0
 80063ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	68b9      	ldr	r1, [r7, #8]
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f000 fa28 	bl	8006818 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063cc:	223f      	movs	r2, #63	; 0x3f
 80063ce:	409a      	lsls	r2, r3
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0216 	orr.w	r2, r2, #22
 80063e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d007      	beq.n	80063fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f042 0208 	orr.w	r2, r2, #8
 80063fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f042 0201 	orr.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]
 800640c:	e005      	b.n	800641a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006416:	2302      	movs	r3, #2
 8006418:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800641a:	7dfb      	ldrb	r3, [r7, #23]
}
 800641c:	4618      	mov	r0, r3
 800641e:	3718      	adds	r7, #24
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006430:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006432:	f7ff fd83 	bl	8005f3c <HAL_GetTick>
 8006436:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b02      	cmp	r3, #2
 8006442:	d008      	beq.n	8006456 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2280      	movs	r2, #128	; 0x80
 8006448:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e052      	b.n	80064fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 0216 	bic.w	r2, r2, #22
 8006464:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	695a      	ldr	r2, [r3, #20]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006474:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647a:	2b00      	cmp	r3, #0
 800647c:	d103      	bne.n	8006486 <HAL_DMA_Abort+0x62>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006482:	2b00      	cmp	r3, #0
 8006484:	d007      	beq.n	8006496 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 0208 	bic.w	r2, r2, #8
 8006494:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f022 0201 	bic.w	r2, r2, #1
 80064a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064a6:	e013      	b.n	80064d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80064a8:	f7ff fd48 	bl	8005f3c <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b05      	cmp	r3, #5
 80064b4:	d90c      	bls.n	80064d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2220      	movs	r2, #32
 80064ba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2203      	movs	r2, #3
 80064c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e015      	b.n	80064fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1e4      	bne.n	80064a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064e2:	223f      	movs	r2, #63	; 0x3f
 80064e4:	409a      	lsls	r2, r3
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800650c:	2300      	movs	r3, #0
 800650e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006510:	4b92      	ldr	r3, [pc, #584]	; (800675c <HAL_DMA_IRQHandler+0x258>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a92      	ldr	r2, [pc, #584]	; (8006760 <HAL_DMA_IRQHandler+0x25c>)
 8006516:	fba2 2303 	umull	r2, r3, r2, r3
 800651a:	0a9b      	lsrs	r3, r3, #10
 800651c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006522:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800652e:	2208      	movs	r2, #8
 8006530:	409a      	lsls	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	4013      	ands	r3, r2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d01a      	beq.n	8006570 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0304 	and.w	r3, r3, #4
 8006544:	2b00      	cmp	r3, #0
 8006546:	d013      	beq.n	8006570 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0204 	bic.w	r2, r2, #4
 8006556:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800655c:	2208      	movs	r2, #8
 800655e:	409a      	lsls	r2, r3
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006568:	f043 0201 	orr.w	r2, r3, #1
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006574:	2201      	movs	r2, #1
 8006576:	409a      	lsls	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	4013      	ands	r3, r2
 800657c:	2b00      	cmp	r3, #0
 800657e:	d012      	beq.n	80065a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00b      	beq.n	80065a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006592:	2201      	movs	r2, #1
 8006594:	409a      	lsls	r2, r3
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800659e:	f043 0202 	orr.w	r2, r3, #2
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065aa:	2204      	movs	r2, #4
 80065ac:	409a      	lsls	r2, r3
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	4013      	ands	r3, r2
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d012      	beq.n	80065dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 0302 	and.w	r3, r3, #2
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d00b      	beq.n	80065dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065c8:	2204      	movs	r2, #4
 80065ca:	409a      	lsls	r2, r3
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065d4:	f043 0204 	orr.w	r2, r3, #4
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065e0:	2210      	movs	r2, #16
 80065e2:	409a      	lsls	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4013      	ands	r3, r2
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d043      	beq.n	8006674 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0308 	and.w	r3, r3, #8
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d03c      	beq.n	8006674 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065fe:	2210      	movs	r2, #16
 8006600:	409a      	lsls	r2, r3
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d018      	beq.n	8006646 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d108      	bne.n	8006634 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006626:	2b00      	cmp	r3, #0
 8006628:	d024      	beq.n	8006674 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	4798      	blx	r3
 8006632:	e01f      	b.n	8006674 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006638:	2b00      	cmp	r3, #0
 800663a:	d01b      	beq.n	8006674 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	4798      	blx	r3
 8006644:	e016      	b.n	8006674 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006650:	2b00      	cmp	r3, #0
 8006652:	d107      	bne.n	8006664 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f022 0208 	bic.w	r2, r2, #8
 8006662:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006668:	2b00      	cmp	r3, #0
 800666a:	d003      	beq.n	8006674 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006678:	2220      	movs	r2, #32
 800667a:	409a      	lsls	r2, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	4013      	ands	r3, r2
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 808e 	beq.w	80067a2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0310 	and.w	r3, r3, #16
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 8086 	beq.w	80067a2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800669a:	2220      	movs	r2, #32
 800669c:	409a      	lsls	r2, r3
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b05      	cmp	r3, #5
 80066ac:	d136      	bne.n	800671c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 0216 	bic.w	r2, r2, #22
 80066bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	695a      	ldr	r2, [r3, #20]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d103      	bne.n	80066de <HAL_DMA_IRQHandler+0x1da>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d007      	beq.n	80066ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 0208 	bic.w	r2, r2, #8
 80066ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f2:	223f      	movs	r2, #63	; 0x3f
 80066f4:	409a      	lsls	r2, r3
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800670e:	2b00      	cmp	r3, #0
 8006710:	d07d      	beq.n	800680e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	4798      	blx	r3
        }
        return;
 800671a:	e078      	b.n	800680e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d01c      	beq.n	8006764 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d108      	bne.n	800674a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800673c:	2b00      	cmp	r3, #0
 800673e:	d030      	beq.n	80067a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	4798      	blx	r3
 8006748:	e02b      	b.n	80067a2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800674e:	2b00      	cmp	r3, #0
 8006750:	d027      	beq.n	80067a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	4798      	blx	r3
 800675a:	e022      	b.n	80067a2 <HAL_DMA_IRQHandler+0x29e>
 800675c:	20000038 	.word	0x20000038
 8006760:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800676e:	2b00      	cmp	r3, #0
 8006770:	d10f      	bne.n	8006792 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f022 0210 	bic.w	r2, r2, #16
 8006780:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2201      	movs	r2, #1
 800678e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006796:	2b00      	cmp	r3, #0
 8006798:	d003      	beq.n	80067a2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d032      	beq.n	8006810 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d022      	beq.n	80067fc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2205      	movs	r2, #5
 80067ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0201 	bic.w	r2, r2, #1
 80067cc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	3301      	adds	r3, #1
 80067d2:	60bb      	str	r3, [r7, #8]
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d307      	bcc.n	80067ea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 0301 	and.w	r3, r3, #1
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1f2      	bne.n	80067ce <HAL_DMA_IRQHandler+0x2ca>
 80067e8:	e000      	b.n	80067ec <HAL_DMA_IRQHandler+0x2e8>
          break;
 80067ea:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006800:	2b00      	cmp	r3, #0
 8006802:	d005      	beq.n	8006810 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	4798      	blx	r3
 800680c:	e000      	b.n	8006810 <HAL_DMA_IRQHandler+0x30c>
        return;
 800680e:	bf00      	nop
    }
  }
}
 8006810:	3718      	adds	r7, #24
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop

08006818 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
 8006824:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006834:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	2b40      	cmp	r3, #64	; 0x40
 8006844:	d108      	bne.n	8006858 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006856:	e007      	b.n	8006868 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	60da      	str	r2, [r3, #12]
}
 8006868:	bf00      	nop
 800686a:	3714      	adds	r7, #20
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	3b10      	subs	r3, #16
 8006884:	4a14      	ldr	r2, [pc, #80]	; (80068d8 <DMA_CalcBaseAndBitshift+0x64>)
 8006886:	fba2 2303 	umull	r2, r3, r2, r3
 800688a:	091b      	lsrs	r3, r3, #4
 800688c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800688e:	4a13      	ldr	r2, [pc, #76]	; (80068dc <DMA_CalcBaseAndBitshift+0x68>)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	4413      	add	r3, r2
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2b03      	cmp	r3, #3
 80068a0:	d909      	bls.n	80068b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80068aa:	f023 0303 	bic.w	r3, r3, #3
 80068ae:	1d1a      	adds	r2, r3, #4
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	659a      	str	r2, [r3, #88]	; 0x58
 80068b4:	e007      	b.n	80068c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80068be:	f023 0303 	bic.w	r3, r3, #3
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3714      	adds	r7, #20
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	aaaaaaab 	.word	0xaaaaaaab
 80068dc:	0800cee8 	.word	0x0800cee8

080068e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b085      	sub	sp, #20
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068e8:	2300      	movs	r3, #0
 80068ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d11f      	bne.n	800693a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	2b03      	cmp	r3, #3
 80068fe:	d855      	bhi.n	80069ac <DMA_CheckFifoParam+0xcc>
 8006900:	a201      	add	r2, pc, #4	; (adr r2, 8006908 <DMA_CheckFifoParam+0x28>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	08006919 	.word	0x08006919
 800690c:	0800692b 	.word	0x0800692b
 8006910:	08006919 	.word	0x08006919
 8006914:	080069ad 	.word	0x080069ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d045      	beq.n	80069b0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006928:	e042      	b.n	80069b0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006932:	d13f      	bne.n	80069b4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006938:	e03c      	b.n	80069b4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	699b      	ldr	r3, [r3, #24]
 800693e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006942:	d121      	bne.n	8006988 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	2b03      	cmp	r3, #3
 8006948:	d836      	bhi.n	80069b8 <DMA_CheckFifoParam+0xd8>
 800694a:	a201      	add	r2, pc, #4	; (adr r2, 8006950 <DMA_CheckFifoParam+0x70>)
 800694c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006950:	08006961 	.word	0x08006961
 8006954:	08006967 	.word	0x08006967
 8006958:	08006961 	.word	0x08006961
 800695c:	08006979 	.word	0x08006979
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	73fb      	strb	r3, [r7, #15]
      break;
 8006964:	e02f      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800696a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d024      	beq.n	80069bc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006976:	e021      	b.n	80069bc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800697c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006980:	d11e      	bne.n	80069c0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006986:	e01b      	b.n	80069c0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2b02      	cmp	r3, #2
 800698c:	d902      	bls.n	8006994 <DMA_CheckFifoParam+0xb4>
 800698e:	2b03      	cmp	r3, #3
 8006990:	d003      	beq.n	800699a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006992:	e018      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	73fb      	strb	r3, [r7, #15]
      break;
 8006998:	e015      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800699e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00e      	beq.n	80069c4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	73fb      	strb	r3, [r7, #15]
      break;
 80069aa:	e00b      	b.n	80069c4 <DMA_CheckFifoParam+0xe4>
      break;
 80069ac:	bf00      	nop
 80069ae:	e00a      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      break;
 80069b0:	bf00      	nop
 80069b2:	e008      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      break;
 80069b4:	bf00      	nop
 80069b6:	e006      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      break;
 80069b8:	bf00      	nop
 80069ba:	e004      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      break;
 80069bc:	bf00      	nop
 80069be:	e002      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      break;   
 80069c0:	bf00      	nop
 80069c2:	e000      	b.n	80069c6 <DMA_CheckFifoParam+0xe6>
      break;
 80069c4:	bf00      	nop
    }
  } 
  
  return status; 
 80069c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3714      	adds	r7, #20
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b089      	sub	sp, #36	; 0x24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80069de:	2300      	movs	r3, #0
 80069e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80069e2:	2300      	movs	r3, #0
 80069e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80069ea:	2300      	movs	r3, #0
 80069ec:	61fb      	str	r3, [r7, #28]
 80069ee:	e16b      	b.n	8006cc8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80069f0:	2201      	movs	r2, #1
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	fa02 f303 	lsl.w	r3, r2, r3
 80069f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4013      	ands	r3, r2
 8006a02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	f040 815a 	bne.w	8006cc2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d00b      	beq.n	8006a2e <HAL_GPIO_Init+0x5a>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d007      	beq.n	8006a2e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006a22:	2b11      	cmp	r3, #17
 8006a24:	d003      	beq.n	8006a2e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	2b12      	cmp	r3, #18
 8006a2c:	d130      	bne.n	8006a90 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	005b      	lsls	r3, r3, #1
 8006a38:	2203      	movs	r2, #3
 8006a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3e:	43db      	mvns	r3, r3
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	4013      	ands	r3, r2
 8006a44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	68da      	ldr	r2, [r3, #12]
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a52:	69ba      	ldr	r2, [r7, #24]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a64:	2201      	movs	r2, #1
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	43db      	mvns	r3, r3
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	4013      	ands	r3, r2
 8006a72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	091b      	lsrs	r3, r3, #4
 8006a7a:	f003 0201 	and.w	r2, r3, #1
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	fa02 f303 	lsl.w	r3, r2, r3
 8006a84:	69ba      	ldr	r2, [r7, #24]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	005b      	lsls	r3, r3, #1
 8006a9a:	2203      	movs	r2, #3
 8006a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa0:	43db      	mvns	r3, r3
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	005b      	lsls	r3, r3, #1
 8006ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab4:	69ba      	ldr	r2, [r7, #24]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d003      	beq.n	8006ad0 <HAL_GPIO_Init+0xfc>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	2b12      	cmp	r3, #18
 8006ace:	d123      	bne.n	8006b18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	08da      	lsrs	r2, r3, #3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	3208      	adds	r2, #8
 8006ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	f003 0307 	and.w	r3, r3, #7
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	220f      	movs	r2, #15
 8006ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8006aec:	43db      	mvns	r3, r3
 8006aee:	69ba      	ldr	r2, [r7, #24]
 8006af0:	4013      	ands	r3, r2
 8006af2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	691a      	ldr	r2, [r3, #16]
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	f003 0307 	and.w	r3, r3, #7
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	fa02 f303 	lsl.w	r3, r2, r3
 8006b04:	69ba      	ldr	r2, [r7, #24]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	08da      	lsrs	r2, r3, #3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	3208      	adds	r2, #8
 8006b12:	69b9      	ldr	r1, [r7, #24]
 8006b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	2203      	movs	r2, #3
 8006b24:	fa02 f303 	lsl.w	r3, r2, r3
 8006b28:	43db      	mvns	r3, r3
 8006b2a:	69ba      	ldr	r2, [r7, #24]
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	f003 0203 	and.w	r2, r3, #3
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	005b      	lsls	r3, r3, #1
 8006b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b40:	69ba      	ldr	r2, [r7, #24]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	69ba      	ldr	r2, [r7, #24]
 8006b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f000 80b4 	beq.w	8006cc2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	60fb      	str	r3, [r7, #12]
 8006b5e:	4b5f      	ldr	r3, [pc, #380]	; (8006cdc <HAL_GPIO_Init+0x308>)
 8006b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b62:	4a5e      	ldr	r2, [pc, #376]	; (8006cdc <HAL_GPIO_Init+0x308>)
 8006b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b68:	6453      	str	r3, [r2, #68]	; 0x44
 8006b6a:	4b5c      	ldr	r3, [pc, #368]	; (8006cdc <HAL_GPIO_Init+0x308>)
 8006b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b72:	60fb      	str	r3, [r7, #12]
 8006b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b76:	4a5a      	ldr	r2, [pc, #360]	; (8006ce0 <HAL_GPIO_Init+0x30c>)
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	089b      	lsrs	r3, r3, #2
 8006b7c:	3302      	adds	r3, #2
 8006b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	f003 0303 	and.w	r3, r3, #3
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	220f      	movs	r2, #15
 8006b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b92:	43db      	mvns	r3, r3
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	4013      	ands	r3, r2
 8006b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a51      	ldr	r2, [pc, #324]	; (8006ce4 <HAL_GPIO_Init+0x310>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d02b      	beq.n	8006bfa <HAL_GPIO_Init+0x226>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a50      	ldr	r2, [pc, #320]	; (8006ce8 <HAL_GPIO_Init+0x314>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d025      	beq.n	8006bf6 <HAL_GPIO_Init+0x222>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a4f      	ldr	r2, [pc, #316]	; (8006cec <HAL_GPIO_Init+0x318>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d01f      	beq.n	8006bf2 <HAL_GPIO_Init+0x21e>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a4e      	ldr	r2, [pc, #312]	; (8006cf0 <HAL_GPIO_Init+0x31c>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d019      	beq.n	8006bee <HAL_GPIO_Init+0x21a>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a4d      	ldr	r2, [pc, #308]	; (8006cf4 <HAL_GPIO_Init+0x320>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d013      	beq.n	8006bea <HAL_GPIO_Init+0x216>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a4c      	ldr	r2, [pc, #304]	; (8006cf8 <HAL_GPIO_Init+0x324>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00d      	beq.n	8006be6 <HAL_GPIO_Init+0x212>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a4b      	ldr	r2, [pc, #300]	; (8006cfc <HAL_GPIO_Init+0x328>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d007      	beq.n	8006be2 <HAL_GPIO_Init+0x20e>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a4a      	ldr	r2, [pc, #296]	; (8006d00 <HAL_GPIO_Init+0x32c>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d101      	bne.n	8006bde <HAL_GPIO_Init+0x20a>
 8006bda:	2307      	movs	r3, #7
 8006bdc:	e00e      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006bde:	2308      	movs	r3, #8
 8006be0:	e00c      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006be2:	2306      	movs	r3, #6
 8006be4:	e00a      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006be6:	2305      	movs	r3, #5
 8006be8:	e008      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006bea:	2304      	movs	r3, #4
 8006bec:	e006      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e004      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	e002      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e000      	b.n	8006bfc <HAL_GPIO_Init+0x228>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	69fa      	ldr	r2, [r7, #28]
 8006bfe:	f002 0203 	and.w	r2, r2, #3
 8006c02:	0092      	lsls	r2, r2, #2
 8006c04:	4093      	lsls	r3, r2
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006c0c:	4934      	ldr	r1, [pc, #208]	; (8006ce0 <HAL_GPIO_Init+0x30c>)
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	089b      	lsrs	r3, r3, #2
 8006c12:	3302      	adds	r3, #2
 8006c14:	69ba      	ldr	r2, [r7, #24]
 8006c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c1a:	4b3a      	ldr	r3, [pc, #232]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	43db      	mvns	r3, r3
 8006c24:	69ba      	ldr	r2, [r7, #24]
 8006c26:	4013      	ands	r3, r2
 8006c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d003      	beq.n	8006c3e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006c36:	69ba      	ldr	r2, [r7, #24]
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c3e:	4a31      	ldr	r2, [pc, #196]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006c44:	4b2f      	ldr	r3, [pc, #188]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	43db      	mvns	r3, r3
 8006c4e:	69ba      	ldr	r2, [r7, #24]
 8006c50:	4013      	ands	r3, r2
 8006c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d003      	beq.n	8006c68 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006c68:	4a26      	ldr	r2, [pc, #152]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006c6e:	4b25      	ldr	r3, [pc, #148]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	43db      	mvns	r3, r3
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006c8a:	69ba      	ldr	r2, [r7, #24]
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006c92:	4a1c      	ldr	r2, [pc, #112]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006c98:	4b1a      	ldr	r3, [pc, #104]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	43db      	mvns	r3, r3
 8006ca2:	69ba      	ldr	r2, [r7, #24]
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d003      	beq.n	8006cbc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006cb4:	69ba      	ldr	r2, [r7, #24]
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006cbc:	4a11      	ldr	r2, [pc, #68]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	61fb      	str	r3, [r7, #28]
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	2b0f      	cmp	r3, #15
 8006ccc:	f67f ae90 	bls.w	80069f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006cd0:	bf00      	nop
 8006cd2:	3724      	adds	r7, #36	; 0x24
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	40023800 	.word	0x40023800
 8006ce0:	40013800 	.word	0x40013800
 8006ce4:	40020000 	.word	0x40020000
 8006ce8:	40020400 	.word	0x40020400
 8006cec:	40020800 	.word	0x40020800
 8006cf0:	40020c00 	.word	0x40020c00
 8006cf4:	40021000 	.word	0x40021000
 8006cf8:	40021400 	.word	0x40021400
 8006cfc:	40021800 	.word	0x40021800
 8006d00:	40021c00 	.word	0x40021c00
 8006d04:	40013c00 	.word	0x40013c00

08006d08 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b087      	sub	sp, #28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006d12:	2300      	movs	r3, #0
 8006d14:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006d16:	2300      	movs	r3, #0
 8006d18:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006d1e:	2300      	movs	r3, #0
 8006d20:	617b      	str	r3, [r7, #20]
 8006d22:	e0cd      	b.n	8006ec0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006d24:	2201      	movs	r2, #1
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	fa02 f303 	lsl.w	r3, r2, r3
 8006d2c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006d2e:	683a      	ldr	r2, [r7, #0]
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	4013      	ands	r3, r2
 8006d34:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	f040 80bd 	bne.w	8006eba <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006d40:	4a64      	ldr	r2, [pc, #400]	; (8006ed4 <HAL_GPIO_DeInit+0x1cc>)
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	089b      	lsrs	r3, r3, #2
 8006d46:	3302      	adds	r3, #2
 8006d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d4c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	f003 0303 	and.w	r3, r3, #3
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	220f      	movs	r2, #15
 8006d58:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	4013      	ands	r3, r2
 8006d60:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a5c      	ldr	r2, [pc, #368]	; (8006ed8 <HAL_GPIO_DeInit+0x1d0>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d02b      	beq.n	8006dc2 <HAL_GPIO_DeInit+0xba>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a5b      	ldr	r2, [pc, #364]	; (8006edc <HAL_GPIO_DeInit+0x1d4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d025      	beq.n	8006dbe <HAL_GPIO_DeInit+0xb6>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a5a      	ldr	r2, [pc, #360]	; (8006ee0 <HAL_GPIO_DeInit+0x1d8>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d01f      	beq.n	8006dba <HAL_GPIO_DeInit+0xb2>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a59      	ldr	r2, [pc, #356]	; (8006ee4 <HAL_GPIO_DeInit+0x1dc>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d019      	beq.n	8006db6 <HAL_GPIO_DeInit+0xae>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a58      	ldr	r2, [pc, #352]	; (8006ee8 <HAL_GPIO_DeInit+0x1e0>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d013      	beq.n	8006db2 <HAL_GPIO_DeInit+0xaa>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a57      	ldr	r2, [pc, #348]	; (8006eec <HAL_GPIO_DeInit+0x1e4>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d00d      	beq.n	8006dae <HAL_GPIO_DeInit+0xa6>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a56      	ldr	r2, [pc, #344]	; (8006ef0 <HAL_GPIO_DeInit+0x1e8>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d007      	beq.n	8006daa <HAL_GPIO_DeInit+0xa2>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a55      	ldr	r2, [pc, #340]	; (8006ef4 <HAL_GPIO_DeInit+0x1ec>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d101      	bne.n	8006da6 <HAL_GPIO_DeInit+0x9e>
 8006da2:	2307      	movs	r3, #7
 8006da4:	e00e      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006da6:	2308      	movs	r3, #8
 8006da8:	e00c      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006daa:	2306      	movs	r3, #6
 8006dac:	e00a      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006dae:	2305      	movs	r3, #5
 8006db0:	e008      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006db2:	2304      	movs	r3, #4
 8006db4:	e006      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006db6:	2303      	movs	r3, #3
 8006db8:	e004      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006dba:	2302      	movs	r3, #2
 8006dbc:	e002      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e000      	b.n	8006dc4 <HAL_GPIO_DeInit+0xbc>
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	697a      	ldr	r2, [r7, #20]
 8006dc6:	f002 0203 	and.w	r2, r2, #3
 8006dca:	0092      	lsls	r2, r2, #2
 8006dcc:	4093      	lsls	r3, r2
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d132      	bne.n	8006e3a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006dd4:	4b48      	ldr	r3, [pc, #288]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	43db      	mvns	r3, r3
 8006ddc:	4946      	ldr	r1, [pc, #280]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006dde:	4013      	ands	r3, r2
 8006de0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006de2:	4b45      	ldr	r3, [pc, #276]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	43db      	mvns	r3, r3
 8006dea:	4943      	ldr	r1, [pc, #268]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006dec:	4013      	ands	r3, r2
 8006dee:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006df0:	4b41      	ldr	r3, [pc, #260]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006df2:	689a      	ldr	r2, [r3, #8]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	43db      	mvns	r3, r3
 8006df8:	493f      	ldr	r1, [pc, #252]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006dfe:	4b3e      	ldr	r3, [pc, #248]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006e00:	68da      	ldr	r2, [r3, #12]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	43db      	mvns	r3, r3
 8006e06:	493c      	ldr	r1, [pc, #240]	; (8006ef8 <HAL_GPIO_DeInit+0x1f0>)
 8006e08:	4013      	ands	r3, r2
 8006e0a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f003 0303 	and.w	r3, r3, #3
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	220f      	movs	r2, #15
 8006e16:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006e1c:	4a2d      	ldr	r2, [pc, #180]	; (8006ed4 <HAL_GPIO_DeInit+0x1cc>)
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	089b      	lsrs	r3, r3, #2
 8006e22:	3302      	adds	r3, #2
 8006e24:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	43da      	mvns	r2, r3
 8006e2c:	4829      	ldr	r0, [pc, #164]	; (8006ed4 <HAL_GPIO_DeInit+0x1cc>)
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	089b      	lsrs	r3, r3, #2
 8006e32:	400a      	ands	r2, r1
 8006e34:	3302      	adds	r3, #2
 8006e36:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	005b      	lsls	r3, r3, #1
 8006e42:	2103      	movs	r1, #3
 8006e44:	fa01 f303 	lsl.w	r3, r1, r3
 8006e48:	43db      	mvns	r3, r3
 8006e4a:	401a      	ands	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	08da      	lsrs	r2, r3, #3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	3208      	adds	r2, #8
 8006e58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f003 0307 	and.w	r3, r3, #7
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	220f      	movs	r2, #15
 8006e66:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6a:	43db      	mvns	r3, r3
 8006e6c:	697a      	ldr	r2, [r7, #20]
 8006e6e:	08d2      	lsrs	r2, r2, #3
 8006e70:	4019      	ands	r1, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	3208      	adds	r2, #8
 8006e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68da      	ldr	r2, [r3, #12]
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	005b      	lsls	r3, r3, #1
 8006e82:	2103      	movs	r1, #3
 8006e84:	fa01 f303 	lsl.w	r3, r1, r3
 8006e88:	43db      	mvns	r3, r3
 8006e8a:	401a      	ands	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	685a      	ldr	r2, [r3, #4]
 8006e94:	2101      	movs	r1, #1
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	fa01 f303 	lsl.w	r3, r1, r3
 8006e9c:	43db      	mvns	r3, r3
 8006e9e:	401a      	ands	r2, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689a      	ldr	r2, [r3, #8]
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	005b      	lsls	r3, r3, #1
 8006eac:	2103      	movs	r1, #3
 8006eae:	fa01 f303 	lsl.w	r3, r1, r3
 8006eb2:	43db      	mvns	r3, r3
 8006eb4:	401a      	ands	r2, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	617b      	str	r3, [r7, #20]
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	2b0f      	cmp	r3, #15
 8006ec4:	f67f af2e 	bls.w	8006d24 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006ec8:	bf00      	nop
 8006eca:	371c      	adds	r7, #28
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr
 8006ed4:	40013800 	.word	0x40013800
 8006ed8:	40020000 	.word	0x40020000
 8006edc:	40020400 	.word	0x40020400
 8006ee0:	40020800 	.word	0x40020800
 8006ee4:	40020c00 	.word	0x40020c00
 8006ee8:	40021000 	.word	0x40021000
 8006eec:	40021400 	.word	0x40021400
 8006ef0:	40021800 	.word	0x40021800
 8006ef4:	40021c00 	.word	0x40021c00
 8006ef8:	40013c00 	.word	0x40013c00

08006efc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	460b      	mov	r3, r1
 8006f06:	807b      	strh	r3, [r7, #2]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f0c:	787b      	ldrb	r3, [r7, #1]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f12:	887a      	ldrh	r2, [r7, #2]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006f18:	e003      	b.n	8006f22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006f1a:	887b      	ldrh	r3, [r7, #2]
 8006f1c:	041a      	lsls	r2, r3, #16
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	619a      	str	r2, [r3, #24]
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b083      	sub	sp, #12
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	460b      	mov	r3, r1
 8006f38:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	695a      	ldr	r2, [r3, #20]
 8006f3e:	887b      	ldrh	r3, [r7, #2]
 8006f40:	401a      	ands	r2, r3
 8006f42:	887b      	ldrh	r3, [r7, #2]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d104      	bne.n	8006f52 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006f48:	887b      	ldrh	r3, [r7, #2]
 8006f4a:	041a      	lsls	r2, r3, #16
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8006f50:	e002      	b.n	8006f58 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8006f52:	887a      	ldrh	r2, [r7, #2]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	619a      	str	r2, [r3, #24]
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006f6e:	4b08      	ldr	r3, [pc, #32]	; (8006f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f70:	695a      	ldr	r2, [r3, #20]
 8006f72:	88fb      	ldrh	r3, [r7, #6]
 8006f74:	4013      	ands	r3, r2
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d006      	beq.n	8006f88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f7a:	4a05      	ldr	r2, [pc, #20]	; (8006f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f7c:	88fb      	ldrh	r3, [r7, #6]
 8006f7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006f80:	88fb      	ldrh	r3, [r7, #6]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7fd fe26 	bl	8004bd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006f88:	bf00      	nop
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	40013c00 	.word	0x40013c00

08006f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d101      	bne.n	8006fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e11f      	b.n	80071e6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d106      	bne.n	8006fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7fe fa1e 	bl	80053fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2224      	movs	r2, #36	; 0x24
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f022 0201 	bic.w	r2, r2, #1
 8006fd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fe6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ff6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006ff8:	f002 fc98 	bl	800992c <HAL_RCC_GetPCLK1Freq>
 8006ffc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	4a7b      	ldr	r2, [pc, #492]	; (80071f0 <HAL_I2C_Init+0x25c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d807      	bhi.n	8007018 <HAL_I2C_Init+0x84>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4a7a      	ldr	r2, [pc, #488]	; (80071f4 <HAL_I2C_Init+0x260>)
 800700c:	4293      	cmp	r3, r2
 800700e:	bf94      	ite	ls
 8007010:	2301      	movls	r3, #1
 8007012:	2300      	movhi	r3, #0
 8007014:	b2db      	uxtb	r3, r3
 8007016:	e006      	b.n	8007026 <HAL_I2C_Init+0x92>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	4a77      	ldr	r2, [pc, #476]	; (80071f8 <HAL_I2C_Init+0x264>)
 800701c:	4293      	cmp	r3, r2
 800701e:	bf94      	ite	ls
 8007020:	2301      	movls	r3, #1
 8007022:	2300      	movhi	r3, #0
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d001      	beq.n	800702e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e0db      	b.n	80071e6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4a72      	ldr	r2, [pc, #456]	; (80071fc <HAL_I2C_Init+0x268>)
 8007032:	fba2 2303 	umull	r2, r3, r2, r3
 8007036:	0c9b      	lsrs	r3, r3, #18
 8007038:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	430a      	orrs	r2, r1
 800704c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6a1b      	ldr	r3, [r3, #32]
 8007054:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	4a64      	ldr	r2, [pc, #400]	; (80071f0 <HAL_I2C_Init+0x25c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d802      	bhi.n	8007068 <HAL_I2C_Init+0xd4>
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	3301      	adds	r3, #1
 8007066:	e009      	b.n	800707c <HAL_I2C_Init+0xe8>
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800706e:	fb02 f303 	mul.w	r3, r2, r3
 8007072:	4a63      	ldr	r2, [pc, #396]	; (8007200 <HAL_I2C_Init+0x26c>)
 8007074:	fba2 2303 	umull	r2, r3, r2, r3
 8007078:	099b      	lsrs	r3, r3, #6
 800707a:	3301      	adds	r3, #1
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	6812      	ldr	r2, [r2, #0]
 8007080:	430b      	orrs	r3, r1
 8007082:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800708e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	4956      	ldr	r1, [pc, #344]	; (80071f0 <HAL_I2C_Init+0x25c>)
 8007098:	428b      	cmp	r3, r1
 800709a:	d80d      	bhi.n	80070b8 <HAL_I2C_Init+0x124>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	1e59      	subs	r1, r3, #1
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	005b      	lsls	r3, r3, #1
 80070a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80070aa:	3301      	adds	r3, #1
 80070ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070b0:	2b04      	cmp	r3, #4
 80070b2:	bf38      	it	cc
 80070b4:	2304      	movcc	r3, #4
 80070b6:	e04f      	b.n	8007158 <HAL_I2C_Init+0x1c4>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d111      	bne.n	80070e4 <HAL_I2C_Init+0x150>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	1e58      	subs	r0, r3, #1
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6859      	ldr	r1, [r3, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	005b      	lsls	r3, r3, #1
 80070cc:	440b      	add	r3, r1
 80070ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80070d2:	3301      	adds	r3, #1
 80070d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070d8:	2b00      	cmp	r3, #0
 80070da:	bf0c      	ite	eq
 80070dc:	2301      	moveq	r3, #1
 80070de:	2300      	movne	r3, #0
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	e012      	b.n	800710a <HAL_I2C_Init+0x176>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	1e58      	subs	r0, r3, #1
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6859      	ldr	r1, [r3, #4]
 80070ec:	460b      	mov	r3, r1
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	440b      	add	r3, r1
 80070f2:	0099      	lsls	r1, r3, #2
 80070f4:	440b      	add	r3, r1
 80070f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80070fa:	3301      	adds	r3, #1
 80070fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007100:	2b00      	cmp	r3, #0
 8007102:	bf0c      	ite	eq
 8007104:	2301      	moveq	r3, #1
 8007106:	2300      	movne	r3, #0
 8007108:	b2db      	uxtb	r3, r3
 800710a:	2b00      	cmp	r3, #0
 800710c:	d001      	beq.n	8007112 <HAL_I2C_Init+0x17e>
 800710e:	2301      	movs	r3, #1
 8007110:	e022      	b.n	8007158 <HAL_I2C_Init+0x1c4>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10e      	bne.n	8007138 <HAL_I2C_Init+0x1a4>
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	1e58      	subs	r0, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6859      	ldr	r1, [r3, #4]
 8007122:	460b      	mov	r3, r1
 8007124:	005b      	lsls	r3, r3, #1
 8007126:	440b      	add	r3, r1
 8007128:	fbb0 f3f3 	udiv	r3, r0, r3
 800712c:	3301      	adds	r3, #1
 800712e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007132:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007136:	e00f      	b.n	8007158 <HAL_I2C_Init+0x1c4>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	1e58      	subs	r0, r3, #1
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6859      	ldr	r1, [r3, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	440b      	add	r3, r1
 8007146:	0099      	lsls	r1, r3, #2
 8007148:	440b      	add	r3, r1
 800714a:	fbb0 f3f3 	udiv	r3, r0, r3
 800714e:	3301      	adds	r3, #1
 8007150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007154:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007158:	6879      	ldr	r1, [r7, #4]
 800715a:	6809      	ldr	r1, [r1, #0]
 800715c:	4313      	orrs	r3, r2
 800715e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	69da      	ldr	r2, [r3, #28]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a1b      	ldr	r3, [r3, #32]
 8007172:	431a      	orrs	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	430a      	orrs	r2, r1
 800717a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007186:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	6911      	ldr	r1, [r2, #16]
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	68d2      	ldr	r2, [r2, #12]
 8007192:	4311      	orrs	r1, r2
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	6812      	ldr	r2, [r2, #0]
 8007198:	430b      	orrs	r3, r1
 800719a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	695a      	ldr	r2, [r3, #20]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	431a      	orrs	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	430a      	orrs	r2, r1
 80071b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f042 0201 	orr.w	r2, r2, #1
 80071c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2220      	movs	r2, #32
 80071d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071e4:	2300      	movs	r3, #0
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	000186a0 	.word	0x000186a0
 80071f4:	001e847f 	.word	0x001e847f
 80071f8:	003d08ff 	.word	0x003d08ff
 80071fc:	431bde83 	.word	0x431bde83
 8007200:	10624dd3 	.word	0x10624dd3

08007204 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d101      	bne.n	8007216 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	e021      	b.n	800725a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2224      	movs	r2, #36	; 0x24
 800721a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f022 0201 	bic.w	r2, r2, #1
 800722c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f7fe f92c 	bl	800548c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3708      	adds	r7, #8
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
	...

08007264 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b088      	sub	sp, #32
 8007268:	af02      	add	r7, sp, #8
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	4608      	mov	r0, r1
 800726e:	4611      	mov	r1, r2
 8007270:	461a      	mov	r2, r3
 8007272:	4603      	mov	r3, r0
 8007274:	817b      	strh	r3, [r7, #10]
 8007276:	460b      	mov	r3, r1
 8007278:	813b      	strh	r3, [r7, #8]
 800727a:	4613      	mov	r3, r2
 800727c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800727e:	f7fe fe5d 	bl	8005f3c <HAL_GetTick>
 8007282:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800728a:	b2db      	uxtb	r3, r3
 800728c:	2b20      	cmp	r3, #32
 800728e:	f040 80d9 	bne.w	8007444 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	2319      	movs	r3, #25
 8007298:	2201      	movs	r2, #1
 800729a:	496d      	ldr	r1, [pc, #436]	; (8007450 <HAL_I2C_Mem_Write+0x1ec>)
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f000 fc8d 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d001      	beq.n	80072ac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80072a8:	2302      	movs	r3, #2
 80072aa:	e0cc      	b.n	8007446 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d101      	bne.n	80072ba <HAL_I2C_Mem_Write+0x56>
 80072b6:	2302      	movs	r3, #2
 80072b8:	e0c5      	b.n	8007446 <HAL_I2C_Mem_Write+0x1e2>
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 0301 	and.w	r3, r3, #1
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d007      	beq.n	80072e0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f042 0201 	orr.w	r2, r2, #1
 80072de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2221      	movs	r2, #33	; 0x21
 80072f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2240      	movs	r2, #64	; 0x40
 80072fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2200      	movs	r2, #0
 8007304:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a3a      	ldr	r2, [r7, #32]
 800730a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007310:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007316:	b29a      	uxth	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4a4d      	ldr	r2, [pc, #308]	; (8007454 <HAL_I2C_Mem_Write+0x1f0>)
 8007320:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007322:	88f8      	ldrh	r0, [r7, #6]
 8007324:	893a      	ldrh	r2, [r7, #8]
 8007326:	8979      	ldrh	r1, [r7, #10]
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	9301      	str	r3, [sp, #4]
 800732c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800732e:	9300      	str	r3, [sp, #0]
 8007330:	4603      	mov	r3, r0
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 fac4 	bl	80078c0 <I2C_RequestMemoryWrite>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d052      	beq.n	80073e4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e081      	b.n	8007446 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 fd0e 	bl	8007d68 <I2C_WaitOnTXEFlagUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00d      	beq.n	800736e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007356:	2b04      	cmp	r3, #4
 8007358:	d107      	bne.n	800736a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007368:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e06b      	b.n	8007446 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007372:	781a      	ldrb	r2, [r3, #0]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737e:	1c5a      	adds	r2, r3, #1
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007388:	3b01      	subs	r3, #1
 800738a:	b29a      	uxth	r2, r3
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007394:	b29b      	uxth	r3, r3
 8007396:	3b01      	subs	r3, #1
 8007398:	b29a      	uxth	r2, r3
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	695b      	ldr	r3, [r3, #20]
 80073a4:	f003 0304 	and.w	r3, r3, #4
 80073a8:	2b04      	cmp	r3, #4
 80073aa:	d11b      	bne.n	80073e4 <HAL_I2C_Mem_Write+0x180>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d017      	beq.n	80073e4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b8:	781a      	ldrb	r2, [r3, #0]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c4:	1c5a      	adds	r2, r3, #1
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073ce:	3b01      	subs	r3, #1
 80073d0:	b29a      	uxth	r2, r3
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073da:	b29b      	uxth	r3, r3
 80073dc:	3b01      	subs	r3, #1
 80073de:	b29a      	uxth	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1aa      	bne.n	8007342 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073ec:	697a      	ldr	r2, [r7, #20]
 80073ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f000 fcfa 	bl	8007dea <I2C_WaitOnBTFFlagUntilTimeout>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00d      	beq.n	8007418 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007400:	2b04      	cmp	r3, #4
 8007402:	d107      	bne.n	8007414 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007412:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e016      	b.n	8007446 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007426:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2220      	movs	r2, #32
 800742c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	e000      	b.n	8007446 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007444:	2302      	movs	r3, #2
  }
}
 8007446:	4618      	mov	r0, r3
 8007448:	3718      	adds	r7, #24
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	00100002 	.word	0x00100002
 8007454:	ffff0000 	.word	0xffff0000

08007458 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b08c      	sub	sp, #48	; 0x30
 800745c:	af02      	add	r7, sp, #8
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	4608      	mov	r0, r1
 8007462:	4611      	mov	r1, r2
 8007464:	461a      	mov	r2, r3
 8007466:	4603      	mov	r3, r0
 8007468:	817b      	strh	r3, [r7, #10]
 800746a:	460b      	mov	r3, r1
 800746c:	813b      	strh	r3, [r7, #8]
 800746e:	4613      	mov	r3, r2
 8007470:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007472:	f7fe fd63 	bl	8005f3c <HAL_GetTick>
 8007476:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800747e:	b2db      	uxtb	r3, r3
 8007480:	2b20      	cmp	r3, #32
 8007482:	f040 8208 	bne.w	8007896 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	2319      	movs	r3, #25
 800748c:	2201      	movs	r2, #1
 800748e:	497b      	ldr	r1, [pc, #492]	; (800767c <HAL_I2C_Mem_Read+0x224>)
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 fb93 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800749c:	2302      	movs	r3, #2
 800749e:	e1fb      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d101      	bne.n	80074ae <HAL_I2C_Mem_Read+0x56>
 80074aa:	2302      	movs	r3, #2
 80074ac:	e1f4      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d007      	beq.n	80074d4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f042 0201 	orr.w	r2, r2, #1
 80074d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2222      	movs	r2, #34	; 0x22
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2240      	movs	r2, #64	; 0x40
 80074f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2200      	movs	r2, #0
 80074f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007504:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800750a:	b29a      	uxth	r2, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4a5b      	ldr	r2, [pc, #364]	; (8007680 <HAL_I2C_Mem_Read+0x228>)
 8007514:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007516:	88f8      	ldrh	r0, [r7, #6]
 8007518:	893a      	ldrh	r2, [r7, #8]
 800751a:	8979      	ldrh	r1, [r7, #10]
 800751c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751e:	9301      	str	r3, [sp, #4]
 8007520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	4603      	mov	r3, r0
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f000 fa60 	bl	80079ec <I2C_RequestMemoryRead>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e1b0      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800753a:	2b00      	cmp	r3, #0
 800753c:	d113      	bne.n	8007566 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800753e:	2300      	movs	r3, #0
 8007540:	623b      	str	r3, [r7, #32]
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	695b      	ldr	r3, [r3, #20]
 8007548:	623b      	str	r3, [r7, #32]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	699b      	ldr	r3, [r3, #24]
 8007550:	623b      	str	r3, [r7, #32]
 8007552:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	e184      	b.n	8007870 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800756a:	2b01      	cmp	r3, #1
 800756c:	d11b      	bne.n	80075a6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800757c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800757e:	2300      	movs	r3, #0
 8007580:	61fb      	str	r3, [r7, #28]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	61fb      	str	r3, [r7, #28]
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	699b      	ldr	r3, [r3, #24]
 8007590:	61fb      	str	r3, [r7, #28]
 8007592:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075a2:	601a      	str	r2, [r3, #0]
 80075a4:	e164      	b.n	8007870 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075aa:	2b02      	cmp	r3, #2
 80075ac:	d11b      	bne.n	80075e6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075bc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075ce:	2300      	movs	r3, #0
 80075d0:	61bb      	str	r3, [r7, #24]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	695b      	ldr	r3, [r3, #20]
 80075d8:	61bb      	str	r3, [r7, #24]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	61bb      	str	r3, [r7, #24]
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	e144      	b.n	8007870 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075e6:	2300      	movs	r3, #0
 80075e8:	617b      	str	r3, [r7, #20]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	617b      	str	r3, [r7, #20]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	699b      	ldr	r3, [r3, #24]
 80075f8:	617b      	str	r3, [r7, #20]
 80075fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80075fc:	e138      	b.n	8007870 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007602:	2b03      	cmp	r3, #3
 8007604:	f200 80f1 	bhi.w	80077ea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800760c:	2b01      	cmp	r3, #1
 800760e:	d123      	bne.n	8007658 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007612:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f000 fc29 	bl	8007e6c <I2C_WaitOnRXNEFlagUntilTimeout>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d001      	beq.n	8007624 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e139      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	691a      	ldr	r2, [r3, #16]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762e:	b2d2      	uxtb	r2, r2
 8007630:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007636:	1c5a      	adds	r2, r3, #1
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007640:	3b01      	subs	r3, #1
 8007642:	b29a      	uxth	r2, r3
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800764c:	b29b      	uxth	r3, r3
 800764e:	3b01      	subs	r3, #1
 8007650:	b29a      	uxth	r2, r3
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007656:	e10b      	b.n	8007870 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800765c:	2b02      	cmp	r3, #2
 800765e:	d14e      	bne.n	80076fe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007666:	2200      	movs	r2, #0
 8007668:	4906      	ldr	r1, [pc, #24]	; (8007684 <HAL_I2C_Mem_Read+0x22c>)
 800766a:	68f8      	ldr	r0, [r7, #12]
 800766c:	f000 faa6 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d008      	beq.n	8007688 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e10e      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
 800767a:	bf00      	nop
 800767c:	00100002 	.word	0x00100002
 8007680:	ffff0000 	.word	0xffff0000
 8007684:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007696:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	691a      	ldr	r2, [r3, #16]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a2:	b2d2      	uxtb	r2, r2
 80076a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076aa:	1c5a      	adds	r2, r3, #1
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076b4:	3b01      	subs	r3, #1
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	3b01      	subs	r3, #1
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	691a      	ldr	r2, [r3, #16]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d4:	b2d2      	uxtb	r2, r2
 80076d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076dc:	1c5a      	adds	r2, r3, #1
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e6:	3b01      	subs	r3, #1
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	3b01      	subs	r3, #1
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80076fc:	e0b8      	b.n	8007870 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80076fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007700:	9300      	str	r3, [sp, #0]
 8007702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007704:	2200      	movs	r2, #0
 8007706:	4966      	ldr	r1, [pc, #408]	; (80078a0 <HAL_I2C_Mem_Read+0x448>)
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f000 fa57 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d001      	beq.n	8007718 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e0bf      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007726:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	691a      	ldr	r2, [r3, #16]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007732:	b2d2      	uxtb	r2, r2
 8007734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773a:	1c5a      	adds	r2, r3, #1
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007744:	3b01      	subs	r3, #1
 8007746:	b29a      	uxth	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007750:	b29b      	uxth	r3, r3
 8007752:	3b01      	subs	r3, #1
 8007754:	b29a      	uxth	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800775a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007760:	2200      	movs	r2, #0
 8007762:	494f      	ldr	r1, [pc, #316]	; (80078a0 <HAL_I2C_Mem_Read+0x448>)
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 fa29 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d001      	beq.n	8007774 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e091      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007782:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	691a      	ldr	r2, [r3, #16]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778e:	b2d2      	uxtb	r2, r2
 8007790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007796:	1c5a      	adds	r2, r3, #1
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077a0:	3b01      	subs	r3, #1
 80077a2:	b29a      	uxth	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	3b01      	subs	r3, #1
 80077b0:	b29a      	uxth	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	691a      	ldr	r2, [r3, #16]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c0:	b2d2      	uxtb	r2, r2
 80077c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077d2:	3b01      	subs	r3, #1
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077de:	b29b      	uxth	r3, r3
 80077e0:	3b01      	subs	r3, #1
 80077e2:	b29a      	uxth	r2, r3
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80077e8:	e042      	b.n	8007870 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f000 fb3c 	bl	8007e6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d001      	beq.n	80077fe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e04c      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	691a      	ldr	r2, [r3, #16]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007808:	b2d2      	uxtb	r2, r2
 800780a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007810:	1c5a      	adds	r2, r3, #1
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800781a:	3b01      	subs	r3, #1
 800781c:	b29a      	uxth	r2, r3
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007826:	b29b      	uxth	r3, r3
 8007828:	3b01      	subs	r3, #1
 800782a:	b29a      	uxth	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	695b      	ldr	r3, [r3, #20]
 8007836:	f003 0304 	and.w	r3, r3, #4
 800783a:	2b04      	cmp	r3, #4
 800783c:	d118      	bne.n	8007870 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	691a      	ldr	r2, [r3, #16]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007848:	b2d2      	uxtb	r2, r2
 800784a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007850:	1c5a      	adds	r2, r3, #1
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800785a:	3b01      	subs	r3, #1
 800785c:	b29a      	uxth	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007866:	b29b      	uxth	r3, r3
 8007868:	3b01      	subs	r3, #1
 800786a:	b29a      	uxth	r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007874:	2b00      	cmp	r3, #0
 8007876:	f47f aec2 	bne.w	80075fe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2220      	movs	r2, #32
 800787e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007892:	2300      	movs	r3, #0
 8007894:	e000      	b.n	8007898 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007896:	2302      	movs	r3, #2
  }
}
 8007898:	4618      	mov	r0, r3
 800789a:	3728      	adds	r7, #40	; 0x28
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	00010004 	.word	0x00010004

080078a4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078b2:	b2db      	uxtb	r3, r3
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b088      	sub	sp, #32
 80078c4:	af02      	add	r7, sp, #8
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	4608      	mov	r0, r1
 80078ca:	4611      	mov	r1, r2
 80078cc:	461a      	mov	r2, r3
 80078ce:	4603      	mov	r3, r0
 80078d0:	817b      	strh	r3, [r7, #10]
 80078d2:	460b      	mov	r3, r1
 80078d4:	813b      	strh	r3, [r7, #8]
 80078d6:	4613      	mov	r3, r2
 80078d8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80078ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ec:	9300      	str	r3, [sp, #0]
 80078ee:	6a3b      	ldr	r3, [r7, #32]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f000 f960 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00d      	beq.n	800791e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800790c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007910:	d103      	bne.n	800791a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007918:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e05f      	b.n	80079de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800791e:	897b      	ldrh	r3, [r7, #10]
 8007920:	b2db      	uxtb	r3, r3
 8007922:	461a      	mov	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800792c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800792e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007930:	6a3a      	ldr	r2, [r7, #32]
 8007932:	492d      	ldr	r1, [pc, #180]	; (80079e8 <I2C_RequestMemoryWrite+0x128>)
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 f998 	bl	8007c6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800793a:	4603      	mov	r3, r0
 800793c:	2b00      	cmp	r3, #0
 800793e:	d001      	beq.n	8007944 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	e04c      	b.n	80079de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007944:	2300      	movs	r3, #0
 8007946:	617b      	str	r3, [r7, #20]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	617b      	str	r3, [r7, #20]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	617b      	str	r3, [r7, #20]
 8007958:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800795a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800795c:	6a39      	ldr	r1, [r7, #32]
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f000 fa02 	bl	8007d68 <I2C_WaitOnTXEFlagUntilTimeout>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00d      	beq.n	8007986 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800796e:	2b04      	cmp	r3, #4
 8007970:	d107      	bne.n	8007982 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007980:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e02b      	b.n	80079de <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007986:	88fb      	ldrh	r3, [r7, #6]
 8007988:	2b01      	cmp	r3, #1
 800798a:	d105      	bne.n	8007998 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800798c:	893b      	ldrh	r3, [r7, #8]
 800798e:	b2da      	uxtb	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	611a      	str	r2, [r3, #16]
 8007996:	e021      	b.n	80079dc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007998:	893b      	ldrh	r3, [r7, #8]
 800799a:	0a1b      	lsrs	r3, r3, #8
 800799c:	b29b      	uxth	r3, r3
 800799e:	b2da      	uxtb	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079a8:	6a39      	ldr	r1, [r7, #32]
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	f000 f9dc 	bl	8007d68 <I2C_WaitOnTXEFlagUntilTimeout>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00d      	beq.n	80079d2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ba:	2b04      	cmp	r3, #4
 80079bc:	d107      	bne.n	80079ce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079cc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e005      	b.n	80079de <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80079d2:	893b      	ldrh	r3, [r7, #8]
 80079d4:	b2da      	uxtb	r2, r3
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80079dc:	2300      	movs	r3, #0
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3718      	adds	r7, #24
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	00010002 	.word	0x00010002

080079ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b088      	sub	sp, #32
 80079f0:	af02      	add	r7, sp, #8
 80079f2:	60f8      	str	r0, [r7, #12]
 80079f4:	4608      	mov	r0, r1
 80079f6:	4611      	mov	r1, r2
 80079f8:	461a      	mov	r2, r3
 80079fa:	4603      	mov	r3, r0
 80079fc:	817b      	strh	r3, [r7, #10]
 80079fe:	460b      	mov	r3, r1
 8007a00:	813b      	strh	r3, [r7, #8]
 8007a02:	4613      	mov	r3, r2
 8007a04:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a14:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a28:	9300      	str	r3, [sp, #0]
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f000 f8c2 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00d      	beq.n	8007a5a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a4c:	d103      	bne.n	8007a56 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007a56:	2303      	movs	r3, #3
 8007a58:	e0aa      	b.n	8007bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007a5a:	897b      	ldrh	r3, [r7, #10]
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	461a      	mov	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6c:	6a3a      	ldr	r2, [r7, #32]
 8007a6e:	4952      	ldr	r1, [pc, #328]	; (8007bb8 <I2C_RequestMemoryRead+0x1cc>)
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 f8fa 	bl	8007c6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d001      	beq.n	8007a80 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e097      	b.n	8007bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a80:	2300      	movs	r3, #0
 8007a82:	617b      	str	r3, [r7, #20]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	699b      	ldr	r3, [r3, #24]
 8007a92:	617b      	str	r3, [r7, #20]
 8007a94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a98:	6a39      	ldr	r1, [r7, #32]
 8007a9a:	68f8      	ldr	r0, [r7, #12]
 8007a9c:	f000 f964 	bl	8007d68 <I2C_WaitOnTXEFlagUntilTimeout>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00d      	beq.n	8007ac2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aaa:	2b04      	cmp	r3, #4
 8007aac:	d107      	bne.n	8007abe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007abc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e076      	b.n	8007bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007ac2:	88fb      	ldrh	r3, [r7, #6]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d105      	bne.n	8007ad4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007ac8:	893b      	ldrh	r3, [r7, #8]
 8007aca:	b2da      	uxtb	r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	611a      	str	r2, [r3, #16]
 8007ad2:	e021      	b.n	8007b18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007ad4:	893b      	ldrh	r3, [r7, #8]
 8007ad6:	0a1b      	lsrs	r3, r3, #8
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	b2da      	uxtb	r2, r3
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ae4:	6a39      	ldr	r1, [r7, #32]
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	f000 f93e 	bl	8007d68 <I2C_WaitOnTXEFlagUntilTimeout>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d00d      	beq.n	8007b0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af6:	2b04      	cmp	r3, #4
 8007af8:	d107      	bne.n	8007b0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e050      	b.n	8007bb0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007b0e:	893b      	ldrh	r3, [r7, #8]
 8007b10:	b2da      	uxtb	r2, r3
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b1a:	6a39      	ldr	r1, [r7, #32]
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 f923 	bl	8007d68 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00d      	beq.n	8007b44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d107      	bne.n	8007b40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e035      	b.n	8007bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b56:	9300      	str	r3, [sp, #0]
 8007b58:	6a3b      	ldr	r3, [r7, #32]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 f82b 	bl	8007bbc <I2C_WaitOnFlagUntilTimeout>
 8007b66:	4603      	mov	r3, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d00d      	beq.n	8007b88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b7a:	d103      	bne.n	8007b84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	e013      	b.n	8007bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007b88:	897b      	ldrh	r3, [r7, #10]
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	f043 0301 	orr.w	r3, r3, #1
 8007b90:	b2da      	uxtb	r2, r3
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	6a3a      	ldr	r2, [r7, #32]
 8007b9c:	4906      	ldr	r1, [pc, #24]	; (8007bb8 <I2C_RequestMemoryRead+0x1cc>)
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f000 f863 	bl	8007c6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d001      	beq.n	8007bae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e000      	b.n	8007bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007bae:	2300      	movs	r3, #0
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3718      	adds	r7, #24
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	00010002 	.word	0x00010002

08007bbc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b084      	sub	sp, #16
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	60f8      	str	r0, [r7, #12]
 8007bc4:	60b9      	str	r1, [r7, #8]
 8007bc6:	603b      	str	r3, [r7, #0]
 8007bc8:	4613      	mov	r3, r2
 8007bca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007bcc:	e025      	b.n	8007c1a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bd4:	d021      	beq.n	8007c1a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bd6:	f7fe f9b1 	bl	8005f3c <HAL_GetTick>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	1ad3      	subs	r3, r2, r3
 8007be0:	683a      	ldr	r2, [r7, #0]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d302      	bcc.n	8007bec <I2C_WaitOnFlagUntilTimeout+0x30>
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d116      	bne.n	8007c1a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	f043 0220 	orr.w	r2, r3, #32
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2200      	movs	r2, #0
 8007c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e023      	b.n	8007c62 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	0c1b      	lsrs	r3, r3, #16
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d10d      	bne.n	8007c40 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	695b      	ldr	r3, [r3, #20]
 8007c2a:	43da      	mvns	r2, r3
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	4013      	ands	r3, r2
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	bf0c      	ite	eq
 8007c36:	2301      	moveq	r3, #1
 8007c38:	2300      	movne	r3, #0
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	e00c      	b.n	8007c5a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699b      	ldr	r3, [r3, #24]
 8007c46:	43da      	mvns	r2, r3
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	bf0c      	ite	eq
 8007c52:	2301      	moveq	r3, #1
 8007c54:	2300      	movne	r3, #0
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	461a      	mov	r2, r3
 8007c5a:	79fb      	ldrb	r3, [r7, #7]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d0b6      	beq.n	8007bce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3710      	adds	r7, #16
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}

08007c6a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007c6a:	b580      	push	{r7, lr}
 8007c6c:	b084      	sub	sp, #16
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	60f8      	str	r0, [r7, #12]
 8007c72:	60b9      	str	r1, [r7, #8]
 8007c74:	607a      	str	r2, [r7, #4]
 8007c76:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007c78:	e051      	b.n	8007d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c88:	d123      	bne.n	8007cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c98:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ca2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2220      	movs	r2, #32
 8007cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbe:	f043 0204 	orr.w	r2, r3, #4
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e046      	b.n	8007d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007cd8:	d021      	beq.n	8007d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cda:	f7fe f92f 	bl	8005f3c <HAL_GetTick>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d302      	bcc.n	8007cf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d116      	bne.n	8007d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2220      	movs	r2, #32
 8007cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d0a:	f043 0220 	orr.w	r2, r3, #32
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e020      	b.n	8007d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	0c1b      	lsrs	r3, r3, #16
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d10c      	bne.n	8007d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	43da      	mvns	r2, r3
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	4013      	ands	r3, r2
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	bf14      	ite	ne
 8007d3a:	2301      	movne	r3, #1
 8007d3c:	2300      	moveq	r3, #0
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	e00b      	b.n	8007d5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	43da      	mvns	r2, r3
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	bf14      	ite	ne
 8007d54:	2301      	movne	r3, #1
 8007d56:	2300      	moveq	r3, #0
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d18d      	bne.n	8007c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d74:	e02d      	b.n	8007dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f000 f8ce 	bl	8007f18 <I2C_IsAcknowledgeFailed>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d001      	beq.n	8007d86 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e02d      	b.n	8007de2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d8c:	d021      	beq.n	8007dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d8e:	f7fe f8d5 	bl	8005f3c <HAL_GetTick>
 8007d92:	4602      	mov	r2, r0
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	1ad3      	subs	r3, r2, r3
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d302      	bcc.n	8007da4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d116      	bne.n	8007dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2220      	movs	r2, #32
 8007dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dbe:	f043 0220 	orr.w	r2, r3, #32
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e007      	b.n	8007de2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	695b      	ldr	r3, [r3, #20]
 8007dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ddc:	2b80      	cmp	r3, #128	; 0x80
 8007dde:	d1ca      	bne.n	8007d76 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b084      	sub	sp, #16
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	60f8      	str	r0, [r7, #12]
 8007df2:	60b9      	str	r1, [r7, #8]
 8007df4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007df6:	e02d      	b.n	8007e54 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 f88d 	bl	8007f18 <I2C_IsAcknowledgeFailed>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d001      	beq.n	8007e08 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007e04:	2301      	movs	r3, #1
 8007e06:	e02d      	b.n	8007e64 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e0e:	d021      	beq.n	8007e54 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e10:	f7fe f894 	bl	8005f3c <HAL_GetTick>
 8007e14:	4602      	mov	r2, r0
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d302      	bcc.n	8007e26 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d116      	bne.n	8007e54 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2220      	movs	r2, #32
 8007e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e40:	f043 0220 	orr.w	r2, r3, #32
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	e007      	b.n	8007e64 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	695b      	ldr	r3, [r3, #20]
 8007e5a:	f003 0304 	and.w	r3, r3, #4
 8007e5e:	2b04      	cmp	r3, #4
 8007e60:	d1ca      	bne.n	8007df8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3710      	adds	r7, #16
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007e78:	e042      	b.n	8007f00 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	695b      	ldr	r3, [r3, #20]
 8007e80:	f003 0310 	and.w	r3, r3, #16
 8007e84:	2b10      	cmp	r3, #16
 8007e86:	d119      	bne.n	8007ebc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f06f 0210 	mvn.w	r2, #16
 8007e90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2220      	movs	r2, #32
 8007e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e029      	b.n	8007f10 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ebc:	f7fe f83e 	bl	8005f3c <HAL_GetTick>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d302      	bcc.n	8007ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d116      	bne.n	8007f00 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2220      	movs	r2, #32
 8007edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eec:	f043 0220 	orr.w	r2, r3, #32
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e007      	b.n	8007f10 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	695b      	ldr	r3, [r3, #20]
 8007f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f0a:	2b40      	cmp	r3, #64	; 0x40
 8007f0c:	d1b5      	bne.n	8007e7a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	695b      	ldr	r3, [r3, #20]
 8007f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f2e:	d11b      	bne.n	8007f68 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f38:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2220      	movs	r2, #32
 8007f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f54:	f043 0204 	orr.w	r2, r3, #4
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e000      	b.n	8007f6a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007f68:	2300      	movs	r3, #0
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	370c      	adds	r7, #12
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
	...

08007f78 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b088      	sub	sp, #32
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e128      	b.n	80081dc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d109      	bne.n	8007faa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	4a90      	ldr	r2, [pc, #576]	; (80081e4 <HAL_I2S_Init+0x26c>)
 8007fa2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f7fd fa93 	bl	80054d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2202      	movs	r2, #2
 8007fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	69db      	ldr	r3, [r3, #28]
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	6812      	ldr	r2, [r2, #0]
 8007fbc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007fc0:	f023 030f 	bic.w	r3, r3, #15
 8007fc4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2202      	movs	r2, #2
 8007fcc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	695b      	ldr	r3, [r3, #20]
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d060      	beq.n	8008098 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d102      	bne.n	8007fe4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8007fde:	2310      	movs	r3, #16
 8007fe0:	617b      	str	r3, [r7, #20]
 8007fe2:	e001      	b.n	8007fe8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007fe4:	2320      	movs	r3, #32
 8007fe6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	2b20      	cmp	r3, #32
 8007fee:	d802      	bhi.n	8007ff6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	005b      	lsls	r3, r3, #1
 8007ff4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8007ff6:	2001      	movs	r0, #1
 8007ff8:	f001 fe00 	bl	8009bfc <HAL_RCCEx_GetPeriphCLKFreq>
 8007ffc:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008006:	d125      	bne.n	8008054 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d010      	beq.n	8008032 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	68fa      	ldr	r2, [r7, #12]
 8008016:	fbb2 f2f3 	udiv	r2, r2, r3
 800801a:	4613      	mov	r3, r2
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	4413      	add	r3, r2
 8008020:	005b      	lsls	r3, r3, #1
 8008022:	461a      	mov	r2, r3
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	695b      	ldr	r3, [r3, #20]
 8008028:	fbb2 f3f3 	udiv	r3, r2, r3
 800802c:	3305      	adds	r3, #5
 800802e:	613b      	str	r3, [r7, #16]
 8008030:	e01f      	b.n	8008072 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	00db      	lsls	r3, r3, #3
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	fbb2 f2f3 	udiv	r2, r2, r3
 800803c:	4613      	mov	r3, r2
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4413      	add	r3, r2
 8008042:	005b      	lsls	r3, r3, #1
 8008044:	461a      	mov	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	695b      	ldr	r3, [r3, #20]
 800804a:	fbb2 f3f3 	udiv	r3, r2, r3
 800804e:	3305      	adds	r3, #5
 8008050:	613b      	str	r3, [r7, #16]
 8008052:	e00e      	b.n	8008072 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008054:	68fa      	ldr	r2, [r7, #12]
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	fbb2 f2f3 	udiv	r2, r2, r3
 800805c:	4613      	mov	r3, r2
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	4413      	add	r3, r2
 8008062:	005b      	lsls	r3, r3, #1
 8008064:	461a      	mov	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	fbb2 f3f3 	udiv	r3, r2, r3
 800806e:	3305      	adds	r3, #5
 8008070:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	4a5c      	ldr	r2, [pc, #368]	; (80081e8 <HAL_I2S_Init+0x270>)
 8008076:	fba2 2303 	umull	r2, r3, r2, r3
 800807a:	08db      	lsrs	r3, r3, #3
 800807c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	f003 0301 	and.w	r3, r3, #1
 8008084:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	1ad3      	subs	r3, r2, r3
 800808c:	085b      	lsrs	r3, r3, #1
 800808e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	021b      	lsls	r3, r3, #8
 8008094:	61bb      	str	r3, [r7, #24]
 8008096:	e003      	b.n	80080a0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8008098:	2302      	movs	r3, #2
 800809a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d902      	bls.n	80080ac <HAL_I2S_Init+0x134>
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	2bff      	cmp	r3, #255	; 0xff
 80080aa:	d907      	bls.n	80080bc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080b0:	f043 0210 	orr.w	r2, r3, #16
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	e08f      	b.n	80081dc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	691a      	ldr	r2, [r3, #16]
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	ea42 0103 	orr.w	r1, r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	69fa      	ldr	r2, [r7, #28]
 80080cc:	430a      	orrs	r2, r1
 80080ce:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	69db      	ldr	r3, [r3, #28]
 80080d6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80080da:	f023 030f 	bic.w	r3, r3, #15
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	6851      	ldr	r1, [r2, #4]
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	6892      	ldr	r2, [r2, #8]
 80080e6:	4311      	orrs	r1, r2
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	68d2      	ldr	r2, [r2, #12]
 80080ec:	4311      	orrs	r1, r2
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	6992      	ldr	r2, [r2, #24]
 80080f2:	430a      	orrs	r2, r1
 80080f4:	431a      	orrs	r2, r3
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080fe:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6a1b      	ldr	r3, [r3, #32]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d161      	bne.n	80081cc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a38      	ldr	r2, [pc, #224]	; (80081ec <HAL_I2S_Init+0x274>)
 800810c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a37      	ldr	r2, [pc, #220]	; (80081f0 <HAL_I2S_Init+0x278>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d101      	bne.n	800811c <HAL_I2S_Init+0x1a4>
 8008118:	4b36      	ldr	r3, [pc, #216]	; (80081f4 <HAL_I2S_Init+0x27c>)
 800811a:	e001      	b.n	8008120 <HAL_I2S_Init+0x1a8>
 800811c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008120:	69db      	ldr	r3, [r3, #28]
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	6812      	ldr	r2, [r2, #0]
 8008126:	4932      	ldr	r1, [pc, #200]	; (80081f0 <HAL_I2S_Init+0x278>)
 8008128:	428a      	cmp	r2, r1
 800812a:	d101      	bne.n	8008130 <HAL_I2S_Init+0x1b8>
 800812c:	4a31      	ldr	r2, [pc, #196]	; (80081f4 <HAL_I2S_Init+0x27c>)
 800812e:	e001      	b.n	8008134 <HAL_I2S_Init+0x1bc>
 8008130:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8008134:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008138:	f023 030f 	bic.w	r3, r3, #15
 800813c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a2b      	ldr	r2, [pc, #172]	; (80081f0 <HAL_I2S_Init+0x278>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d101      	bne.n	800814c <HAL_I2S_Init+0x1d4>
 8008148:	4b2a      	ldr	r3, [pc, #168]	; (80081f4 <HAL_I2S_Init+0x27c>)
 800814a:	e001      	b.n	8008150 <HAL_I2S_Init+0x1d8>
 800814c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008150:	2202      	movs	r2, #2
 8008152:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a25      	ldr	r2, [pc, #148]	; (80081f0 <HAL_I2S_Init+0x278>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d101      	bne.n	8008162 <HAL_I2S_Init+0x1ea>
 800815e:	4b25      	ldr	r3, [pc, #148]	; (80081f4 <HAL_I2S_Init+0x27c>)
 8008160:	e001      	b.n	8008166 <HAL_I2S_Init+0x1ee>
 8008162:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008166:	69db      	ldr	r3, [r3, #28]
 8008168:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008172:	d003      	beq.n	800817c <HAL_I2S_Init+0x204>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d103      	bne.n	8008184 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800817c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008180:	613b      	str	r3, [r7, #16]
 8008182:	e001      	b.n	8008188 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8008184:	2300      	movs	r3, #0
 8008186:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	b299      	uxth	r1, r3
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	68db      	ldr	r3, [r3, #12]
 8008196:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	699b      	ldr	r3, [r3, #24]
 800819c:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800819e:	4303      	orrs	r3, r0
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	430b      	orrs	r3, r1
 80081a4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80081a6:	4313      	orrs	r3, r2
 80081a8:	b29a      	uxth	r2, r3
 80081aa:	897b      	ldrh	r3, [r7, #10]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80081b4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a0d      	ldr	r2, [pc, #52]	; (80081f0 <HAL_I2S_Init+0x278>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d101      	bne.n	80081c4 <HAL_I2S_Init+0x24c>
 80081c0:	4b0c      	ldr	r3, [pc, #48]	; (80081f4 <HAL_I2S_Init+0x27c>)
 80081c2:	e001      	b.n	80081c8 <HAL_I2S_Init+0x250>
 80081c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80081c8:	897a      	ldrh	r2, [r7, #10]
 80081ca:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80081da:	2300      	movs	r3, #0
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3720      	adds	r7, #32
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	08008a7d 	.word	0x08008a7d
 80081e8:	cccccccd 	.word	0xcccccccd
 80081ec:	08008c05 	.word	0x08008c05
 80081f0:	40003800 	.word	0x40003800
 80081f4:	40003400 	.word	0x40003400

080081f8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	4613      	mov	r3, r2
 8008204:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d002      	beq.n	8008212 <HAL_I2S_Transmit_DMA+0x1a>
 800820c:	88fb      	ldrh	r3, [r7, #6]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d101      	bne.n	8008216 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e08e      	b.n	8008334 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800821c:	b2db      	uxtb	r3, r3
 800821e:	2b01      	cmp	r3, #1
 8008220:	d101      	bne.n	8008226 <HAL_I2S_Transmit_DMA+0x2e>
 8008222:	2302      	movs	r3, #2
 8008224:	e086      	b.n	8008334 <HAL_I2S_Transmit_DMA+0x13c>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008234:	b2db      	uxtb	r3, r3
 8008236:	2b01      	cmp	r3, #1
 8008238:	d005      	beq.n	8008246 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2200      	movs	r2, #0
 800823e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8008242:	2302      	movs	r3, #2
 8008244:	e076      	b.n	8008334 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2203      	movs	r2, #3
 800824a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2200      	movs	r2, #0
 8008252:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	68ba      	ldr	r2, [r7, #8]
 8008258:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	69db      	ldr	r3, [r3, #28]
 8008260:	f003 0307 	and.w	r3, r3, #7
 8008264:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	2b03      	cmp	r3, #3
 800826a:	d002      	beq.n	8008272 <HAL_I2S_Transmit_DMA+0x7a>
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	2b05      	cmp	r3, #5
 8008270:	d10a      	bne.n	8008288 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8008272:	88fb      	ldrh	r3, [r7, #6]
 8008274:	005b      	lsls	r3, r3, #1
 8008276:	b29a      	uxth	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800827c:	88fb      	ldrh	r3, [r7, #6]
 800827e:	005b      	lsls	r3, r3, #1
 8008280:	b29a      	uxth	r2, r3
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008286:	e005      	b.n	8008294 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	88fa      	ldrh	r2, [r7, #6]
 800828c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	88fa      	ldrh	r2, [r7, #6]
 8008292:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008298:	4a28      	ldr	r2, [pc, #160]	; (800833c <HAL_I2S_Transmit_DMA+0x144>)
 800829a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082a0:	4a27      	ldr	r2, [pc, #156]	; (8008340 <HAL_I2S_Transmit_DMA+0x148>)
 80082a2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082a8:	4a26      	ldr	r2, [pc, #152]	; (8008344 <HAL_I2S_Transmit_DMA+0x14c>)
 80082aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80082b4:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80082bc:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082c2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80082c4:	f7fe f856 	bl	8006374 <HAL_DMA_Start_IT>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00f      	beq.n	80082ee <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082d2:	f043 0208 	orr.w	r2, r3, #8
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2201      	movs	r2, #1
 80082de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80082ea:	2301      	movs	r3, #1
 80082ec:	e022      	b.n	8008334 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	69db      	ldr	r3, [r3, #28]
 80082f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d107      	bne.n	800830c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	69da      	ldr	r2, [r3, #28]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800830a:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b00      	cmp	r3, #0
 8008318:	d107      	bne.n	800832a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	685a      	ldr	r2, [r3, #4]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f042 0202 	orr.w	r2, r2, #2
 8008328:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	4618      	mov	r0, r3
 8008336:	3718      	adds	r7, #24
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}
 800833c:	0800895b 	.word	0x0800895b
 8008340:	08008919 	.word	0x08008919
 8008344:	08008977 	.word	0x08008977

08008348 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008356:	b2db      	uxtb	r3, r3
 8008358:	2b01      	cmp	r3, #1
 800835a:	d101      	bne.n	8008360 <HAL_I2S_DMAPause+0x18>
 800835c:	2302      	movs	r3, #2
 800835e:	e04a      	b.n	80083f6 <HAL_I2S_DMAPause+0xae>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800836e:	b2db      	uxtb	r3, r3
 8008370:	2b03      	cmp	r3, #3
 8008372:	d108      	bne.n	8008386 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	685a      	ldr	r2, [r3, #4]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f022 0202 	bic.w	r2, r2, #2
 8008382:	605a      	str	r2, [r3, #4]
 8008384:	e032      	b.n	80083ec <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800838c:	b2db      	uxtb	r3, r3
 800838e:	2b04      	cmp	r3, #4
 8008390:	d108      	bne.n	80083a4 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	685a      	ldr	r2, [r3, #4]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f022 0201 	bic.w	r2, r2, #1
 80083a0:	605a      	str	r2, [r3, #4]
 80083a2:	e023      	b.n	80083ec <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	2b05      	cmp	r3, #5
 80083ae:	d11d      	bne.n	80083ec <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	685a      	ldr	r2, [r3, #4]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f022 0203 	bic.w	r2, r2, #3
 80083be:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a0f      	ldr	r2, [pc, #60]	; (8008404 <HAL_I2S_DMAPause+0xbc>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d101      	bne.n	80083ce <HAL_I2S_DMAPause+0x86>
 80083ca:	4b0f      	ldr	r3, [pc, #60]	; (8008408 <HAL_I2S_DMAPause+0xc0>)
 80083cc:	e001      	b.n	80083d2 <HAL_I2S_DMAPause+0x8a>
 80083ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083d2:	685a      	ldr	r2, [r3, #4]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	490a      	ldr	r1, [pc, #40]	; (8008404 <HAL_I2S_DMAPause+0xbc>)
 80083da:	428b      	cmp	r3, r1
 80083dc:	d101      	bne.n	80083e2 <HAL_I2S_DMAPause+0x9a>
 80083de:	4b0a      	ldr	r3, [pc, #40]	; (8008408 <HAL_I2S_DMAPause+0xc0>)
 80083e0:	e001      	b.n	80083e6 <HAL_I2S_DMAPause+0x9e>
 80083e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083e6:	f022 0203 	bic.w	r2, r2, #3
 80083ea:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	370c      	adds	r7, #12
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr
 8008402:	bf00      	nop
 8008404:	40003800 	.word	0x40003800
 8008408:	40003400 	.word	0x40003400

0800840c <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 800840c:	b480      	push	{r7}
 800840e:	b083      	sub	sp, #12
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800841a:	b2db      	uxtb	r3, r3
 800841c:	2b01      	cmp	r3, #1
 800841e:	d101      	bne.n	8008424 <HAL_I2S_DMAResume+0x18>
 8008420:	2302      	movs	r3, #2
 8008422:	e07d      	b.n	8008520 <HAL_I2S_DMAResume+0x114>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008432:	b2db      	uxtb	r3, r3
 8008434:	2b03      	cmp	r3, #3
 8008436:	d108      	bne.n	800844a <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	685a      	ldr	r2, [r3, #4]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f042 0202 	orr.w	r2, r2, #2
 8008446:	605a      	str	r2, [r3, #4]
 8008448:	e056      	b.n	80084f8 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008450:	b2db      	uxtb	r3, r3
 8008452:	2b04      	cmp	r3, #4
 8008454:	d108      	bne.n	8008468 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	685a      	ldr	r2, [r3, #4]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f042 0201 	orr.w	r2, r2, #1
 8008464:	605a      	str	r2, [r3, #4]
 8008466:	e047      	b.n	80084f8 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800846e:	b2db      	uxtb	r3, r3
 8008470:	2b05      	cmp	r3, #5
 8008472:	d141      	bne.n	80084f8 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	685a      	ldr	r2, [r3, #4]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f042 0203 	orr.w	r2, r2, #3
 8008482:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a28      	ldr	r2, [pc, #160]	; (800852c <HAL_I2S_DMAResume+0x120>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d101      	bne.n	8008492 <HAL_I2S_DMAResume+0x86>
 800848e:	4b28      	ldr	r3, [pc, #160]	; (8008530 <HAL_I2S_DMAResume+0x124>)
 8008490:	e001      	b.n	8008496 <HAL_I2S_DMAResume+0x8a>
 8008492:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008496:	685a      	ldr	r2, [r3, #4]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4923      	ldr	r1, [pc, #140]	; (800852c <HAL_I2S_DMAResume+0x120>)
 800849e:	428b      	cmp	r3, r1
 80084a0:	d101      	bne.n	80084a6 <HAL_I2S_DMAResume+0x9a>
 80084a2:	4b23      	ldr	r3, [pc, #140]	; (8008530 <HAL_I2S_DMAResume+0x124>)
 80084a4:	e001      	b.n	80084aa <HAL_I2S_DMAResume+0x9e>
 80084a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80084aa:	f042 0203 	orr.w	r2, r2, #3
 80084ae:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a1d      	ldr	r2, [pc, #116]	; (800852c <HAL_I2S_DMAResume+0x120>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d101      	bne.n	80084be <HAL_I2S_DMAResume+0xb2>
 80084ba:	4b1d      	ldr	r3, [pc, #116]	; (8008530 <HAL_I2S_DMAResume+0x124>)
 80084bc:	e001      	b.n	80084c2 <HAL_I2S_DMAResume+0xb6>
 80084be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80084c2:	69db      	ldr	r3, [r3, #28]
 80084c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d115      	bne.n	80084f8 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a16      	ldr	r2, [pc, #88]	; (800852c <HAL_I2S_DMAResume+0x120>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d101      	bne.n	80084da <HAL_I2S_DMAResume+0xce>
 80084d6:	4b16      	ldr	r3, [pc, #88]	; (8008530 <HAL_I2S_DMAResume+0x124>)
 80084d8:	e001      	b.n	80084de <HAL_I2S_DMAResume+0xd2>
 80084da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80084de:	69da      	ldr	r2, [r3, #28]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4911      	ldr	r1, [pc, #68]	; (800852c <HAL_I2S_DMAResume+0x120>)
 80084e6:	428b      	cmp	r3, r1
 80084e8:	d101      	bne.n	80084ee <HAL_I2S_DMAResume+0xe2>
 80084ea:	4b11      	ldr	r3, [pc, #68]	; (8008530 <HAL_I2S_DMAResume+0x124>)
 80084ec:	e001      	b.n	80084f2 <HAL_I2S_DMAResume+0xe6>
 80084ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80084f2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80084f6:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	69db      	ldr	r3, [r3, #28]
 80084fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008502:	2b00      	cmp	r3, #0
 8008504:	d107      	bne.n	8008516 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	69da      	ldr	r2, [r3, #28]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008514:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800851e:	2300      	movs	r3, #0
}
 8008520:	4618      	mov	r0, r3
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr
 800852c:	40003800 	.word	0x40003800
 8008530:	40003400 	.word	0x40003400

08008534 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b088      	sub	sp, #32
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 800853c:	2300      	movs	r3, #0
 800853e:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008548:	d004      	beq.n	8008554 <HAL_I2S_DMAStop+0x20>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	f040 80d1 	bne.w	80086f6 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00f      	beq.n	800857c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008560:	4618      	mov	r0, r3
 8008562:	f7fd ff5f 	bl	8006424 <HAL_DMA_Abort>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d007      	beq.n	800857c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008570:	f043 0208 	orr.w	r2, r3, #8
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800857c:	2364      	movs	r3, #100	; 0x64
 800857e:	2201      	movs	r2, #1
 8008580:	2102      	movs	r1, #2
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fb04 	bl	8008b90 <I2S_WaitFlagStateUntilTimeout>
 8008588:	4603      	mov	r3, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	d00b      	beq.n	80085a6 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008592:	f043 0201 	orr.w	r2, r3, #1
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2201      	movs	r2, #1
 800859e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80085a6:	2364      	movs	r3, #100	; 0x64
 80085a8:	2200      	movs	r2, #0
 80085aa:	2180      	movs	r1, #128	; 0x80
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 faef 	bl	8008b90 <I2S_WaitFlagStateUntilTimeout>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d00b      	beq.n	80085d0 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085bc:	f043 0201 	orr.w	r2, r3, #1
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2201      	movs	r2, #1
 80085c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	69da      	ldr	r2, [r3, #28]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085de:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80085e0:	2300      	movs	r3, #0
 80085e2:	617b      	str	r3, [r7, #20]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	617b      	str	r3, [r7, #20]
 80085ec:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	685a      	ldr	r2, [r3, #4]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f022 0202 	bic.w	r2, r2, #2
 80085fc:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b05      	cmp	r3, #5
 8008608:	f040 8165 	bne.w	80088d6 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008610:	2b00      	cmp	r3, #0
 8008612:	d00f      	beq.n	8008634 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008618:	4618      	mov	r0, r3
 800861a:	f7fd ff03 	bl	8006424 <HAL_DMA_Abort>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d007      	beq.n	8008634 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008628:	f043 0208 	orr.w	r2, r3, #8
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a8a      	ldr	r2, [pc, #552]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d101      	bne.n	8008642 <HAL_I2S_DMAStop+0x10e>
 800863e:	4b8a      	ldr	r3, [pc, #552]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008640:	e001      	b.n	8008646 <HAL_I2S_DMAStop+0x112>
 8008642:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008646:	69da      	ldr	r2, [r3, #28]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4985      	ldr	r1, [pc, #532]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 800864e:	428b      	cmp	r3, r1
 8008650:	d101      	bne.n	8008656 <HAL_I2S_DMAStop+0x122>
 8008652:	4b85      	ldr	r3, [pc, #532]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008654:	e001      	b.n	800865a <HAL_I2S_DMAStop+0x126>
 8008656:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800865a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800865e:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8008660:	2300      	movs	r3, #0
 8008662:	613b      	str	r3, [r7, #16]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a7e      	ldr	r2, [pc, #504]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d101      	bne.n	8008672 <HAL_I2S_DMAStop+0x13e>
 800866e:	4b7e      	ldr	r3, [pc, #504]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008670:	e001      	b.n	8008676 <HAL_I2S_DMAStop+0x142>
 8008672:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a79      	ldr	r2, [pc, #484]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d101      	bne.n	8008688 <HAL_I2S_DMAStop+0x154>
 8008684:	4b78      	ldr	r3, [pc, #480]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008686:	e001      	b.n	800868c <HAL_I2S_DMAStop+0x158>
 8008688:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	613b      	str	r3, [r7, #16]
 8008690:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a73      	ldr	r2, [pc, #460]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d101      	bne.n	80086a0 <HAL_I2S_DMAStop+0x16c>
 800869c:	4b72      	ldr	r3, [pc, #456]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 800869e:	e001      	b.n	80086a4 <HAL_I2S_DMAStop+0x170>
 80086a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086a4:	685a      	ldr	r2, [r3, #4]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	496e      	ldr	r1, [pc, #440]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 80086ac:	428b      	cmp	r3, r1
 80086ae:	d101      	bne.n	80086b4 <HAL_I2S_DMAStop+0x180>
 80086b0:	4b6d      	ldr	r3, [pc, #436]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 80086b2:	e001      	b.n	80086b8 <HAL_I2S_DMAStop+0x184>
 80086b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086b8:	f022 0201 	bic.w	r2, r2, #1
 80086bc:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10c      	bne.n	80086e0 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80086de:	e0fa      	b.n	80088d6 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a5f      	ldr	r2, [pc, #380]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d101      	bne.n	80086ee <HAL_I2S_DMAStop+0x1ba>
 80086ea:	4b5f      	ldr	r3, [pc, #380]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 80086ec:	e001      	b.n	80086f2 <HAL_I2S_DMAStop+0x1be>
 80086ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086f2:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80086f4:	e0ef      	b.n	80088d6 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086fe:	d005      	beq.n	800870c <HAL_I2S_DMAStop+0x1d8>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008708:	f040 80e5 	bne.w	80088d6 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00f      	beq.n	8008734 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008718:	4618      	mov	r0, r3
 800871a:	f7fd fe83 	bl	8006424 <HAL_DMA_Abort>
 800871e:	4603      	mov	r3, r0
 8008720:	2b00      	cmp	r3, #0
 8008722:	d007      	beq.n	8008734 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008728:	f043 0208 	orr.w	r2, r3, #8
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b05      	cmp	r3, #5
 800873e:	f040 809a 	bne.w	8008876 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00f      	beq.n	800876a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874e:	4618      	mov	r0, r3
 8008750:	f7fd fe68 	bl	8006424 <HAL_DMA_Abort>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d007      	beq.n	800876a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800875e:	f043 0208 	orr.w	r2, r3, #8
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800876a:	f7fd fbe7 	bl	8005f3c <HAL_GetTick>
 800876e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008770:	e012      	b.n	8008798 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008772:	f7fd fbe3 	bl	8005f3c <HAL_GetTick>
 8008776:	4602      	mov	r2, r0
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	1ad3      	subs	r3, r2, r3
 800877c:	2b64      	cmp	r3, #100	; 0x64
 800877e:	d90b      	bls.n	8008798 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008784:	f043 0201 	orr.w	r2, r3, #1
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a31      	ldr	r2, [pc, #196]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d101      	bne.n	80087a6 <HAL_I2S_DMAStop+0x272>
 80087a2:	4b31      	ldr	r3, [pc, #196]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 80087a4:	e001      	b.n	80087aa <HAL_I2S_DMAStop+0x276>
 80087a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f003 0302 	and.w	r3, r3, #2
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d1de      	bne.n	8008772 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80087b4:	e012      	b.n	80087dc <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80087b6:	f7fd fbc1 	bl	8005f3c <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	69bb      	ldr	r3, [r7, #24]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	2b64      	cmp	r3, #100	; 0x64
 80087c2:	d90b      	bls.n	80087dc <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087c8:	f043 0201 	orr.w	r2, r3, #1
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80087d8:	2301      	movs	r3, #1
 80087da:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a20      	ldr	r2, [pc, #128]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d101      	bne.n	80087ea <HAL_I2S_DMAStop+0x2b6>
 80087e6:	4b20      	ldr	r3, [pc, #128]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 80087e8:	e001      	b.n	80087ee <HAL_I2S_DMAStop+0x2ba>
 80087ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087f4:	2b80      	cmp	r3, #128	; 0x80
 80087f6:	d0de      	beq.n	80087b6 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a19      	ldr	r2, [pc, #100]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d101      	bne.n	8008806 <HAL_I2S_DMAStop+0x2d2>
 8008802:	4b19      	ldr	r3, [pc, #100]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008804:	e001      	b.n	800880a <HAL_I2S_DMAStop+0x2d6>
 8008806:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800880a:	69da      	ldr	r2, [r3, #28]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4914      	ldr	r1, [pc, #80]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 8008812:	428b      	cmp	r3, r1
 8008814:	d101      	bne.n	800881a <HAL_I2S_DMAStop+0x2e6>
 8008816:	4b14      	ldr	r3, [pc, #80]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008818:	e001      	b.n	800881e <HAL_I2S_DMAStop+0x2ea>
 800881a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800881e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008822:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8008824:	2300      	movs	r3, #0
 8008826:	60fb      	str	r3, [r7, #12]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a0d      	ldr	r2, [pc, #52]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d101      	bne.n	8008836 <HAL_I2S_DMAStop+0x302>
 8008832:	4b0d      	ldr	r3, [pc, #52]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008834:	e001      	b.n	800883a <HAL_I2S_DMAStop+0x306>
 8008836:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	60fb      	str	r3, [r7, #12]
 800883e:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a07      	ldr	r2, [pc, #28]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d101      	bne.n	800884e <HAL_I2S_DMAStop+0x31a>
 800884a:	4b07      	ldr	r3, [pc, #28]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 800884c:	e001      	b.n	8008852 <HAL_I2S_DMAStop+0x31e>
 800884e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008852:	685a      	ldr	r2, [r3, #4]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4902      	ldr	r1, [pc, #8]	; (8008864 <HAL_I2S_DMAStop+0x330>)
 800885a:	428b      	cmp	r3, r1
 800885c:	d106      	bne.n	800886c <HAL_I2S_DMAStop+0x338>
 800885e:	4b02      	ldr	r3, [pc, #8]	; (8008868 <HAL_I2S_DMAStop+0x334>)
 8008860:	e006      	b.n	8008870 <HAL_I2S_DMAStop+0x33c>
 8008862:	bf00      	nop
 8008864:	40003800 	.word	0x40003800
 8008868:	40003400 	.word	0x40003400
 800886c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008870:	f022 0202 	bic.w	r2, r2, #2
 8008874:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	69da      	ldr	r2, [r3, #28]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008884:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008886:	2300      	movs	r3, #0
 8008888:	60bb      	str	r3, [r7, #8]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	60bb      	str	r3, [r7, #8]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	60bb      	str	r3, [r7, #8]
 800889a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	685a      	ldr	r2, [r3, #4]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f022 0201 	bic.w	r2, r2, #1
 80088aa:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088b4:	d10c      	bne.n	80088d0 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2201      	movs	r2, #1
 80088c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	77fb      	strb	r3, [r7, #31]
 80088ce:	e002      	b.n	80088d6 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2201      	movs	r2, #1
 80088da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 80088de:	7ffb      	ldrb	r3, [r7, #31]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3720      	adds	r7, #32
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr

080088fc <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800890a:	b2db      	uxtb	r3, r3
}
 800890c:	4618      	mov	r0, r3
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008924:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	69db      	ldr	r3, [r3, #28]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d10e      	bne.n	800894c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	685a      	ldr	r2, [r3, #4]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f022 0202 	bic.w	r2, r2, #2
 800893c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2200      	movs	r2, #0
 8008942:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f7f7 fef3 	bl	8000738 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008952:	bf00      	nop
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b084      	sub	sp, #16
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008966:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f7f7 fef7 	bl	800075c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800896e:	bf00      	nop
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b084      	sub	sp, #16
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008982:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685a      	ldr	r2, [r3, #4]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f022 0203 	bic.w	r2, r2, #3
 8008992:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2200      	movs	r2, #0
 800899e:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ac:	f043 0208 	orr.w	r2, r3, #8
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80089b4:	68f8      	ldr	r0, [r7, #12]
 80089b6:	f7f8 f83d 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80089ba:	bf00      	nop
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}

080089c2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	b082      	sub	sp, #8
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ce:	881a      	ldrh	r2, [r3, #0]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089da:	1c9a      	adds	r2, r3, #2
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	3b01      	subs	r3, #1
 80089e8:	b29a      	uxth	r2, r3
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d10e      	bne.n	8008a16 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	685a      	ldr	r2, [r3, #4]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008a06:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f7f7 fe91 	bl	8000738 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008a16:	bf00      	nop
 8008a18:	3708      	adds	r7, #8
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}

08008a1e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8008a1e:	b580      	push	{r7, lr}
 8008a20:	b082      	sub	sp, #8
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68da      	ldr	r2, [r3, #12]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a30:	b292      	uxth	r2, r2
 8008a32:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a38:	1c9a      	adds	r2, r3, #2
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	3b01      	subs	r3, #1
 8008a46:	b29a      	uxth	r2, r3
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d10e      	bne.n	8008a74 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	685a      	ldr	r2, [r3, #4]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008a64:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f7ff ff3a 	bl	80088e8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008a74:	bf00      	nop
 8008a76:	3708      	adds	r7, #8
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b086      	sub	sp, #24
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	2b04      	cmp	r3, #4
 8008a96:	d13a      	bne.n	8008b0e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d109      	bne.n	8008ab6 <I2S_IRQHandler+0x3a>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aac:	2b40      	cmp	r3, #64	; 0x40
 8008aae:	d102      	bne.n	8008ab6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8008ab0:	6878      	ldr	r0, [r7, #4]
 8008ab2:	f7ff ffb4 	bl	8008a1e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008abc:	2b40      	cmp	r3, #64	; 0x40
 8008abe:	d126      	bne.n	8008b0e <I2S_IRQHandler+0x92>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	f003 0320 	and.w	r3, r3, #32
 8008aca:	2b20      	cmp	r3, #32
 8008acc:	d11f      	bne.n	8008b0e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	685a      	ldr	r2, [r3, #4]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008adc:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008ade:	2300      	movs	r3, #0
 8008ae0:	613b      	str	r3, [r7, #16]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	613b      	str	r3, [r7, #16]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	613b      	str	r3, [r7, #16]
 8008af2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b00:	f043 0202 	orr.w	r2, r3, #2
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7f7 ff93 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b03      	cmp	r3, #3
 8008b18:	d136      	bne.n	8008b88 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	f003 0302 	and.w	r3, r3, #2
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d109      	bne.n	8008b38 <I2S_IRQHandler+0xbc>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b2e:	2b80      	cmp	r3, #128	; 0x80
 8008b30:	d102      	bne.n	8008b38 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f7ff ff45 	bl	80089c2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	f003 0308 	and.w	r3, r3, #8
 8008b3e:	2b08      	cmp	r3, #8
 8008b40:	d122      	bne.n	8008b88 <I2S_IRQHandler+0x10c>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f003 0320 	and.w	r3, r3, #32
 8008b4c:	2b20      	cmp	r3, #32
 8008b4e:	d11b      	bne.n	8008b88 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	685a      	ldr	r2, [r3, #4]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b5e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008b60:	2300      	movs	r3, #0
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	60fb      	str	r3, [r7, #12]
 8008b6c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2201      	movs	r2, #1
 8008b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b7a:	f043 0204 	orr.w	r2, r3, #4
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f7f7 ff56 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008b88:	bf00      	nop
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	603b      	str	r3, [r7, #0]
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ba0:	f7fd f9cc 	bl	8005f3c <HAL_GetTick>
 8008ba4:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8008ba6:	e018      	b.n	8008bda <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008bae:	d014      	beq.n	8008bda <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8008bb0:	f7fd f9c4 	bl	8005f3c <HAL_GetTick>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	683a      	ldr	r2, [r7, #0]
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d902      	bls.n	8008bc6 <I2S_WaitFlagStateUntilTimeout+0x36>
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d109      	bne.n	8008bda <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e00f      	b.n	8008bfa <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	689a      	ldr	r2, [r3, #8]
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	4013      	ands	r3, r2
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	429a      	cmp	r2, r3
 8008be8:	bf0c      	ite	eq
 8008bea:	2301      	moveq	r3, #1
 8008bec:	2300      	movne	r3, #0
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	79fb      	ldrb	r3, [r7, #7]
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d1d7      	bne.n	8008ba8 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3718      	adds	r7, #24
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
	...

08008c04 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b088      	sub	sp, #32
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4aa2      	ldr	r2, [pc, #648]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d101      	bne.n	8008c22 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8008c1e:	4ba2      	ldr	r3, [pc, #648]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008c20:	e001      	b.n	8008c26 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8008c22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a9b      	ldr	r2, [pc, #620]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d101      	bne.n	8008c40 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8008c3c:	4b9a      	ldr	r3, [pc, #616]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008c3e:	e001      	b.n	8008c44 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8008c40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c50:	d004      	beq.n	8008c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	f040 8099 	bne.w	8008d8e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	f003 0302 	and.w	r3, r3, #2
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d107      	bne.n	8008c76 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d002      	beq.n	8008c76 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f925 	bl	8008ec0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8008c76:	69bb      	ldr	r3, [r7, #24]
 8008c78:	f003 0301 	and.w	r3, r3, #1
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d107      	bne.n	8008c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d002      	beq.n	8008c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f9c8 	bl	8009020 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008c90:	69bb      	ldr	r3, [r7, #24]
 8008c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c96:	2b40      	cmp	r3, #64	; 0x40
 8008c98:	d13a      	bne.n	8008d10 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	f003 0320 	and.w	r3, r3, #32
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d035      	beq.n	8008d10 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a7e      	ldr	r2, [pc, #504]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d101      	bne.n	8008cb2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8008cae:	4b7e      	ldr	r3, [pc, #504]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008cb0:	e001      	b.n	8008cb6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8008cb2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008cb6:	685a      	ldr	r2, [r3, #4]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4979      	ldr	r1, [pc, #484]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008cbe:	428b      	cmp	r3, r1
 8008cc0:	d101      	bne.n	8008cc6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8008cc2:	4b79      	ldr	r3, [pc, #484]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008cc4:	e001      	b.n	8008cca <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8008cc6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008cca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008cce:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	685a      	ldr	r2, [r3, #4]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008cde:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	60fb      	str	r3, [r7, #12]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	60fb      	str	r3, [r7, #12]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	60fb      	str	r3, [r7, #12]
 8008cf4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d02:	f043 0202 	orr.w	r2, r3, #2
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f7f7 fe92 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	f003 0308 	and.w	r3, r3, #8
 8008d16:	2b08      	cmp	r3, #8
 8008d18:	f040 80be 	bne.w	8008e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	f003 0320 	and.w	r3, r3, #32
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	f000 80b8 	beq.w	8008e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	685a      	ldr	r2, [r3, #4]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008d36:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a59      	ldr	r2, [pc, #356]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d101      	bne.n	8008d46 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8008d42:	4b59      	ldr	r3, [pc, #356]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008d44:	e001      	b.n	8008d4a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8008d46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4954      	ldr	r1, [pc, #336]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008d52:	428b      	cmp	r3, r1
 8008d54:	d101      	bne.n	8008d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8008d56:	4b54      	ldr	r3, [pc, #336]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008d58:	e001      	b.n	8008d5e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008d5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d5e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008d62:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008d64:	2300      	movs	r3, #0
 8008d66:	60bb      	str	r3, [r7, #8]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	60bb      	str	r3, [r7, #8]
 8008d70:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2201      	movs	r2, #1
 8008d76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d7e:	f043 0204 	orr.w	r2, r3, #4
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7f7 fe54 	bl	8000a34 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008d8c:	e084      	b.n	8008e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008d8e:	69bb      	ldr	r3, [r7, #24]
 8008d90:	f003 0302 	and.w	r3, r3, #2
 8008d94:	2b02      	cmp	r3, #2
 8008d96:	d107      	bne.n	8008da8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d002      	beq.n	8008da8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 f8be 	bl	8008f24 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	f003 0301 	and.w	r3, r3, #1
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d107      	bne.n	8008dc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d002      	beq.n	8008dc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 f8fd 	bl	8008fbc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dc8:	2b40      	cmp	r3, #64	; 0x40
 8008dca:	d12f      	bne.n	8008e2c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	f003 0320 	and.w	r3, r3, #32
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d02a      	beq.n	8008e2c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	685a      	ldr	r2, [r3, #4]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008de4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a2e      	ldr	r2, [pc, #184]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d101      	bne.n	8008df4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008df0:	4b2d      	ldr	r3, [pc, #180]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008df2:	e001      	b.n	8008df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008df4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008df8:	685a      	ldr	r2, [r3, #4]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4929      	ldr	r1, [pc, #164]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008e00:	428b      	cmp	r3, r1
 8008e02:	d101      	bne.n	8008e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008e04:	4b28      	ldr	r3, [pc, #160]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008e06:	e001      	b.n	8008e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008e08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008e10:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2201      	movs	r2, #1
 8008e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e1e:	f043 0202 	orr.w	r2, r3, #2
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f7f7 fe04 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	f003 0308 	and.w	r3, r3, #8
 8008e32:	2b08      	cmp	r3, #8
 8008e34:	d131      	bne.n	8008e9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	f003 0320 	and.w	r3, r3, #32
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d02c      	beq.n	8008e9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a17      	ldr	r2, [pc, #92]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d101      	bne.n	8008e4e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008e4a:	4b17      	ldr	r3, [pc, #92]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008e4c:	e001      	b.n	8008e52 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008e4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e52:	685a      	ldr	r2, [r3, #4]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4912      	ldr	r1, [pc, #72]	; (8008ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008e5a:	428b      	cmp	r3, r1
 8008e5c:	d101      	bne.n	8008e62 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8008e5e:	4b12      	ldr	r3, [pc, #72]	; (8008ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008e60:	e001      	b.n	8008e66 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8008e62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e66:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008e6a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	685a      	ldr	r2, [r3, #4]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008e7a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e88:	f043 0204 	orr.w	r2, r3, #4
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f7f7 fdcf 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008e96:	e000      	b.n	8008e9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008e98:	bf00      	nop
}
 8008e9a:	bf00      	nop
 8008e9c:	3720      	adds	r7, #32
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	40003800 	.word	0x40003800
 8008ea8:	40003400 	.word	0x40003400

08008eac <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008eb4:	bf00      	nop
 8008eb6:	370c      	adds	r7, #12
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ecc:	1c99      	adds	r1, r3, #2
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	6251      	str	r1, [r2, #36]	; 0x24
 8008ed2:	881a      	ldrh	r2, [r3, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	3b01      	subs	r3, #1
 8008ee2:	b29a      	uxth	r2, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d113      	bne.n	8008f1a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	685a      	ldr	r2, [r3, #4]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008f00:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d106      	bne.n	8008f1a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f7ff ffc9 	bl	8008eac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008f1a:	bf00      	nop
 8008f1c:	3708      	adds	r7, #8
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
	...

08008f24 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f30:	1c99      	adds	r1, r3, #2
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	6251      	str	r1, [r2, #36]	; 0x24
 8008f36:	8819      	ldrh	r1, [r3, #0]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a1d      	ldr	r2, [pc, #116]	; (8008fb4 <I2SEx_TxISR_I2SExt+0x90>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d101      	bne.n	8008f46 <I2SEx_TxISR_I2SExt+0x22>
 8008f42:	4b1d      	ldr	r3, [pc, #116]	; (8008fb8 <I2SEx_TxISR_I2SExt+0x94>)
 8008f44:	e001      	b.n	8008f4a <I2SEx_TxISR_I2SExt+0x26>
 8008f46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008f4a:	460a      	mov	r2, r1
 8008f4c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	3b01      	subs	r3, #1
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d121      	bne.n	8008faa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a12      	ldr	r2, [pc, #72]	; (8008fb4 <I2SEx_TxISR_I2SExt+0x90>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d101      	bne.n	8008f74 <I2SEx_TxISR_I2SExt+0x50>
 8008f70:	4b11      	ldr	r3, [pc, #68]	; (8008fb8 <I2SEx_TxISR_I2SExt+0x94>)
 8008f72:	e001      	b.n	8008f78 <I2SEx_TxISR_I2SExt+0x54>
 8008f74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008f78:	685a      	ldr	r2, [r3, #4]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	490d      	ldr	r1, [pc, #52]	; (8008fb4 <I2SEx_TxISR_I2SExt+0x90>)
 8008f80:	428b      	cmp	r3, r1
 8008f82:	d101      	bne.n	8008f88 <I2SEx_TxISR_I2SExt+0x64>
 8008f84:	4b0c      	ldr	r3, [pc, #48]	; (8008fb8 <I2SEx_TxISR_I2SExt+0x94>)
 8008f86:	e001      	b.n	8008f8c <I2SEx_TxISR_I2SExt+0x68>
 8008f88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008f8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008f90:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d106      	bne.n	8008faa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f7ff ff81 	bl	8008eac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008faa:	bf00      	nop
 8008fac:	3708      	adds	r7, #8
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	40003800 	.word	0x40003800
 8008fb8:	40003400 	.word	0x40003400

08008fbc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68d8      	ldr	r0, [r3, #12]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fce:	1c99      	adds	r1, r3, #2
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008fd4:	b282      	uxth	r2, r0
 8008fd6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	3b01      	subs	r3, #1
 8008fe0:	b29a      	uxth	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d113      	bne.n	8009018 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	685a      	ldr	r2, [r3, #4]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008ffe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009004:	b29b      	uxth	r3, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	d106      	bne.n	8009018 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2201      	movs	r2, #1
 800900e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f7ff ff4a 	bl	8008eac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009018:	bf00      	nop
 800901a:	3708      	adds	r7, #8
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b082      	sub	sp, #8
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a20      	ldr	r2, [pc, #128]	; (80090b0 <I2SEx_RxISR_I2SExt+0x90>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d101      	bne.n	8009036 <I2SEx_RxISR_I2SExt+0x16>
 8009032:	4b20      	ldr	r3, [pc, #128]	; (80090b4 <I2SEx_RxISR_I2SExt+0x94>)
 8009034:	e001      	b.n	800903a <I2SEx_RxISR_I2SExt+0x1a>
 8009036:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800903a:	68d8      	ldr	r0, [r3, #12]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009040:	1c99      	adds	r1, r3, #2
 8009042:	687a      	ldr	r2, [r7, #4]
 8009044:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009046:	b282      	uxth	r2, r0
 8009048:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800904e:	b29b      	uxth	r3, r3
 8009050:	3b01      	subs	r3, #1
 8009052:	b29a      	uxth	r2, r3
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800905c:	b29b      	uxth	r3, r3
 800905e:	2b00      	cmp	r3, #0
 8009060:	d121      	bne.n	80090a6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a12      	ldr	r2, [pc, #72]	; (80090b0 <I2SEx_RxISR_I2SExt+0x90>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d101      	bne.n	8009070 <I2SEx_RxISR_I2SExt+0x50>
 800906c:	4b11      	ldr	r3, [pc, #68]	; (80090b4 <I2SEx_RxISR_I2SExt+0x94>)
 800906e:	e001      	b.n	8009074 <I2SEx_RxISR_I2SExt+0x54>
 8009070:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	490d      	ldr	r1, [pc, #52]	; (80090b0 <I2SEx_RxISR_I2SExt+0x90>)
 800907c:	428b      	cmp	r3, r1
 800907e:	d101      	bne.n	8009084 <I2SEx_RxISR_I2SExt+0x64>
 8009080:	4b0c      	ldr	r3, [pc, #48]	; (80090b4 <I2SEx_RxISR_I2SExt+0x94>)
 8009082:	e001      	b.n	8009088 <I2SEx_RxISR_I2SExt+0x68>
 8009084:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009088:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800908c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009092:	b29b      	uxth	r3, r3
 8009094:	2b00      	cmp	r3, #0
 8009096:	d106      	bne.n	80090a6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f7ff ff03 	bl	8008eac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80090a6:	bf00      	nop
 80090a8:	3708      	adds	r7, #8
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	40003800 	.word	0x40003800
 80090b4:	40003400 	.word	0x40003400

080090b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b086      	sub	sp, #24
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d101      	bne.n	80090ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80090c6:	2301      	movs	r3, #1
 80090c8:	e25b      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 0301 	and.w	r3, r3, #1
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d075      	beq.n	80091c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80090d6:	4ba3      	ldr	r3, [pc, #652]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	f003 030c 	and.w	r3, r3, #12
 80090de:	2b04      	cmp	r3, #4
 80090e0:	d00c      	beq.n	80090fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80090e2:	4ba0      	ldr	r3, [pc, #640]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80090ea:	2b08      	cmp	r3, #8
 80090ec:	d112      	bne.n	8009114 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80090ee:	4b9d      	ldr	r3, [pc, #628]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090fa:	d10b      	bne.n	8009114 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090fc:	4b99      	ldr	r3, [pc, #612]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009104:	2b00      	cmp	r3, #0
 8009106:	d05b      	beq.n	80091c0 <HAL_RCC_OscConfig+0x108>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d157      	bne.n	80091c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009110:	2301      	movs	r3, #1
 8009112:	e236      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800911c:	d106      	bne.n	800912c <HAL_RCC_OscConfig+0x74>
 800911e:	4b91      	ldr	r3, [pc, #580]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a90      	ldr	r2, [pc, #576]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009128:	6013      	str	r3, [r2, #0]
 800912a:	e01d      	b.n	8009168 <HAL_RCC_OscConfig+0xb0>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009134:	d10c      	bne.n	8009150 <HAL_RCC_OscConfig+0x98>
 8009136:	4b8b      	ldr	r3, [pc, #556]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	4a8a      	ldr	r2, [pc, #552]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800913c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009140:	6013      	str	r3, [r2, #0]
 8009142:	4b88      	ldr	r3, [pc, #544]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a87      	ldr	r2, [pc, #540]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009148:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800914c:	6013      	str	r3, [r2, #0]
 800914e:	e00b      	b.n	8009168 <HAL_RCC_OscConfig+0xb0>
 8009150:	4b84      	ldr	r3, [pc, #528]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a83      	ldr	r2, [pc, #524]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009156:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800915a:	6013      	str	r3, [r2, #0]
 800915c:	4b81      	ldr	r3, [pc, #516]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a80      	ldr	r2, [pc, #512]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009162:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009166:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d013      	beq.n	8009198 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009170:	f7fc fee4 	bl	8005f3c <HAL_GetTick>
 8009174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009176:	e008      	b.n	800918a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009178:	f7fc fee0 	bl	8005f3c <HAL_GetTick>
 800917c:	4602      	mov	r2, r0
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	1ad3      	subs	r3, r2, r3
 8009182:	2b64      	cmp	r3, #100	; 0x64
 8009184:	d901      	bls.n	800918a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009186:	2303      	movs	r3, #3
 8009188:	e1fb      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800918a:	4b76      	ldr	r3, [pc, #472]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009192:	2b00      	cmp	r3, #0
 8009194:	d0f0      	beq.n	8009178 <HAL_RCC_OscConfig+0xc0>
 8009196:	e014      	b.n	80091c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009198:	f7fc fed0 	bl	8005f3c <HAL_GetTick>
 800919c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800919e:	e008      	b.n	80091b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80091a0:	f7fc fecc 	bl	8005f3c <HAL_GetTick>
 80091a4:	4602      	mov	r2, r0
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	2b64      	cmp	r3, #100	; 0x64
 80091ac:	d901      	bls.n	80091b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e1e7      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80091b2:	4b6c      	ldr	r3, [pc, #432]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d1f0      	bne.n	80091a0 <HAL_RCC_OscConfig+0xe8>
 80091be:	e000      	b.n	80091c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80091c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f003 0302 	and.w	r3, r3, #2
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d063      	beq.n	8009296 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80091ce:	4b65      	ldr	r3, [pc, #404]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f003 030c 	and.w	r3, r3, #12
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00b      	beq.n	80091f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80091da:	4b62      	ldr	r3, [pc, #392]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80091e2:	2b08      	cmp	r3, #8
 80091e4:	d11c      	bne.n	8009220 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80091e6:	4b5f      	ldr	r3, [pc, #380]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d116      	bne.n	8009220 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80091f2:	4b5c      	ldr	r3, [pc, #368]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 0302 	and.w	r3, r3, #2
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d005      	beq.n	800920a <HAL_RCC_OscConfig+0x152>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	2b01      	cmp	r3, #1
 8009204:	d001      	beq.n	800920a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e1bb      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800920a:	4b56      	ldr	r3, [pc, #344]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	00db      	lsls	r3, r3, #3
 8009218:	4952      	ldr	r1, [pc, #328]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800921a:	4313      	orrs	r3, r2
 800921c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800921e:	e03a      	b.n	8009296 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	68db      	ldr	r3, [r3, #12]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d020      	beq.n	800926a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009228:	4b4f      	ldr	r3, [pc, #316]	; (8009368 <HAL_RCC_OscConfig+0x2b0>)
 800922a:	2201      	movs	r2, #1
 800922c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800922e:	f7fc fe85 	bl	8005f3c <HAL_GetTick>
 8009232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009234:	e008      	b.n	8009248 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009236:	f7fc fe81 	bl	8005f3c <HAL_GetTick>
 800923a:	4602      	mov	r2, r0
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	1ad3      	subs	r3, r2, r3
 8009240:	2b02      	cmp	r3, #2
 8009242:	d901      	bls.n	8009248 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009244:	2303      	movs	r3, #3
 8009246:	e19c      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009248:	4b46      	ldr	r3, [pc, #280]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f003 0302 	and.w	r3, r3, #2
 8009250:	2b00      	cmp	r3, #0
 8009252:	d0f0      	beq.n	8009236 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009254:	4b43      	ldr	r3, [pc, #268]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	691b      	ldr	r3, [r3, #16]
 8009260:	00db      	lsls	r3, r3, #3
 8009262:	4940      	ldr	r1, [pc, #256]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009264:	4313      	orrs	r3, r2
 8009266:	600b      	str	r3, [r1, #0]
 8009268:	e015      	b.n	8009296 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800926a:	4b3f      	ldr	r3, [pc, #252]	; (8009368 <HAL_RCC_OscConfig+0x2b0>)
 800926c:	2200      	movs	r2, #0
 800926e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009270:	f7fc fe64 	bl	8005f3c <HAL_GetTick>
 8009274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009276:	e008      	b.n	800928a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009278:	f7fc fe60 	bl	8005f3c <HAL_GetTick>
 800927c:	4602      	mov	r2, r0
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	1ad3      	subs	r3, r2, r3
 8009282:	2b02      	cmp	r3, #2
 8009284:	d901      	bls.n	800928a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009286:	2303      	movs	r3, #3
 8009288:	e17b      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800928a:	4b36      	ldr	r3, [pc, #216]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f003 0302 	and.w	r3, r3, #2
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1f0      	bne.n	8009278 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0308 	and.w	r3, r3, #8
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d030      	beq.n	8009304 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	695b      	ldr	r3, [r3, #20]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d016      	beq.n	80092d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80092aa:	4b30      	ldr	r3, [pc, #192]	; (800936c <HAL_RCC_OscConfig+0x2b4>)
 80092ac:	2201      	movs	r2, #1
 80092ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092b0:	f7fc fe44 	bl	8005f3c <HAL_GetTick>
 80092b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092b6:	e008      	b.n	80092ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80092b8:	f7fc fe40 	bl	8005f3c <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d901      	bls.n	80092ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	e15b      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092ca:	4b26      	ldr	r3, [pc, #152]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80092cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80092ce:	f003 0302 	and.w	r3, r3, #2
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d0f0      	beq.n	80092b8 <HAL_RCC_OscConfig+0x200>
 80092d6:	e015      	b.n	8009304 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80092d8:	4b24      	ldr	r3, [pc, #144]	; (800936c <HAL_RCC_OscConfig+0x2b4>)
 80092da:	2200      	movs	r2, #0
 80092dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80092de:	f7fc fe2d 	bl	8005f3c <HAL_GetTick>
 80092e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80092e4:	e008      	b.n	80092f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80092e6:	f7fc fe29 	bl	8005f3c <HAL_GetTick>
 80092ea:	4602      	mov	r2, r0
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	1ad3      	subs	r3, r2, r3
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	d901      	bls.n	80092f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80092f4:	2303      	movs	r3, #3
 80092f6:	e144      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80092f8:	4b1a      	ldr	r3, [pc, #104]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 80092fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80092fc:	f003 0302 	and.w	r3, r3, #2
 8009300:	2b00      	cmp	r3, #0
 8009302:	d1f0      	bne.n	80092e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f003 0304 	and.w	r3, r3, #4
 800930c:	2b00      	cmp	r3, #0
 800930e:	f000 80a0 	beq.w	8009452 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009312:	2300      	movs	r3, #0
 8009314:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009316:	4b13      	ldr	r3, [pc, #76]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800931a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10f      	bne.n	8009342 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009322:	2300      	movs	r3, #0
 8009324:	60bb      	str	r3, [r7, #8]
 8009326:	4b0f      	ldr	r3, [pc, #60]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800932a:	4a0e      	ldr	r2, [pc, #56]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 800932c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009330:	6413      	str	r3, [r2, #64]	; 0x40
 8009332:	4b0c      	ldr	r3, [pc, #48]	; (8009364 <HAL_RCC_OscConfig+0x2ac>)
 8009334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800933a:	60bb      	str	r3, [r7, #8]
 800933c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800933e:	2301      	movs	r3, #1
 8009340:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009342:	4b0b      	ldr	r3, [pc, #44]	; (8009370 <HAL_RCC_OscConfig+0x2b8>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800934a:	2b00      	cmp	r3, #0
 800934c:	d121      	bne.n	8009392 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800934e:	4b08      	ldr	r3, [pc, #32]	; (8009370 <HAL_RCC_OscConfig+0x2b8>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a07      	ldr	r2, [pc, #28]	; (8009370 <HAL_RCC_OscConfig+0x2b8>)
 8009354:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009358:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800935a:	f7fc fdef 	bl	8005f3c <HAL_GetTick>
 800935e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009360:	e011      	b.n	8009386 <HAL_RCC_OscConfig+0x2ce>
 8009362:	bf00      	nop
 8009364:	40023800 	.word	0x40023800
 8009368:	42470000 	.word	0x42470000
 800936c:	42470e80 	.word	0x42470e80
 8009370:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009374:	f7fc fde2 	bl	8005f3c <HAL_GetTick>
 8009378:	4602      	mov	r2, r0
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	2b02      	cmp	r3, #2
 8009380:	d901      	bls.n	8009386 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009382:	2303      	movs	r3, #3
 8009384:	e0fd      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009386:	4b81      	ldr	r3, [pc, #516]	; (800958c <HAL_RCC_OscConfig+0x4d4>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800938e:	2b00      	cmp	r3, #0
 8009390:	d0f0      	beq.n	8009374 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d106      	bne.n	80093a8 <HAL_RCC_OscConfig+0x2f0>
 800939a:	4b7d      	ldr	r3, [pc, #500]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 800939c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800939e:	4a7c      	ldr	r2, [pc, #496]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093a0:	f043 0301 	orr.w	r3, r3, #1
 80093a4:	6713      	str	r3, [r2, #112]	; 0x70
 80093a6:	e01c      	b.n	80093e2 <HAL_RCC_OscConfig+0x32a>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	2b05      	cmp	r3, #5
 80093ae:	d10c      	bne.n	80093ca <HAL_RCC_OscConfig+0x312>
 80093b0:	4b77      	ldr	r3, [pc, #476]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093b4:	4a76      	ldr	r2, [pc, #472]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093b6:	f043 0304 	orr.w	r3, r3, #4
 80093ba:	6713      	str	r3, [r2, #112]	; 0x70
 80093bc:	4b74      	ldr	r3, [pc, #464]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093c0:	4a73      	ldr	r2, [pc, #460]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093c2:	f043 0301 	orr.w	r3, r3, #1
 80093c6:	6713      	str	r3, [r2, #112]	; 0x70
 80093c8:	e00b      	b.n	80093e2 <HAL_RCC_OscConfig+0x32a>
 80093ca:	4b71      	ldr	r3, [pc, #452]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093ce:	4a70      	ldr	r2, [pc, #448]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093d0:	f023 0301 	bic.w	r3, r3, #1
 80093d4:	6713      	str	r3, [r2, #112]	; 0x70
 80093d6:	4b6e      	ldr	r3, [pc, #440]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093da:	4a6d      	ldr	r2, [pc, #436]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80093dc:	f023 0304 	bic.w	r3, r3, #4
 80093e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d015      	beq.n	8009416 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093ea:	f7fc fda7 	bl	8005f3c <HAL_GetTick>
 80093ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093f0:	e00a      	b.n	8009408 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80093f2:	f7fc fda3 	bl	8005f3c <HAL_GetTick>
 80093f6:	4602      	mov	r2, r0
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009400:	4293      	cmp	r3, r2
 8009402:	d901      	bls.n	8009408 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e0bc      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009408:	4b61      	ldr	r3, [pc, #388]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 800940a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800940c:	f003 0302 	and.w	r3, r3, #2
 8009410:	2b00      	cmp	r3, #0
 8009412:	d0ee      	beq.n	80093f2 <HAL_RCC_OscConfig+0x33a>
 8009414:	e014      	b.n	8009440 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009416:	f7fc fd91 	bl	8005f3c <HAL_GetTick>
 800941a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800941c:	e00a      	b.n	8009434 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800941e:	f7fc fd8d 	bl	8005f3c <HAL_GetTick>
 8009422:	4602      	mov	r2, r0
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	f241 3288 	movw	r2, #5000	; 0x1388
 800942c:	4293      	cmp	r3, r2
 800942e:	d901      	bls.n	8009434 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009430:	2303      	movs	r3, #3
 8009432:	e0a6      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009434:	4b56      	ldr	r3, [pc, #344]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 8009436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1ee      	bne.n	800941e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009440:	7dfb      	ldrb	r3, [r7, #23]
 8009442:	2b01      	cmp	r3, #1
 8009444:	d105      	bne.n	8009452 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009446:	4b52      	ldr	r3, [pc, #328]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 8009448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800944a:	4a51      	ldr	r2, [pc, #324]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 800944c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009450:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	699b      	ldr	r3, [r3, #24]
 8009456:	2b00      	cmp	r3, #0
 8009458:	f000 8092 	beq.w	8009580 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800945c:	4b4c      	ldr	r3, [pc, #304]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	f003 030c 	and.w	r3, r3, #12
 8009464:	2b08      	cmp	r3, #8
 8009466:	d05c      	beq.n	8009522 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	699b      	ldr	r3, [r3, #24]
 800946c:	2b02      	cmp	r3, #2
 800946e:	d141      	bne.n	80094f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009470:	4b48      	ldr	r3, [pc, #288]	; (8009594 <HAL_RCC_OscConfig+0x4dc>)
 8009472:	2200      	movs	r2, #0
 8009474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009476:	f7fc fd61 	bl	8005f3c <HAL_GetTick>
 800947a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800947c:	e008      	b.n	8009490 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800947e:	f7fc fd5d 	bl	8005f3c <HAL_GetTick>
 8009482:	4602      	mov	r2, r0
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	1ad3      	subs	r3, r2, r3
 8009488:	2b02      	cmp	r3, #2
 800948a:	d901      	bls.n	8009490 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800948c:	2303      	movs	r3, #3
 800948e:	e078      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009490:	4b3f      	ldr	r3, [pc, #252]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009498:	2b00      	cmp	r3, #0
 800949a:	d1f0      	bne.n	800947e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	69da      	ldr	r2, [r3, #28]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a1b      	ldr	r3, [r3, #32]
 80094a4:	431a      	orrs	r2, r3
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094aa:	019b      	lsls	r3, r3, #6
 80094ac:	431a      	orrs	r2, r3
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094b2:	085b      	lsrs	r3, r3, #1
 80094b4:	3b01      	subs	r3, #1
 80094b6:	041b      	lsls	r3, r3, #16
 80094b8:	431a      	orrs	r2, r3
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094be:	061b      	lsls	r3, r3, #24
 80094c0:	4933      	ldr	r1, [pc, #204]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80094c2:	4313      	orrs	r3, r2
 80094c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80094c6:	4b33      	ldr	r3, [pc, #204]	; (8009594 <HAL_RCC_OscConfig+0x4dc>)
 80094c8:	2201      	movs	r2, #1
 80094ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094cc:	f7fc fd36 	bl	8005f3c <HAL_GetTick>
 80094d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094d2:	e008      	b.n	80094e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80094d4:	f7fc fd32 	bl	8005f3c <HAL_GetTick>
 80094d8:	4602      	mov	r2, r0
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	1ad3      	subs	r3, r2, r3
 80094de:	2b02      	cmp	r3, #2
 80094e0:	d901      	bls.n	80094e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80094e2:	2303      	movs	r3, #3
 80094e4:	e04d      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094e6:	4b2a      	ldr	r3, [pc, #168]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d0f0      	beq.n	80094d4 <HAL_RCC_OscConfig+0x41c>
 80094f2:	e045      	b.n	8009580 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80094f4:	4b27      	ldr	r3, [pc, #156]	; (8009594 <HAL_RCC_OscConfig+0x4dc>)
 80094f6:	2200      	movs	r2, #0
 80094f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094fa:	f7fc fd1f 	bl	8005f3c <HAL_GetTick>
 80094fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009500:	e008      	b.n	8009514 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009502:	f7fc fd1b 	bl	8005f3c <HAL_GetTick>
 8009506:	4602      	mov	r2, r0
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	1ad3      	subs	r3, r2, r3
 800950c:	2b02      	cmp	r3, #2
 800950e:	d901      	bls.n	8009514 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009510:	2303      	movs	r3, #3
 8009512:	e036      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009514:	4b1e      	ldr	r3, [pc, #120]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800951c:	2b00      	cmp	r3, #0
 800951e:	d1f0      	bne.n	8009502 <HAL_RCC_OscConfig+0x44a>
 8009520:	e02e      	b.n	8009580 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	699b      	ldr	r3, [r3, #24]
 8009526:	2b01      	cmp	r3, #1
 8009528:	d101      	bne.n	800952e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	e029      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800952e:	4b18      	ldr	r3, [pc, #96]	; (8009590 <HAL_RCC_OscConfig+0x4d8>)
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	429a      	cmp	r2, r3
 8009540:	d11c      	bne.n	800957c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800954c:	429a      	cmp	r2, r3
 800954e:	d115      	bne.n	800957c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009550:	68fa      	ldr	r2, [r7, #12]
 8009552:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009556:	4013      	ands	r3, r2
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800955c:	4293      	cmp	r3, r2
 800955e:	d10d      	bne.n	800957c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800956a:	429a      	cmp	r2, r3
 800956c:	d106      	bne.n	800957c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009578:	429a      	cmp	r2, r3
 800957a:	d001      	beq.n	8009580 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800957c:	2301      	movs	r3, #1
 800957e:	e000      	b.n	8009582 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009580:	2300      	movs	r3, #0
}
 8009582:	4618      	mov	r0, r3
 8009584:	3718      	adds	r7, #24
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
 800958a:	bf00      	nop
 800958c:	40007000 	.word	0x40007000
 8009590:	40023800 	.word	0x40023800
 8009594:	42470060 	.word	0x42470060

08009598 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d101      	bne.n	80095ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095a8:	2301      	movs	r3, #1
 80095aa:	e0cc      	b.n	8009746 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80095ac:	4b68      	ldr	r3, [pc, #416]	; (8009750 <HAL_RCC_ClockConfig+0x1b8>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f003 030f 	and.w	r3, r3, #15
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d90c      	bls.n	80095d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095ba:	4b65      	ldr	r3, [pc, #404]	; (8009750 <HAL_RCC_ClockConfig+0x1b8>)
 80095bc:	683a      	ldr	r2, [r7, #0]
 80095be:	b2d2      	uxtb	r2, r2
 80095c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80095c2:	4b63      	ldr	r3, [pc, #396]	; (8009750 <HAL_RCC_ClockConfig+0x1b8>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f003 030f 	and.w	r3, r3, #15
 80095ca:	683a      	ldr	r2, [r7, #0]
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d001      	beq.n	80095d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	e0b8      	b.n	8009746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f003 0302 	and.w	r3, r3, #2
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d020      	beq.n	8009622 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f003 0304 	and.w	r3, r3, #4
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d005      	beq.n	80095f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80095ec:	4b59      	ldr	r3, [pc, #356]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	4a58      	ldr	r2, [pc, #352]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 80095f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80095f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f003 0308 	and.w	r3, r3, #8
 8009600:	2b00      	cmp	r3, #0
 8009602:	d005      	beq.n	8009610 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009604:	4b53      	ldr	r3, [pc, #332]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	4a52      	ldr	r2, [pc, #328]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 800960a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800960e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009610:	4b50      	ldr	r3, [pc, #320]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	689b      	ldr	r3, [r3, #8]
 800961c:	494d      	ldr	r1, [pc, #308]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 800961e:	4313      	orrs	r3, r2
 8009620:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 0301 	and.w	r3, r3, #1
 800962a:	2b00      	cmp	r3, #0
 800962c:	d044      	beq.n	80096b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	2b01      	cmp	r3, #1
 8009634:	d107      	bne.n	8009646 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009636:	4b47      	ldr	r3, [pc, #284]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800963e:	2b00      	cmp	r3, #0
 8009640:	d119      	bne.n	8009676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009642:	2301      	movs	r3, #1
 8009644:	e07f      	b.n	8009746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	2b02      	cmp	r3, #2
 800964c:	d003      	beq.n	8009656 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009652:	2b03      	cmp	r3, #3
 8009654:	d107      	bne.n	8009666 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009656:	4b3f      	ldr	r3, [pc, #252]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d109      	bne.n	8009676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009662:	2301      	movs	r3, #1
 8009664:	e06f      	b.n	8009746 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009666:	4b3b      	ldr	r3, [pc, #236]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f003 0302 	and.w	r3, r3, #2
 800966e:	2b00      	cmp	r3, #0
 8009670:	d101      	bne.n	8009676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e067      	b.n	8009746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009676:	4b37      	ldr	r3, [pc, #220]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	f023 0203 	bic.w	r2, r3, #3
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	4934      	ldr	r1, [pc, #208]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009684:	4313      	orrs	r3, r2
 8009686:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009688:	f7fc fc58 	bl	8005f3c <HAL_GetTick>
 800968c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800968e:	e00a      	b.n	80096a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009690:	f7fc fc54 	bl	8005f3c <HAL_GetTick>
 8009694:	4602      	mov	r2, r0
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	1ad3      	subs	r3, r2, r3
 800969a:	f241 3288 	movw	r2, #5000	; 0x1388
 800969e:	4293      	cmp	r3, r2
 80096a0:	d901      	bls.n	80096a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80096a2:	2303      	movs	r3, #3
 80096a4:	e04f      	b.n	8009746 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096a6:	4b2b      	ldr	r3, [pc, #172]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	f003 020c 	and.w	r2, r3, #12
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d1eb      	bne.n	8009690 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80096b8:	4b25      	ldr	r3, [pc, #148]	; (8009750 <HAL_RCC_ClockConfig+0x1b8>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f003 030f 	and.w	r3, r3, #15
 80096c0:	683a      	ldr	r2, [r7, #0]
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d20c      	bcs.n	80096e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096c6:	4b22      	ldr	r3, [pc, #136]	; (8009750 <HAL_RCC_ClockConfig+0x1b8>)
 80096c8:	683a      	ldr	r2, [r7, #0]
 80096ca:	b2d2      	uxtb	r2, r2
 80096cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80096ce:	4b20      	ldr	r3, [pc, #128]	; (8009750 <HAL_RCC_ClockConfig+0x1b8>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f003 030f 	and.w	r3, r3, #15
 80096d6:	683a      	ldr	r2, [r7, #0]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d001      	beq.n	80096e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e032      	b.n	8009746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f003 0304 	and.w	r3, r3, #4
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d008      	beq.n	80096fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80096ec:	4b19      	ldr	r3, [pc, #100]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	68db      	ldr	r3, [r3, #12]
 80096f8:	4916      	ldr	r1, [pc, #88]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 80096fa:	4313      	orrs	r3, r2
 80096fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f003 0308 	and.w	r3, r3, #8
 8009706:	2b00      	cmp	r3, #0
 8009708:	d009      	beq.n	800971e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800970a:	4b12      	ldr	r3, [pc, #72]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 800970c:	689b      	ldr	r3, [r3, #8]
 800970e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	691b      	ldr	r3, [r3, #16]
 8009716:	00db      	lsls	r3, r3, #3
 8009718:	490e      	ldr	r1, [pc, #56]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 800971a:	4313      	orrs	r3, r2
 800971c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800971e:	f000 f821 	bl	8009764 <HAL_RCC_GetSysClockFreq>
 8009722:	4601      	mov	r1, r0
 8009724:	4b0b      	ldr	r3, [pc, #44]	; (8009754 <HAL_RCC_ClockConfig+0x1bc>)
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	091b      	lsrs	r3, r3, #4
 800972a:	f003 030f 	and.w	r3, r3, #15
 800972e:	4a0a      	ldr	r2, [pc, #40]	; (8009758 <HAL_RCC_ClockConfig+0x1c0>)
 8009730:	5cd3      	ldrb	r3, [r2, r3]
 8009732:	fa21 f303 	lsr.w	r3, r1, r3
 8009736:	4a09      	ldr	r2, [pc, #36]	; (800975c <HAL_RCC_ClockConfig+0x1c4>)
 8009738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800973a:	4b09      	ldr	r3, [pc, #36]	; (8009760 <HAL_RCC_ClockConfig+0x1c8>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4618      	mov	r0, r3
 8009740:	f7fc f81a 	bl	8005778 <HAL_InitTick>

  return HAL_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3710      	adds	r7, #16
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
 800974e:	bf00      	nop
 8009750:	40023c00 	.word	0x40023c00
 8009754:	40023800 	.word	0x40023800
 8009758:	0800ced0 	.word	0x0800ced0
 800975c:	20000038 	.word	0x20000038
 8009760:	20000058 	.word	0x20000058

08009764 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800976a:	2300      	movs	r3, #0
 800976c:	607b      	str	r3, [r7, #4]
 800976e:	2300      	movs	r3, #0
 8009770:	60fb      	str	r3, [r7, #12]
 8009772:	2300      	movs	r3, #0
 8009774:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009776:	2300      	movs	r3, #0
 8009778:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800977a:	4b63      	ldr	r3, [pc, #396]	; (8009908 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	f003 030c 	and.w	r3, r3, #12
 8009782:	2b04      	cmp	r3, #4
 8009784:	d007      	beq.n	8009796 <HAL_RCC_GetSysClockFreq+0x32>
 8009786:	2b08      	cmp	r3, #8
 8009788:	d008      	beq.n	800979c <HAL_RCC_GetSysClockFreq+0x38>
 800978a:	2b00      	cmp	r3, #0
 800978c:	f040 80b4 	bne.w	80098f8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009790:	4b5e      	ldr	r3, [pc, #376]	; (800990c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009792:	60bb      	str	r3, [r7, #8]
       break;
 8009794:	e0b3      	b.n	80098fe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009796:	4b5e      	ldr	r3, [pc, #376]	; (8009910 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8009798:	60bb      	str	r3, [r7, #8]
      break;
 800979a:	e0b0      	b.n	80098fe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800979c:	4b5a      	ldr	r3, [pc, #360]	; (8009908 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80097a4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80097a6:	4b58      	ldr	r3, [pc, #352]	; (8009908 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d04a      	beq.n	8009848 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80097b2:	4b55      	ldr	r3, [pc, #340]	; (8009908 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	099b      	lsrs	r3, r3, #6
 80097b8:	f04f 0400 	mov.w	r4, #0
 80097bc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80097c0:	f04f 0200 	mov.w	r2, #0
 80097c4:	ea03 0501 	and.w	r5, r3, r1
 80097c8:	ea04 0602 	and.w	r6, r4, r2
 80097cc:	4629      	mov	r1, r5
 80097ce:	4632      	mov	r2, r6
 80097d0:	f04f 0300 	mov.w	r3, #0
 80097d4:	f04f 0400 	mov.w	r4, #0
 80097d8:	0154      	lsls	r4, r2, #5
 80097da:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80097de:	014b      	lsls	r3, r1, #5
 80097e0:	4619      	mov	r1, r3
 80097e2:	4622      	mov	r2, r4
 80097e4:	1b49      	subs	r1, r1, r5
 80097e6:	eb62 0206 	sbc.w	r2, r2, r6
 80097ea:	f04f 0300 	mov.w	r3, #0
 80097ee:	f04f 0400 	mov.w	r4, #0
 80097f2:	0194      	lsls	r4, r2, #6
 80097f4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80097f8:	018b      	lsls	r3, r1, #6
 80097fa:	1a5b      	subs	r3, r3, r1
 80097fc:	eb64 0402 	sbc.w	r4, r4, r2
 8009800:	f04f 0100 	mov.w	r1, #0
 8009804:	f04f 0200 	mov.w	r2, #0
 8009808:	00e2      	lsls	r2, r4, #3
 800980a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800980e:	00d9      	lsls	r1, r3, #3
 8009810:	460b      	mov	r3, r1
 8009812:	4614      	mov	r4, r2
 8009814:	195b      	adds	r3, r3, r5
 8009816:	eb44 0406 	adc.w	r4, r4, r6
 800981a:	f04f 0100 	mov.w	r1, #0
 800981e:	f04f 0200 	mov.w	r2, #0
 8009822:	0262      	lsls	r2, r4, #9
 8009824:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009828:	0259      	lsls	r1, r3, #9
 800982a:	460b      	mov	r3, r1
 800982c:	4614      	mov	r4, r2
 800982e:	4618      	mov	r0, r3
 8009830:	4621      	mov	r1, r4
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f04f 0400 	mov.w	r4, #0
 8009838:	461a      	mov	r2, r3
 800983a:	4623      	mov	r3, r4
 800983c:	f7f6 fd18 	bl	8000270 <__aeabi_uldivmod>
 8009840:	4603      	mov	r3, r0
 8009842:	460c      	mov	r4, r1
 8009844:	60fb      	str	r3, [r7, #12]
 8009846:	e049      	b.n	80098dc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009848:	4b2f      	ldr	r3, [pc, #188]	; (8009908 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	099b      	lsrs	r3, r3, #6
 800984e:	f04f 0400 	mov.w	r4, #0
 8009852:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009856:	f04f 0200 	mov.w	r2, #0
 800985a:	ea03 0501 	and.w	r5, r3, r1
 800985e:	ea04 0602 	and.w	r6, r4, r2
 8009862:	4629      	mov	r1, r5
 8009864:	4632      	mov	r2, r6
 8009866:	f04f 0300 	mov.w	r3, #0
 800986a:	f04f 0400 	mov.w	r4, #0
 800986e:	0154      	lsls	r4, r2, #5
 8009870:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009874:	014b      	lsls	r3, r1, #5
 8009876:	4619      	mov	r1, r3
 8009878:	4622      	mov	r2, r4
 800987a:	1b49      	subs	r1, r1, r5
 800987c:	eb62 0206 	sbc.w	r2, r2, r6
 8009880:	f04f 0300 	mov.w	r3, #0
 8009884:	f04f 0400 	mov.w	r4, #0
 8009888:	0194      	lsls	r4, r2, #6
 800988a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800988e:	018b      	lsls	r3, r1, #6
 8009890:	1a5b      	subs	r3, r3, r1
 8009892:	eb64 0402 	sbc.w	r4, r4, r2
 8009896:	f04f 0100 	mov.w	r1, #0
 800989a:	f04f 0200 	mov.w	r2, #0
 800989e:	00e2      	lsls	r2, r4, #3
 80098a0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80098a4:	00d9      	lsls	r1, r3, #3
 80098a6:	460b      	mov	r3, r1
 80098a8:	4614      	mov	r4, r2
 80098aa:	195b      	adds	r3, r3, r5
 80098ac:	eb44 0406 	adc.w	r4, r4, r6
 80098b0:	f04f 0100 	mov.w	r1, #0
 80098b4:	f04f 0200 	mov.w	r2, #0
 80098b8:	02a2      	lsls	r2, r4, #10
 80098ba:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80098be:	0299      	lsls	r1, r3, #10
 80098c0:	460b      	mov	r3, r1
 80098c2:	4614      	mov	r4, r2
 80098c4:	4618      	mov	r0, r3
 80098c6:	4621      	mov	r1, r4
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f04f 0400 	mov.w	r4, #0
 80098ce:	461a      	mov	r2, r3
 80098d0:	4623      	mov	r3, r4
 80098d2:	f7f6 fccd 	bl	8000270 <__aeabi_uldivmod>
 80098d6:	4603      	mov	r3, r0
 80098d8:	460c      	mov	r4, r1
 80098da:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80098dc:	4b0a      	ldr	r3, [pc, #40]	; (8009908 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	0c1b      	lsrs	r3, r3, #16
 80098e2:	f003 0303 	and.w	r3, r3, #3
 80098e6:	3301      	adds	r3, #1
 80098e8:	005b      	lsls	r3, r3, #1
 80098ea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80098ec:	68fa      	ldr	r2, [r7, #12]
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80098f4:	60bb      	str	r3, [r7, #8]
      break;
 80098f6:	e002      	b.n	80098fe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80098f8:	4b04      	ldr	r3, [pc, #16]	; (800990c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80098fa:	60bb      	str	r3, [r7, #8]
      break;
 80098fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80098fe:	68bb      	ldr	r3, [r7, #8]
}
 8009900:	4618      	mov	r0, r3
 8009902:	3714      	adds	r7, #20
 8009904:	46bd      	mov	sp, r7
 8009906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009908:	40023800 	.word	0x40023800
 800990c:	00f42400 	.word	0x00f42400
 8009910:	007a1200 	.word	0x007a1200

08009914 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009914:	b480      	push	{r7}
 8009916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009918:	4b03      	ldr	r3, [pc, #12]	; (8009928 <HAL_RCC_GetHCLKFreq+0x14>)
 800991a:	681b      	ldr	r3, [r3, #0]
}
 800991c:	4618      	mov	r0, r3
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	20000038 	.word	0x20000038

0800992c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009930:	f7ff fff0 	bl	8009914 <HAL_RCC_GetHCLKFreq>
 8009934:	4601      	mov	r1, r0
 8009936:	4b05      	ldr	r3, [pc, #20]	; (800994c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	0a9b      	lsrs	r3, r3, #10
 800993c:	f003 0307 	and.w	r3, r3, #7
 8009940:	4a03      	ldr	r2, [pc, #12]	; (8009950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009942:	5cd3      	ldrb	r3, [r2, r3]
 8009944:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009948:	4618      	mov	r0, r3
 800994a:	bd80      	pop	{r7, pc}
 800994c:	40023800 	.word	0x40023800
 8009950:	0800cee0 	.word	0x0800cee0

08009954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009958:	f7ff ffdc 	bl	8009914 <HAL_RCC_GetHCLKFreq>
 800995c:	4601      	mov	r1, r0
 800995e:	4b05      	ldr	r3, [pc, #20]	; (8009974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009960:	689b      	ldr	r3, [r3, #8]
 8009962:	0b5b      	lsrs	r3, r3, #13
 8009964:	f003 0307 	and.w	r3, r3, #7
 8009968:	4a03      	ldr	r2, [pc, #12]	; (8009978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800996a:	5cd3      	ldrb	r3, [r2, r3]
 800996c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009970:	4618      	mov	r0, r3
 8009972:	bd80      	pop	{r7, pc}
 8009974:	40023800 	.word	0x40023800
 8009978:	0800cee0 	.word	0x0800cee0

0800997c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800997c:	b480      	push	{r7}
 800997e:	b083      	sub	sp, #12
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	220f      	movs	r2, #15
 800998a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800998c:	4b12      	ldr	r3, [pc, #72]	; (80099d8 <HAL_RCC_GetClockConfig+0x5c>)
 800998e:	689b      	ldr	r3, [r3, #8]
 8009990:	f003 0203 	and.w	r2, r3, #3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009998:	4b0f      	ldr	r3, [pc, #60]	; (80099d8 <HAL_RCC_GetClockConfig+0x5c>)
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80099a4:	4b0c      	ldr	r3, [pc, #48]	; (80099d8 <HAL_RCC_GetClockConfig+0x5c>)
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80099b0:	4b09      	ldr	r3, [pc, #36]	; (80099d8 <HAL_RCC_GetClockConfig+0x5c>)
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	08db      	lsrs	r3, r3, #3
 80099b6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80099be:	4b07      	ldr	r3, [pc, #28]	; (80099dc <HAL_RCC_GetClockConfig+0x60>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f003 020f 	and.w	r2, r3, #15
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	601a      	str	r2, [r3, #0]
}
 80099ca:	bf00      	nop
 80099cc:	370c      	adds	r7, #12
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr
 80099d6:	bf00      	nop
 80099d8:	40023800 	.word	0x40023800
 80099dc:	40023c00 	.word	0x40023c00

080099e0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b086      	sub	sp, #24
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80099e8:	2300      	movs	r3, #0
 80099ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80099ec:	2300      	movs	r3, #0
 80099ee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f003 0301 	and.w	r3, r3, #1
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d105      	bne.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d035      	beq.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009a08:	4b62      	ldr	r3, [pc, #392]	; (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009a0e:	f7fc fa95 	bl	8005f3c <HAL_GetTick>
 8009a12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009a14:	e008      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009a16:	f7fc fa91 	bl	8005f3c <HAL_GetTick>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	1ad3      	subs	r3, r2, r3
 8009a20:	2b02      	cmp	r3, #2
 8009a22:	d901      	bls.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009a24:	2303      	movs	r3, #3
 8009a26:	e0b0      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009a28:	4b5b      	ldr	r3, [pc, #364]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d1f0      	bne.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	019a      	lsls	r2, r3, #6
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	071b      	lsls	r3, r3, #28
 8009a40:	4955      	ldr	r1, [pc, #340]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a42:	4313      	orrs	r3, r2
 8009a44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009a48:	4b52      	ldr	r3, [pc, #328]	; (8009b94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009a4e:	f7fc fa75 	bl	8005f3c <HAL_GetTick>
 8009a52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009a54:	e008      	b.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009a56:	f7fc fa71 	bl	8005f3c <HAL_GetTick>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	1ad3      	subs	r3, r2, r3
 8009a60:	2b02      	cmp	r3, #2
 8009a62:	d901      	bls.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009a64:	2303      	movs	r3, #3
 8009a66:	e090      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009a68:	4b4b      	ldr	r3, [pc, #300]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d0f0      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f003 0302 	and.w	r3, r3, #2
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 8083 	beq.w	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009a82:	2300      	movs	r3, #0
 8009a84:	60fb      	str	r3, [r7, #12]
 8009a86:	4b44      	ldr	r3, [pc, #272]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a8a:	4a43      	ldr	r2, [pc, #268]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a90:	6413      	str	r3, [r2, #64]	; 0x40
 8009a92:	4b41      	ldr	r3, [pc, #260]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a9a:	60fb      	str	r3, [r7, #12]
 8009a9c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009a9e:	4b3f      	ldr	r3, [pc, #252]	; (8009b9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a3e      	ldr	r2, [pc, #248]	; (8009b9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009aa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009aa8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009aaa:	f7fc fa47 	bl	8005f3c <HAL_GetTick>
 8009aae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009ab0:	e008      	b.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009ab2:	f7fc fa43 	bl	8005f3c <HAL_GetTick>
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	1ad3      	subs	r3, r2, r3
 8009abc:	2b02      	cmp	r3, #2
 8009abe:	d901      	bls.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009ac0:	2303      	movs	r3, #3
 8009ac2:	e062      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009ac4:	4b35      	ldr	r3, [pc, #212]	; (8009b9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d0f0      	beq.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009ad0:	4b31      	ldr	r3, [pc, #196]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ad4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ad8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d02f      	beq.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ae8:	693a      	ldr	r2, [r7, #16]
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d028      	beq.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009aee:	4b2a      	ldr	r3, [pc, #168]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009af2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009af6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009af8:	4b29      	ldr	r3, [pc, #164]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009afa:	2201      	movs	r2, #1
 8009afc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009afe:	4b28      	ldr	r3, [pc, #160]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009b00:	2200      	movs	r2, #0
 8009b02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009b04:	4a24      	ldr	r2, [pc, #144]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009b0a:	4b23      	ldr	r3, [pc, #140]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b0e:	f003 0301 	and.w	r3, r3, #1
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d114      	bne.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009b16:	f7fc fa11 	bl	8005f3c <HAL_GetTick>
 8009b1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b1c:	e00a      	b.n	8009b34 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009b1e:	f7fc fa0d 	bl	8005f3c <HAL_GetTick>
 8009b22:	4602      	mov	r2, r0
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	1ad3      	subs	r3, r2, r3
 8009b28:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d901      	bls.n	8009b34 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	e02a      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b34:	4b18      	ldr	r3, [pc, #96]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b38:	f003 0302 	and.w	r3, r3, #2
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d0ee      	beq.n	8009b1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	68db      	ldr	r3, [r3, #12]
 8009b44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b4c:	d10d      	bne.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009b4e:	4b12      	ldr	r3, [pc, #72]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b50:	689b      	ldr	r3, [r3, #8]
 8009b52:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009b5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b62:	490d      	ldr	r1, [pc, #52]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b64:	4313      	orrs	r3, r2
 8009b66:	608b      	str	r3, [r1, #8]
 8009b68:	e005      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009b6a:	4b0b      	ldr	r3, [pc, #44]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b6c:	689b      	ldr	r3, [r3, #8]
 8009b6e:	4a0a      	ldr	r2, [pc, #40]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b70:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009b74:	6093      	str	r3, [r2, #8]
 8009b76:	4b08      	ldr	r3, [pc, #32]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	68db      	ldr	r3, [r3, #12]
 8009b7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b82:	4905      	ldr	r1, [pc, #20]	; (8009b98 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009b84:	4313      	orrs	r3, r2
 8009b86:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3718      	adds	r7, #24
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	42470068 	.word	0x42470068
 8009b98:	40023800 	.word	0x40023800
 8009b9c:	40007000 	.word	0x40007000
 8009ba0:	42470e40 	.word	0x42470e40

08009ba4 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2203      	movs	r2, #3
 8009bb0:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8009bb2:	4b11      	ldr	r3, [pc, #68]	; (8009bf8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009bb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009bb8:	099b      	lsrs	r3, r3, #6
 8009bba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009bc2:	4b0d      	ldr	r3, [pc, #52]	; (8009bf8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009bc8:	0f1b      	lsrs	r3, r3, #28
 8009bca:	f003 0207 	and.w	r2, r3, #7
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8009bd2:	4b09      	ldr	r3, [pc, #36]	; (8009bf8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8009bda:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8009bdc:	4b06      	ldr	r3, [pc, #24]	; (8009bf8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009be0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	431a      	orrs	r2, r3
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8009bec:	bf00      	nop
 8009bee:	3714      	adds	r7, #20
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr
 8009bf8:	40023800 	.word	0x40023800

08009bfc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b087      	sub	sp, #28
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8009c10:	2300      	movs	r3, #0
 8009c12:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d13d      	bne.n	8009c96 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8009c1a:	4b22      	ldr	r3, [pc, #136]	; (8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009c1c:	689b      	ldr	r3, [r3, #8]
 8009c1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009c22:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d004      	beq.n	8009c34 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d12f      	bne.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8009c2e:	4b1e      	ldr	r3, [pc, #120]	; (8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009c30:	617b      	str	r3, [r7, #20]
          break;
 8009c32:	e02f      	b.n	8009c94 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8009c34:	4b1b      	ldr	r3, [pc, #108]	; (8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c40:	d108      	bne.n	8009c54 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009c42:	4b18      	ldr	r3, [pc, #96]	; (8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009c4a:	4a18      	ldr	r2, [pc, #96]	; (8009cac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c50:	613b      	str	r3, [r7, #16]
 8009c52:	e007      	b.n	8009c64 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009c54:	4b13      	ldr	r3, [pc, #76]	; (8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009c56:	685b      	ldr	r3, [r3, #4]
 8009c58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009c5c:	4a14      	ldr	r2, [pc, #80]	; (8009cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8009c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c62:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8009c64:	4b0f      	ldr	r3, [pc, #60]	; (8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c6a:	099b      	lsrs	r3, r3, #6
 8009c6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	fb02 f303 	mul.w	r3, r2, r3
 8009c76:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8009c78:	4b0a      	ldr	r3, [pc, #40]	; (8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8009c7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c7e:	0f1b      	lsrs	r3, r3, #28
 8009c80:	f003 0307 	and.w	r3, r3, #7
 8009c84:	68ba      	ldr	r2, [r7, #8]
 8009c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c8a:	617b      	str	r3, [r7, #20]
          break;
 8009c8c:	e002      	b.n	8009c94 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	617b      	str	r3, [r7, #20]
          break;
 8009c92:	bf00      	nop
        }
      }
      break;
 8009c94:	bf00      	nop
    }
  }
  return frequency;
 8009c96:	697b      	ldr	r3, [r7, #20]
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	371c      	adds	r7, #28
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr
 8009ca4:	40023800 	.word	0x40023800
 8009ca8:	00bb8000 	.word	0x00bb8000
 8009cac:	007a1200 	.word	0x007a1200
 8009cb0:	00f42400 	.word	0x00f42400

08009cb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b082      	sub	sp, #8
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d101      	bne.n	8009cc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	e056      	b.n	8009d74 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d106      	bne.n	8009ce6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f7fb fc9b 	bl	800561c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2202      	movs	r2, #2
 8009cea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cfc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	685a      	ldr	r2, [r3, #4]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	431a      	orrs	r2, r3
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	68db      	ldr	r3, [r3, #12]
 8009d0c:	431a      	orrs	r2, r3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	691b      	ldr	r3, [r3, #16]
 8009d12:	431a      	orrs	r2, r3
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	695b      	ldr	r3, [r3, #20]
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	699b      	ldr	r3, [r3, #24]
 8009d1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d22:	431a      	orrs	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	69db      	ldr	r3, [r3, #28]
 8009d28:	431a      	orrs	r2, r3
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6a1b      	ldr	r3, [r3, #32]
 8009d2e:	ea42 0103 	orr.w	r1, r2, r3
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	430a      	orrs	r2, r1
 8009d3c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	699b      	ldr	r3, [r3, #24]
 8009d42:	0c1b      	lsrs	r3, r3, #16
 8009d44:	f003 0104 	and.w	r1, r3, #4
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	430a      	orrs	r2, r1
 8009d52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	69da      	ldr	r2, [r3, #28]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009d62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009d72:	2300      	movs	r3, #0
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d101      	bne.n	8009d8e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e01a      	b.n	8009dc4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2202      	movs	r2, #2
 8009d92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009da4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f7fb fc80 	bl	80056ac <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2200      	movs	r2, #0
 8009db0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3708      	adds	r7, #8
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}

08009dcc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b088      	sub	sp, #32
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	60f8      	str	r0, [r7, #12]
 8009dd4:	60b9      	str	r1, [r7, #8]
 8009dd6:	603b      	str	r3, [r7, #0]
 8009dd8:	4613      	mov	r3, r2
 8009dda:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009de6:	2b01      	cmp	r3, #1
 8009de8:	d101      	bne.n	8009dee <HAL_SPI_Transmit+0x22>
 8009dea:	2302      	movs	r3, #2
 8009dec:	e11e      	b.n	800a02c <HAL_SPI_Transmit+0x260>
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2201      	movs	r2, #1
 8009df2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009df6:	f7fc f8a1 	bl	8005f3c <HAL_GetTick>
 8009dfa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009dfc:	88fb      	ldrh	r3, [r7, #6]
 8009dfe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e06:	b2db      	uxtb	r3, r3
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d002      	beq.n	8009e12 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009e0c:	2302      	movs	r3, #2
 8009e0e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009e10:	e103      	b.n	800a01a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d002      	beq.n	8009e1e <HAL_SPI_Transmit+0x52>
 8009e18:	88fb      	ldrh	r3, [r7, #6]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d102      	bne.n	8009e24 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009e22:	e0fa      	b.n	800a01a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2203      	movs	r2, #3
 8009e28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	68ba      	ldr	r2, [r7, #8]
 8009e36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	88fa      	ldrh	r2, [r7, #6]
 8009e3c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	88fa      	ldrh	r2, [r7, #6]
 8009e42:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2200      	movs	r2, #0
 8009e48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	2200      	movs	r2, #0
 8009e54:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e6a:	d107      	bne.n	8009e7c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009e7a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e86:	2b40      	cmp	r3, #64	; 0x40
 8009e88:	d007      	beq.n	8009e9a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	681a      	ldr	r2, [r3, #0]
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	68db      	ldr	r3, [r3, #12]
 8009e9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ea2:	d14b      	bne.n	8009f3c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d002      	beq.n	8009eb2 <HAL_SPI_Transmit+0xe6>
 8009eac:	8afb      	ldrh	r3, [r7, #22]
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d13e      	bne.n	8009f30 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb6:	881a      	ldrh	r2, [r3, #0]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ec2:	1c9a      	adds	r2, r3, #2
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	3b01      	subs	r3, #1
 8009ed0:	b29a      	uxth	r2, r3
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009ed6:	e02b      	b.n	8009f30 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	f003 0302 	and.w	r3, r3, #2
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d112      	bne.n	8009f0c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eea:	881a      	ldrh	r2, [r3, #0]
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ef6:	1c9a      	adds	r2, r3, #2
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	3b01      	subs	r3, #1
 8009f04:	b29a      	uxth	r2, r3
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	86da      	strh	r2, [r3, #54]	; 0x36
 8009f0a:	e011      	b.n	8009f30 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f0c:	f7fc f816 	bl	8005f3c <HAL_GetTick>
 8009f10:	4602      	mov	r2, r0
 8009f12:	69bb      	ldr	r3, [r7, #24]
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	683a      	ldr	r2, [r7, #0]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d803      	bhi.n	8009f24 <HAL_SPI_Transmit+0x158>
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f22:	d102      	bne.n	8009f2a <HAL_SPI_Transmit+0x15e>
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d102      	bne.n	8009f30 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8009f2a:	2303      	movs	r3, #3
 8009f2c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009f2e:	e074      	b.n	800a01a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f34:	b29b      	uxth	r3, r3
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1ce      	bne.n	8009ed8 <HAL_SPI_Transmit+0x10c>
 8009f3a:	e04c      	b.n	8009fd6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d002      	beq.n	8009f4a <HAL_SPI_Transmit+0x17e>
 8009f44:	8afb      	ldrh	r3, [r7, #22]
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d140      	bne.n	8009fcc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	330c      	adds	r3, #12
 8009f54:	7812      	ldrb	r2, [r2, #0]
 8009f56:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f5c:	1c5a      	adds	r2, r3, #1
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	3b01      	subs	r3, #1
 8009f6a:	b29a      	uxth	r2, r3
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009f70:	e02c      	b.n	8009fcc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	689b      	ldr	r3, [r3, #8]
 8009f78:	f003 0302 	and.w	r3, r3, #2
 8009f7c:	2b02      	cmp	r3, #2
 8009f7e:	d113      	bne.n	8009fa8 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	330c      	adds	r3, #12
 8009f8a:	7812      	ldrb	r2, [r2, #0]
 8009f8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f92:	1c5a      	adds	r2, r3, #1
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	3b01      	subs	r3, #1
 8009fa0:	b29a      	uxth	r2, r3
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	86da      	strh	r2, [r3, #54]	; 0x36
 8009fa6:	e011      	b.n	8009fcc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009fa8:	f7fb ffc8 	bl	8005f3c <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	69bb      	ldr	r3, [r7, #24]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	683a      	ldr	r2, [r7, #0]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d803      	bhi.n	8009fc0 <HAL_SPI_Transmit+0x1f4>
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009fbe:	d102      	bne.n	8009fc6 <HAL_SPI_Transmit+0x1fa>
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d102      	bne.n	8009fcc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8009fc6:	2303      	movs	r3, #3
 8009fc8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009fca:	e026      	b.n	800a01a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d1cd      	bne.n	8009f72 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009fd6:	69ba      	ldr	r2, [r7, #24]
 8009fd8:	6839      	ldr	r1, [r7, #0]
 8009fda:	68f8      	ldr	r0, [r7, #12]
 8009fdc:	f000 fba4 	bl	800a728 <SPI_EndRxTxTransaction>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d002      	beq.n	8009fec <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	2220      	movs	r2, #32
 8009fea:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	689b      	ldr	r3, [r3, #8]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d10a      	bne.n	800a00a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	613b      	str	r3, [r7, #16]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	613b      	str	r3, [r7, #16]
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	689b      	ldr	r3, [r3, #8]
 800a006:	613b      	str	r3, [r7, #16]
 800a008:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d002      	beq.n	800a018 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	77fb      	strb	r3, [r7, #31]
 800a016:	e000      	b.n	800a01a <HAL_SPI_Transmit+0x24e>
  }

error:
 800a018:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	2201      	movs	r2, #1
 800a01e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2200      	movs	r2, #0
 800a026:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a02a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3720      	adds	r7, #32
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b088      	sub	sp, #32
 800a038:	af02      	add	r7, sp, #8
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	60b9      	str	r1, [r7, #8]
 800a03e:	603b      	str	r3, [r7, #0]
 800a040:	4613      	mov	r3, r2
 800a042:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a044:	2300      	movs	r3, #0
 800a046:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a050:	d112      	bne.n	800a078 <HAL_SPI_Receive+0x44>
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	689b      	ldr	r3, [r3, #8]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d10e      	bne.n	800a078 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2204      	movs	r2, #4
 800a05e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a062:	88fa      	ldrh	r2, [r7, #6]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	9300      	str	r3, [sp, #0]
 800a068:	4613      	mov	r3, r2
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	68b9      	ldr	r1, [r7, #8]
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f000 f8e9 	bl	800a246 <HAL_SPI_TransmitReceive>
 800a074:	4603      	mov	r3, r0
 800a076:	e0e2      	b.n	800a23e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d101      	bne.n	800a086 <HAL_SPI_Receive+0x52>
 800a082:	2302      	movs	r3, #2
 800a084:	e0db      	b.n	800a23e <HAL_SPI_Receive+0x20a>
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2201      	movs	r2, #1
 800a08a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a08e:	f7fb ff55 	bl	8005f3c <HAL_GetTick>
 800a092:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d002      	beq.n	800a0a6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a0a4:	e0c2      	b.n	800a22c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d002      	beq.n	800a0b2 <HAL_SPI_Receive+0x7e>
 800a0ac:	88fb      	ldrh	r3, [r7, #6]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d102      	bne.n	800a0b8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a0b6:	e0b9      	b.n	800a22c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2204      	movs	r2, #4
 800a0bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	68ba      	ldr	r2, [r7, #8]
 800a0ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	88fa      	ldrh	r2, [r7, #6]
 800a0d0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	88fa      	ldrh	r2, [r7, #6]
 800a0d6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0fe:	d107      	bne.n	800a110 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	681a      	ldr	r2, [r3, #0]
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a10e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a11a:	2b40      	cmp	r3, #64	; 0x40
 800a11c:	d007      	beq.n	800a12e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a12c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	68db      	ldr	r3, [r3, #12]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d162      	bne.n	800a1fc <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a136:	e02e      	b.n	800a196 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	f003 0301 	and.w	r3, r3, #1
 800a142:	2b01      	cmp	r3, #1
 800a144:	d115      	bne.n	800a172 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f103 020c 	add.w	r2, r3, #12
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a152:	7812      	ldrb	r2, [r2, #0]
 800a154:	b2d2      	uxtb	r2, r2
 800a156:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a15c:	1c5a      	adds	r2, r3, #1
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a166:	b29b      	uxth	r3, r3
 800a168:	3b01      	subs	r3, #1
 800a16a:	b29a      	uxth	r2, r3
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a170:	e011      	b.n	800a196 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a172:	f7fb fee3 	bl	8005f3c <HAL_GetTick>
 800a176:	4602      	mov	r2, r0
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	683a      	ldr	r2, [r7, #0]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d803      	bhi.n	800a18a <HAL_SPI_Receive+0x156>
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a188:	d102      	bne.n	800a190 <HAL_SPI_Receive+0x15c>
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d102      	bne.n	800a196 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800a190:	2303      	movs	r3, #3
 800a192:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a194:	e04a      	b.n	800a22c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1cb      	bne.n	800a138 <HAL_SPI_Receive+0x104>
 800a1a0:	e031      	b.n	800a206 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	f003 0301 	and.w	r3, r3, #1
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	d113      	bne.n	800a1d8 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68da      	ldr	r2, [r3, #12]
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1ba:	b292      	uxth	r2, r2
 800a1bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1c2:	1c9a      	adds	r2, r3, #2
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	3b01      	subs	r3, #1
 800a1d0:	b29a      	uxth	r2, r3
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a1d6:	e011      	b.n	800a1fc <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a1d8:	f7fb feb0 	bl	8005f3c <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	683a      	ldr	r2, [r7, #0]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d803      	bhi.n	800a1f0 <HAL_SPI_Receive+0x1bc>
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1ee:	d102      	bne.n	800a1f6 <HAL_SPI_Receive+0x1c2>
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d102      	bne.n	800a1fc <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800a1f6:	2303      	movs	r3, #3
 800a1f8:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a1fa:	e017      	b.n	800a22c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a200:	b29b      	uxth	r3, r3
 800a202:	2b00      	cmp	r3, #0
 800a204:	d1cd      	bne.n	800a1a2 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a206:	693a      	ldr	r2, [r7, #16]
 800a208:	6839      	ldr	r1, [r7, #0]
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f000 fa27 	bl	800a65e <SPI_EndRxTransaction>
 800a210:	4603      	mov	r3, r0
 800a212:	2b00      	cmp	r3, #0
 800a214:	d002      	beq.n	800a21c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2220      	movs	r2, #32
 800a21a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a220:	2b00      	cmp	r3, #0
 800a222:	d002      	beq.n	800a22a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	75fb      	strb	r3, [r7, #23]
 800a228:	e000      	b.n	800a22c <HAL_SPI_Receive+0x1f8>
  }

error :
 800a22a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2201      	movs	r2, #1
 800a230:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2200      	movs	r2, #0
 800a238:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a23c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3718      	adds	r7, #24
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}

0800a246 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a246:	b580      	push	{r7, lr}
 800a248:	b08c      	sub	sp, #48	; 0x30
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	60f8      	str	r0, [r7, #12]
 800a24e:	60b9      	str	r1, [r7, #8]
 800a250:	607a      	str	r2, [r7, #4]
 800a252:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a254:	2301      	movs	r3, #1
 800a256:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a258:	2300      	movs	r3, #0
 800a25a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a264:	2b01      	cmp	r3, #1
 800a266:	d101      	bne.n	800a26c <HAL_SPI_TransmitReceive+0x26>
 800a268:	2302      	movs	r3, #2
 800a26a:	e18a      	b.n	800a582 <HAL_SPI_TransmitReceive+0x33c>
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	2201      	movs	r2, #1
 800a270:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a274:	f7fb fe62 	bl	8005f3c <HAL_GetTick>
 800a278:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a280:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a28a:	887b      	ldrh	r3, [r7, #2]
 800a28c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a28e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a292:	2b01      	cmp	r3, #1
 800a294:	d00f      	beq.n	800a2b6 <HAL_SPI_TransmitReceive+0x70>
 800a296:	69fb      	ldr	r3, [r7, #28]
 800a298:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a29c:	d107      	bne.n	800a2ae <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d103      	bne.n	800a2ae <HAL_SPI_TransmitReceive+0x68>
 800a2a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a2aa:	2b04      	cmp	r3, #4
 800a2ac:	d003      	beq.n	800a2b6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a2ae:	2302      	movs	r3, #2
 800a2b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a2b4:	e15b      	b.n	800a56e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d005      	beq.n	800a2c8 <HAL_SPI_TransmitReceive+0x82>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d002      	beq.n	800a2c8 <HAL_SPI_TransmitReceive+0x82>
 800a2c2:	887b      	ldrh	r3, [r7, #2]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d103      	bne.n	800a2d0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a2ce:	e14e      	b.n	800a56e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	2b04      	cmp	r3, #4
 800a2da:	d003      	beq.n	800a2e4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2205      	movs	r2, #5
 800a2e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	887a      	ldrh	r2, [r7, #2]
 800a2f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	887a      	ldrh	r2, [r7, #2]
 800a2fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	68ba      	ldr	r2, [r7, #8]
 800a300:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	887a      	ldrh	r2, [r7, #2]
 800a306:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	887a      	ldrh	r2, [r7, #2]
 800a30c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2200      	movs	r2, #0
 800a312:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2200      	movs	r2, #0
 800a318:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a324:	2b40      	cmp	r3, #64	; 0x40
 800a326:	d007      	beq.n	800a338 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	681a      	ldr	r2, [r3, #0]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a336:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	68db      	ldr	r3, [r3, #12]
 800a33c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a340:	d178      	bne.n	800a434 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d002      	beq.n	800a350 <HAL_SPI_TransmitReceive+0x10a>
 800a34a:	8b7b      	ldrh	r3, [r7, #26]
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d166      	bne.n	800a41e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a354:	881a      	ldrh	r2, [r3, #0]
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a360:	1c9a      	adds	r2, r3, #2
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a36a:	b29b      	uxth	r3, r3
 800a36c:	3b01      	subs	r3, #1
 800a36e:	b29a      	uxth	r2, r3
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a374:	e053      	b.n	800a41e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	f003 0302 	and.w	r3, r3, #2
 800a380:	2b02      	cmp	r3, #2
 800a382:	d11b      	bne.n	800a3bc <HAL_SPI_TransmitReceive+0x176>
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a388:	b29b      	uxth	r3, r3
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d016      	beq.n	800a3bc <HAL_SPI_TransmitReceive+0x176>
 800a38e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a390:	2b01      	cmp	r3, #1
 800a392:	d113      	bne.n	800a3bc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a398:	881a      	ldrh	r2, [r3, #0]
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3a4:	1c9a      	adds	r2, r3, #2
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a3ae:	b29b      	uxth	r3, r3
 800a3b0:	3b01      	subs	r3, #1
 800a3b2:	b29a      	uxth	r2, r3
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	f003 0301 	and.w	r3, r3, #1
 800a3c6:	2b01      	cmp	r3, #1
 800a3c8:	d119      	bne.n	800a3fe <HAL_SPI_TransmitReceive+0x1b8>
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a3ce:	b29b      	uxth	r3, r3
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d014      	beq.n	800a3fe <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	68da      	ldr	r2, [r3, #12]
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3de:	b292      	uxth	r2, r2
 800a3e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e6:	1c9a      	adds	r2, r3, #2
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	3b01      	subs	r3, #1
 800a3f4:	b29a      	uxth	r2, r3
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a3fe:	f7fb fd9d 	bl	8005f3c <HAL_GetTick>
 800a402:	4602      	mov	r2, r0
 800a404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a406:	1ad3      	subs	r3, r2, r3
 800a408:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d807      	bhi.n	800a41e <HAL_SPI_TransmitReceive+0x1d8>
 800a40e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a410:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a414:	d003      	beq.n	800a41e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a416:	2303      	movs	r3, #3
 800a418:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a41c:	e0a7      	b.n	800a56e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a422:	b29b      	uxth	r3, r3
 800a424:	2b00      	cmp	r3, #0
 800a426:	d1a6      	bne.n	800a376 <HAL_SPI_TransmitReceive+0x130>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d1a1      	bne.n	800a376 <HAL_SPI_TransmitReceive+0x130>
 800a432:	e07c      	b.n	800a52e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d002      	beq.n	800a442 <HAL_SPI_TransmitReceive+0x1fc>
 800a43c:	8b7b      	ldrh	r3, [r7, #26]
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d16b      	bne.n	800a51a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	330c      	adds	r3, #12
 800a44c:	7812      	ldrb	r2, [r2, #0]
 800a44e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a454:	1c5a      	adds	r2, r3, #1
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a45e:	b29b      	uxth	r3, r3
 800a460:	3b01      	subs	r3, #1
 800a462:	b29a      	uxth	r2, r3
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a468:	e057      	b.n	800a51a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	f003 0302 	and.w	r3, r3, #2
 800a474:	2b02      	cmp	r3, #2
 800a476:	d11c      	bne.n	800a4b2 <HAL_SPI_TransmitReceive+0x26c>
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d017      	beq.n	800a4b2 <HAL_SPI_TransmitReceive+0x26c>
 800a482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a484:	2b01      	cmp	r3, #1
 800a486:	d114      	bne.n	800a4b2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	330c      	adds	r3, #12
 800a492:	7812      	ldrb	r2, [r2, #0]
 800a494:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a49a:	1c5a      	adds	r2, r3, #1
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	3b01      	subs	r3, #1
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	689b      	ldr	r3, [r3, #8]
 800a4b8:	f003 0301 	and.w	r3, r3, #1
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d119      	bne.n	800a4f4 <HAL_SPI_TransmitReceive+0x2ae>
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4c4:	b29b      	uxth	r3, r3
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d014      	beq.n	800a4f4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	68da      	ldr	r2, [r3, #12]
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4d4:	b2d2      	uxtb	r2, r2
 800a4d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4dc:	1c5a      	adds	r2, r3, #1
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4e6:	b29b      	uxth	r3, r3
 800a4e8:	3b01      	subs	r3, #1
 800a4ea:	b29a      	uxth	r2, r3
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a4f4:	f7fb fd22 	bl	8005f3c <HAL_GetTick>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4fc:	1ad3      	subs	r3, r2, r3
 800a4fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a500:	429a      	cmp	r2, r3
 800a502:	d803      	bhi.n	800a50c <HAL_SPI_TransmitReceive+0x2c6>
 800a504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a506:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a50a:	d102      	bne.n	800a512 <HAL_SPI_TransmitReceive+0x2cc>
 800a50c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d103      	bne.n	800a51a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a512:	2303      	movs	r3, #3
 800a514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a518:	e029      	b.n	800a56e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a51e:	b29b      	uxth	r3, r3
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1a2      	bne.n	800a46a <HAL_SPI_TransmitReceive+0x224>
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a528:	b29b      	uxth	r3, r3
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d19d      	bne.n	800a46a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a52e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a530:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a532:	68f8      	ldr	r0, [r7, #12]
 800a534:	f000 f8f8 	bl	800a728 <SPI_EndRxTxTransaction>
 800a538:	4603      	mov	r3, r0
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d006      	beq.n	800a54c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2220      	movs	r2, #32
 800a548:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a54a:	e010      	b.n	800a56e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d10b      	bne.n	800a56c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a554:	2300      	movs	r3, #0
 800a556:	617b      	str	r3, [r7, #20]
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	617b      	str	r3, [r7, #20]
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	617b      	str	r3, [r7, #20]
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	e000      	b.n	800a56e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a56c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2201      	movs	r2, #1
 800a572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2200      	movs	r2, #0
 800a57a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a57e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a582:	4618      	mov	r0, r3
 800a584:	3730      	adds	r7, #48	; 0x30
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}

0800a58a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a58a:	b580      	push	{r7, lr}
 800a58c:	b084      	sub	sp, #16
 800a58e:	af00      	add	r7, sp, #0
 800a590:	60f8      	str	r0, [r7, #12]
 800a592:	60b9      	str	r1, [r7, #8]
 800a594:	603b      	str	r3, [r7, #0]
 800a596:	4613      	mov	r3, r2
 800a598:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a59a:	e04c      	b.n	800a636 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a5a2:	d048      	beq.n	800a636 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a5a4:	f7fb fcca 	bl	8005f3c <HAL_GetTick>
 800a5a8:	4602      	mov	r2, r0
 800a5aa:	69bb      	ldr	r3, [r7, #24]
 800a5ac:	1ad3      	subs	r3, r2, r3
 800a5ae:	683a      	ldr	r2, [r7, #0]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d902      	bls.n	800a5ba <SPI_WaitFlagStateUntilTimeout+0x30>
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d13d      	bne.n	800a636 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	685a      	ldr	r2, [r3, #4]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a5c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	685b      	ldr	r3, [r3, #4]
 800a5ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a5d2:	d111      	bne.n	800a5f8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	689b      	ldr	r3, [r3, #8]
 800a5d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5dc:	d004      	beq.n	800a5e8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	689b      	ldr	r3, [r3, #8]
 800a5e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5e6:	d107      	bne.n	800a5f8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	681a      	ldr	r2, [r3, #0]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a600:	d10f      	bne.n	800a622 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a610:	601a      	str	r2, [r3, #0]
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	681a      	ldr	r2, [r3, #0]
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a620:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2201      	movs	r2, #1
 800a626:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a632:	2303      	movs	r3, #3
 800a634:	e00f      	b.n	800a656 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	689a      	ldr	r2, [r3, #8]
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	4013      	ands	r3, r2
 800a640:	68ba      	ldr	r2, [r7, #8]
 800a642:	429a      	cmp	r2, r3
 800a644:	bf0c      	ite	eq
 800a646:	2301      	moveq	r3, #1
 800a648:	2300      	movne	r3, #0
 800a64a:	b2db      	uxtb	r3, r3
 800a64c:	461a      	mov	r2, r3
 800a64e:	79fb      	ldrb	r3, [r7, #7]
 800a650:	429a      	cmp	r2, r3
 800a652:	d1a3      	bne.n	800a59c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a654:	2300      	movs	r3, #0
}
 800a656:	4618      	mov	r0, r3
 800a658:	3710      	adds	r7, #16
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b086      	sub	sp, #24
 800a662:	af02      	add	r7, sp, #8
 800a664:	60f8      	str	r0, [r7, #12]
 800a666:	60b9      	str	r1, [r7, #8]
 800a668:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a672:	d111      	bne.n	800a698 <SPI_EndRxTransaction+0x3a>
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a67c:	d004      	beq.n	800a688 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a686:	d107      	bne.n	800a698 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	681a      	ldr	r2, [r3, #0]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a696:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a6a0:	d12a      	bne.n	800a6f8 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	689b      	ldr	r3, [r3, #8]
 800a6a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6aa:	d012      	beq.n	800a6d2 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	9300      	str	r3, [sp, #0]
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	2180      	movs	r1, #128	; 0x80
 800a6b6:	68f8      	ldr	r0, [r7, #12]
 800a6b8:	f7ff ff67 	bl	800a58a <SPI_WaitFlagStateUntilTimeout>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d02d      	beq.n	800a71e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6c6:	f043 0220 	orr.w	r2, r3, #32
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a6ce:	2303      	movs	r3, #3
 800a6d0:	e026      	b.n	800a720 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2101      	movs	r1, #1
 800a6dc:	68f8      	ldr	r0, [r7, #12]
 800a6de:	f7ff ff54 	bl	800a58a <SPI_WaitFlagStateUntilTimeout>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d01a      	beq.n	800a71e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6ec:	f043 0220 	orr.w	r2, r3, #32
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a6f4:	2303      	movs	r3, #3
 800a6f6:	e013      	b.n	800a720 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	2200      	movs	r2, #0
 800a700:	2101      	movs	r1, #1
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f7ff ff41 	bl	800a58a <SPI_WaitFlagStateUntilTimeout>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d007      	beq.n	800a71e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a712:	f043 0220 	orr.w	r2, r3, #32
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a71a:	2303      	movs	r3, #3
 800a71c:	e000      	b.n	800a720 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a71e:	2300      	movs	r3, #0
}
 800a720:	4618      	mov	r0, r3
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b088      	sub	sp, #32
 800a72c:	af02      	add	r7, sp, #8
 800a72e:	60f8      	str	r0, [r7, #12]
 800a730:	60b9      	str	r1, [r7, #8]
 800a732:	607a      	str	r2, [r7, #4]
  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a734:	4b1b      	ldr	r3, [pc, #108]	; (800a7a4 <SPI_EndRxTxTransaction+0x7c>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a1b      	ldr	r2, [pc, #108]	; (800a7a8 <SPI_EndRxTxTransaction+0x80>)
 800a73a:	fba2 2303 	umull	r2, r3, r2, r3
 800a73e:	0d5b      	lsrs	r3, r3, #21
 800a740:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a744:	fb02 f303 	mul.w	r3, r2, r3
 800a748:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a752:	d112      	bne.n	800a77a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	9300      	str	r3, [sp, #0]
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	2200      	movs	r2, #0
 800a75c:	2180      	movs	r1, #128	; 0x80
 800a75e:	68f8      	ldr	r0, [r7, #12]
 800a760:	f7ff ff13 	bl	800a58a <SPI_WaitFlagStateUntilTimeout>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d016      	beq.n	800a798 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a76e:	f043 0220 	orr.w	r2, r3, #32
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a776:	2303      	movs	r3, #3
 800a778:	e00f      	b.n	800a79a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d00a      	beq.n	800a796 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	3b01      	subs	r3, #1
 800a784:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	689b      	ldr	r3, [r3, #8]
 800a78c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a790:	2b80      	cmp	r3, #128	; 0x80
 800a792:	d0f2      	beq.n	800a77a <SPI_EndRxTxTransaction+0x52>
 800a794:	e000      	b.n	800a798 <SPI_EndRxTxTransaction+0x70>
        break;
 800a796:	bf00      	nop
  }

  return HAL_OK;
 800a798:	2300      	movs	r3, #0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3718      	adds	r7, #24
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	bf00      	nop
 800a7a4:	20000038 	.word	0x20000038
 800a7a8:	165e9f81 	.word	0x165e9f81

0800a7ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b082      	sub	sp, #8
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d101      	bne.n	800a7be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e01d      	b.n	800a7fa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d106      	bne.n	800a7d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f815 	bl	800a802 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2202      	movs	r2, #2
 800a7dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681a      	ldr	r2, [r3, #0]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	3304      	adds	r3, #4
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4610      	mov	r0, r2
 800a7ec:	f000 f968 	bl	800aac0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a7f8:	2300      	movs	r3, #0
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a802:	b480      	push	{r7}
 800a804:	b083      	sub	sp, #12
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a80a:	bf00      	nop
 800a80c:	370c      	adds	r7, #12
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr

0800a816 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a816:	b480      	push	{r7}
 800a818:	b085      	sub	sp, #20
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	68da      	ldr	r2, [r3, #12]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f042 0201 	orr.w	r2, r2, #1
 800a82c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	f003 0307 	and.w	r3, r3, #7
 800a838:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2b06      	cmp	r3, #6
 800a83e:	d007      	beq.n	800a850 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	681a      	ldr	r2, [r3, #0]
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	f042 0201 	orr.w	r2, r2, #1
 800a84e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a850:	2300      	movs	r3, #0
}
 800a852:	4618      	mov	r0, r3
 800a854:	3714      	adds	r7, #20
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr

0800a85e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a85e:	b580      	push	{r7, lr}
 800a860:	b082      	sub	sp, #8
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	f003 0302 	and.w	r3, r3, #2
 800a870:	2b02      	cmp	r3, #2
 800a872:	d122      	bne.n	800a8ba <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	f003 0302 	and.w	r3, r3, #2
 800a87e:	2b02      	cmp	r3, #2
 800a880:	d11b      	bne.n	800a8ba <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f06f 0202 	mvn.w	r2, #2
 800a88a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2201      	movs	r2, #1
 800a890:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	699b      	ldr	r3, [r3, #24]
 800a898:	f003 0303 	and.w	r3, r3, #3
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d003      	beq.n	800a8a8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f8ee 	bl	800aa82 <HAL_TIM_IC_CaptureCallback>
 800a8a6:	e005      	b.n	800a8b4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 f8e0 	bl	800aa6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 f8f1 	bl	800aa96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	691b      	ldr	r3, [r3, #16]
 800a8c0:	f003 0304 	and.w	r3, r3, #4
 800a8c4:	2b04      	cmp	r3, #4
 800a8c6:	d122      	bne.n	800a90e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	68db      	ldr	r3, [r3, #12]
 800a8ce:	f003 0304 	and.w	r3, r3, #4
 800a8d2:	2b04      	cmp	r3, #4
 800a8d4:	d11b      	bne.n	800a90e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f06f 0204 	mvn.w	r2, #4
 800a8de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2202      	movs	r2, #2
 800a8e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	699b      	ldr	r3, [r3, #24]
 800a8ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d003      	beq.n	800a8fc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f8c4 	bl	800aa82 <HAL_TIM_IC_CaptureCallback>
 800a8fa:	e005      	b.n	800a908 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 f8b6 	bl	800aa6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 f8c7 	bl	800aa96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2200      	movs	r2, #0
 800a90c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	691b      	ldr	r3, [r3, #16]
 800a914:	f003 0308 	and.w	r3, r3, #8
 800a918:	2b08      	cmp	r3, #8
 800a91a:	d122      	bne.n	800a962 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	68db      	ldr	r3, [r3, #12]
 800a922:	f003 0308 	and.w	r3, r3, #8
 800a926:	2b08      	cmp	r3, #8
 800a928:	d11b      	bne.n	800a962 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f06f 0208 	mvn.w	r2, #8
 800a932:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2204      	movs	r2, #4
 800a938:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	69db      	ldr	r3, [r3, #28]
 800a940:	f003 0303 	and.w	r3, r3, #3
 800a944:	2b00      	cmp	r3, #0
 800a946:	d003      	beq.n	800a950 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f000 f89a 	bl	800aa82 <HAL_TIM_IC_CaptureCallback>
 800a94e:	e005      	b.n	800a95c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 f88c 	bl	800aa6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 f89d 	bl	800aa96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2200      	movs	r2, #0
 800a960:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	691b      	ldr	r3, [r3, #16]
 800a968:	f003 0310 	and.w	r3, r3, #16
 800a96c:	2b10      	cmp	r3, #16
 800a96e:	d122      	bne.n	800a9b6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	68db      	ldr	r3, [r3, #12]
 800a976:	f003 0310 	and.w	r3, r3, #16
 800a97a:	2b10      	cmp	r3, #16
 800a97c:	d11b      	bne.n	800a9b6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f06f 0210 	mvn.w	r2, #16
 800a986:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2208      	movs	r2, #8
 800a98c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	69db      	ldr	r3, [r3, #28]
 800a994:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d003      	beq.n	800a9a4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 f870 	bl	800aa82 <HAL_TIM_IC_CaptureCallback>
 800a9a2:	e005      	b.n	800a9b0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 f862 	bl	800aa6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 f873 	bl	800aa96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	691b      	ldr	r3, [r3, #16]
 800a9bc:	f003 0301 	and.w	r3, r3, #1
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d10e      	bne.n	800a9e2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	f003 0301 	and.w	r3, r3, #1
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d107      	bne.n	800a9e2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f06f 0201 	mvn.w	r2, #1
 800a9da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f7fa f949 	bl	8004c74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	691b      	ldr	r3, [r3, #16]
 800a9e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9ec:	2b80      	cmp	r3, #128	; 0x80
 800a9ee:	d10e      	bne.n	800aa0e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9fa:	2b80      	cmp	r3, #128	; 0x80
 800a9fc:	d107      	bne.n	800aa0e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aa06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f000 f903 	bl	800ac14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	691b      	ldr	r3, [r3, #16]
 800aa14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa18:	2b40      	cmp	r3, #64	; 0x40
 800aa1a:	d10e      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68db      	ldr	r3, [r3, #12]
 800aa22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa26:	2b40      	cmp	r3, #64	; 0x40
 800aa28:	d107      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aa32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 f838 	bl	800aaaa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	f003 0320 	and.w	r3, r3, #32
 800aa44:	2b20      	cmp	r3, #32
 800aa46:	d10e      	bne.n	800aa66 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	f003 0320 	and.w	r3, r3, #32
 800aa52:	2b20      	cmp	r3, #32
 800aa54:	d107      	bne.n	800aa66 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f06f 0220 	mvn.w	r2, #32
 800aa5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 f8cd 	bl	800ac00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa66:	bf00      	nop
 800aa68:	3708      	adds	r7, #8
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aa6e:	b480      	push	{r7}
 800aa70:	b083      	sub	sp, #12
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aa76:	bf00      	nop
 800aa78:	370c      	adds	r7, #12
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr

0800aa82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aa82:	b480      	push	{r7}
 800aa84:	b083      	sub	sp, #12
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aa8a:	bf00      	nop
 800aa8c:	370c      	adds	r7, #12
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr

0800aa96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aa96:	b480      	push	{r7}
 800aa98:	b083      	sub	sp, #12
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aa9e:	bf00      	nop
 800aaa0:	370c      	adds	r7, #12
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa8:	4770      	bx	lr

0800aaaa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aaaa:	b480      	push	{r7}
 800aaac:	b083      	sub	sp, #12
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aab2:	bf00      	nop
 800aab4:	370c      	adds	r7, #12
 800aab6:	46bd      	mov	sp, r7
 800aab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabc:	4770      	bx	lr
	...

0800aac0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b085      	sub	sp, #20
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	4a40      	ldr	r2, [pc, #256]	; (800abd4 <TIM_Base_SetConfig+0x114>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d013      	beq.n	800ab00 <TIM_Base_SetConfig+0x40>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aade:	d00f      	beq.n	800ab00 <TIM_Base_SetConfig+0x40>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	4a3d      	ldr	r2, [pc, #244]	; (800abd8 <TIM_Base_SetConfig+0x118>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d00b      	beq.n	800ab00 <TIM_Base_SetConfig+0x40>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	4a3c      	ldr	r2, [pc, #240]	; (800abdc <TIM_Base_SetConfig+0x11c>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d007      	beq.n	800ab00 <TIM_Base_SetConfig+0x40>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	4a3b      	ldr	r2, [pc, #236]	; (800abe0 <TIM_Base_SetConfig+0x120>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d003      	beq.n	800ab00 <TIM_Base_SetConfig+0x40>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	4a3a      	ldr	r2, [pc, #232]	; (800abe4 <TIM_Base_SetConfig+0x124>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d108      	bne.n	800ab12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	68fa      	ldr	r2, [r7, #12]
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	4a2f      	ldr	r2, [pc, #188]	; (800abd4 <TIM_Base_SetConfig+0x114>)
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d02b      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab20:	d027      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	4a2c      	ldr	r2, [pc, #176]	; (800abd8 <TIM_Base_SetConfig+0x118>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d023      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	4a2b      	ldr	r2, [pc, #172]	; (800abdc <TIM_Base_SetConfig+0x11c>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d01f      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a2a      	ldr	r2, [pc, #168]	; (800abe0 <TIM_Base_SetConfig+0x120>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d01b      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	4a29      	ldr	r2, [pc, #164]	; (800abe4 <TIM_Base_SetConfig+0x124>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d017      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a28      	ldr	r2, [pc, #160]	; (800abe8 <TIM_Base_SetConfig+0x128>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d013      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	4a27      	ldr	r2, [pc, #156]	; (800abec <TIM_Base_SetConfig+0x12c>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d00f      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	4a26      	ldr	r2, [pc, #152]	; (800abf0 <TIM_Base_SetConfig+0x130>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d00b      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4a25      	ldr	r2, [pc, #148]	; (800abf4 <TIM_Base_SetConfig+0x134>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d007      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	4a24      	ldr	r2, [pc, #144]	; (800abf8 <TIM_Base_SetConfig+0x138>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d003      	beq.n	800ab72 <TIM_Base_SetConfig+0xb2>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	4a23      	ldr	r2, [pc, #140]	; (800abfc <TIM_Base_SetConfig+0x13c>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d108      	bne.n	800ab84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	68db      	ldr	r3, [r3, #12]
 800ab7e:	68fa      	ldr	r2, [r7, #12]
 800ab80:	4313      	orrs	r3, r2
 800ab82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	695b      	ldr	r3, [r3, #20]
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	68fa      	ldr	r2, [r7, #12]
 800ab96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	689a      	ldr	r2, [r3, #8]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a0a      	ldr	r2, [pc, #40]	; (800abd4 <TIM_Base_SetConfig+0x114>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d003      	beq.n	800abb8 <TIM_Base_SetConfig+0xf8>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	4a0c      	ldr	r2, [pc, #48]	; (800abe4 <TIM_Base_SetConfig+0x124>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d103      	bne.n	800abc0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	691a      	ldr	r2, [r3, #16]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2201      	movs	r2, #1
 800abc4:	615a      	str	r2, [r3, #20]
}
 800abc6:	bf00      	nop
 800abc8:	3714      	adds	r7, #20
 800abca:	46bd      	mov	sp, r7
 800abcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd0:	4770      	bx	lr
 800abd2:	bf00      	nop
 800abd4:	40010000 	.word	0x40010000
 800abd8:	40000400 	.word	0x40000400
 800abdc:	40000800 	.word	0x40000800
 800abe0:	40000c00 	.word	0x40000c00
 800abe4:	40010400 	.word	0x40010400
 800abe8:	40014000 	.word	0x40014000
 800abec:	40014400 	.word	0x40014400
 800abf0:	40014800 	.word	0x40014800
 800abf4:	40001800 	.word	0x40001800
 800abf8:	40001c00 	.word	0x40001c00
 800abfc:	40002000 	.word	0x40002000

0800ac00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ac08:	bf00      	nop
 800ac0a:	370c      	adds	r7, #12
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b083      	sub	sp, #12
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ac1c:	bf00      	nop
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d101      	bne.n	800ac3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ac36:	2301      	movs	r3, #1
 800ac38:	e03f      	b.n	800acba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d106      	bne.n	800ac54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f7fa fd4a 	bl	80056e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2224      	movs	r2, #36	; 0x24
 800ac58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	68da      	ldr	r2, [r3, #12]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f000 f90b 	bl	800ae88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	691a      	ldr	r2, [r3, #16]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ac80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	695a      	ldr	r2, [r3, #20]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ac90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	68da      	ldr	r2, [r3, #12]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aca0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2200      	movs	r2, #0
 800aca6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2220      	movs	r2, #32
 800acac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2220      	movs	r2, #32
 800acb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3708      	adds	r7, #8
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}

0800acc2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800acc2:	b580      	push	{r7, lr}
 800acc4:	b088      	sub	sp, #32
 800acc6:	af02      	add	r7, sp, #8
 800acc8:	60f8      	str	r0, [r7, #12]
 800acca:	60b9      	str	r1, [r7, #8]
 800accc:	603b      	str	r3, [r7, #0]
 800acce:	4613      	mov	r3, r2
 800acd0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800acd2:	2300      	movs	r3, #0
 800acd4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800acdc:	b2db      	uxtb	r3, r3
 800acde:	2b20      	cmp	r3, #32
 800ace0:	f040 8083 	bne.w	800adea <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d002      	beq.n	800acf0 <HAL_UART_Transmit+0x2e>
 800acea:	88fb      	ldrh	r3, [r7, #6]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d101      	bne.n	800acf4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	e07b      	b.n	800adec <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d101      	bne.n	800ad02 <HAL_UART_Transmit+0x40>
 800acfe:	2302      	movs	r3, #2
 800ad00:	e074      	b.n	800adec <HAL_UART_Transmit+0x12a>
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2201      	movs	r2, #1
 800ad06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2221      	movs	r2, #33	; 0x21
 800ad14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800ad18:	f7fb f910 	bl	8005f3c <HAL_GetTick>
 800ad1c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	88fa      	ldrh	r2, [r7, #6]
 800ad22:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	88fa      	ldrh	r2, [r7, #6]
 800ad28:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800ad32:	e042      	b.n	800adba <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ad38:	b29b      	uxth	r3, r3
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	b29a      	uxth	r2, r3
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	689b      	ldr	r3, [r3, #8]
 800ad46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad4a:	d122      	bne.n	800ad92 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	9300      	str	r3, [sp, #0]
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	2200      	movs	r2, #0
 800ad54:	2180      	movs	r1, #128	; 0x80
 800ad56:	68f8      	ldr	r0, [r7, #12]
 800ad58:	f000 f84c 	bl	800adf4 <UART_WaitOnFlagUntilTimeout>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d001      	beq.n	800ad66 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800ad62:	2303      	movs	r3, #3
 800ad64:	e042      	b.n	800adec <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	881b      	ldrh	r3, [r3, #0]
 800ad6e:	461a      	mov	r2, r3
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad78:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	691b      	ldr	r3, [r3, #16]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d103      	bne.n	800ad8a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	3302      	adds	r3, #2
 800ad86:	60bb      	str	r3, [r7, #8]
 800ad88:	e017      	b.n	800adba <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	3301      	adds	r3, #1
 800ad8e:	60bb      	str	r3, [r7, #8]
 800ad90:	e013      	b.n	800adba <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	9300      	str	r3, [sp, #0]
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	2180      	movs	r1, #128	; 0x80
 800ad9c:	68f8      	ldr	r0, [r7, #12]
 800ad9e:	f000 f829 	bl	800adf4 <UART_WaitOnFlagUntilTimeout>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d001      	beq.n	800adac <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800ada8:	2303      	movs	r3, #3
 800adaa:	e01f      	b.n	800adec <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	1c5a      	adds	r2, r3, #1
 800adb0:	60ba      	str	r2, [r7, #8]
 800adb2:	781a      	ldrb	r2, [r3, #0]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d1b7      	bne.n	800ad34 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	9300      	str	r3, [sp, #0]
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	2200      	movs	r2, #0
 800adcc:	2140      	movs	r1, #64	; 0x40
 800adce:	68f8      	ldr	r0, [r7, #12]
 800add0:	f000 f810 	bl	800adf4 <UART_WaitOnFlagUntilTimeout>
 800add4:	4603      	mov	r3, r0
 800add6:	2b00      	cmp	r3, #0
 800add8:	d001      	beq.n	800adde <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800adda:	2303      	movs	r3, #3
 800addc:	e006      	b.n	800adec <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2220      	movs	r2, #32
 800ade2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800ade6:	2300      	movs	r3, #0
 800ade8:	e000      	b.n	800adec <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800adea:	2302      	movs	r3, #2
  }
}
 800adec:	4618      	mov	r0, r3
 800adee:	3718      	adds	r7, #24
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	603b      	str	r3, [r7, #0]
 800ae00:	4613      	mov	r3, r2
 800ae02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae04:	e02c      	b.n	800ae60 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae06:	69bb      	ldr	r3, [r7, #24]
 800ae08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae0c:	d028      	beq.n	800ae60 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800ae0e:	69bb      	ldr	r3, [r7, #24]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d007      	beq.n	800ae24 <UART_WaitOnFlagUntilTimeout+0x30>
 800ae14:	f7fb f892 	bl	8005f3c <HAL_GetTick>
 800ae18:	4602      	mov	r2, r0
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	1ad3      	subs	r3, r2, r3
 800ae1e:	69ba      	ldr	r2, [r7, #24]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d21d      	bcs.n	800ae60 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68da      	ldr	r2, [r3, #12]
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ae32:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	695a      	ldr	r2, [r3, #20]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f022 0201 	bic.w	r2, r2, #1
 800ae42:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2220      	movs	r2, #32
 800ae48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2220      	movs	r2, #32
 800ae50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2200      	movs	r2, #0
 800ae58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800ae5c:	2303      	movs	r3, #3
 800ae5e:	e00f      	b.n	800ae80 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	4013      	ands	r3, r2
 800ae6a:	68ba      	ldr	r2, [r7, #8]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	bf0c      	ite	eq
 800ae70:	2301      	moveq	r3, #1
 800ae72:	2300      	movne	r3, #0
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	461a      	mov	r2, r3
 800ae78:	79fb      	ldrb	r3, [r7, #7]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d0c3      	beq.n	800ae06 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ae7e:	2300      	movs	r3, #0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3710      	adds	r7, #16
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae8c:	b085      	sub	sp, #20
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	691b      	ldr	r3, [r3, #16]
 800ae98:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	68da      	ldr	r2, [r3, #12]
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	430a      	orrs	r2, r1
 800aea6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	689a      	ldr	r2, [r3, #8]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	691b      	ldr	r3, [r3, #16]
 800aeb0:	431a      	orrs	r2, r3
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	695b      	ldr	r3, [r3, #20]
 800aeb6:	431a      	orrs	r2, r3
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	69db      	ldr	r3, [r3, #28]
 800aebc:	4313      	orrs	r3, r2
 800aebe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	68db      	ldr	r3, [r3, #12]
 800aec6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800aeca:	f023 030c 	bic.w	r3, r3, #12
 800aece:	687a      	ldr	r2, [r7, #4]
 800aed0:	6812      	ldr	r2, [r2, #0]
 800aed2:	68f9      	ldr	r1, [r7, #12]
 800aed4:	430b      	orrs	r3, r1
 800aed6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	695b      	ldr	r3, [r3, #20]
 800aede:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	699a      	ldr	r2, [r3, #24]
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	430a      	orrs	r2, r1
 800aeec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	69db      	ldr	r3, [r3, #28]
 800aef2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aef6:	f040 818b 	bne.w	800b210 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	4ac1      	ldr	r2, [pc, #772]	; (800b204 <UART_SetConfig+0x37c>)
 800af00:	4293      	cmp	r3, r2
 800af02:	d005      	beq.n	800af10 <UART_SetConfig+0x88>
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	4abf      	ldr	r2, [pc, #764]	; (800b208 <UART_SetConfig+0x380>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	f040 80bd 	bne.w	800b08a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800af10:	f7fe fd20 	bl	8009954 <HAL_RCC_GetPCLK2Freq>
 800af14:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	461d      	mov	r5, r3
 800af1a:	f04f 0600 	mov.w	r6, #0
 800af1e:	46a8      	mov	r8, r5
 800af20:	46b1      	mov	r9, r6
 800af22:	eb18 0308 	adds.w	r3, r8, r8
 800af26:	eb49 0409 	adc.w	r4, r9, r9
 800af2a:	4698      	mov	r8, r3
 800af2c:	46a1      	mov	r9, r4
 800af2e:	eb18 0805 	adds.w	r8, r8, r5
 800af32:	eb49 0906 	adc.w	r9, r9, r6
 800af36:	f04f 0100 	mov.w	r1, #0
 800af3a:	f04f 0200 	mov.w	r2, #0
 800af3e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800af42:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800af46:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800af4a:	4688      	mov	r8, r1
 800af4c:	4691      	mov	r9, r2
 800af4e:	eb18 0005 	adds.w	r0, r8, r5
 800af52:	eb49 0106 	adc.w	r1, r9, r6
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	685b      	ldr	r3, [r3, #4]
 800af5a:	461d      	mov	r5, r3
 800af5c:	f04f 0600 	mov.w	r6, #0
 800af60:	196b      	adds	r3, r5, r5
 800af62:	eb46 0406 	adc.w	r4, r6, r6
 800af66:	461a      	mov	r2, r3
 800af68:	4623      	mov	r3, r4
 800af6a:	f7f5 f981 	bl	8000270 <__aeabi_uldivmod>
 800af6e:	4603      	mov	r3, r0
 800af70:	460c      	mov	r4, r1
 800af72:	461a      	mov	r2, r3
 800af74:	4ba5      	ldr	r3, [pc, #660]	; (800b20c <UART_SetConfig+0x384>)
 800af76:	fba3 2302 	umull	r2, r3, r3, r2
 800af7a:	095b      	lsrs	r3, r3, #5
 800af7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	461d      	mov	r5, r3
 800af84:	f04f 0600 	mov.w	r6, #0
 800af88:	46a9      	mov	r9, r5
 800af8a:	46b2      	mov	sl, r6
 800af8c:	eb19 0309 	adds.w	r3, r9, r9
 800af90:	eb4a 040a 	adc.w	r4, sl, sl
 800af94:	4699      	mov	r9, r3
 800af96:	46a2      	mov	sl, r4
 800af98:	eb19 0905 	adds.w	r9, r9, r5
 800af9c:	eb4a 0a06 	adc.w	sl, sl, r6
 800afa0:	f04f 0100 	mov.w	r1, #0
 800afa4:	f04f 0200 	mov.w	r2, #0
 800afa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800afac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800afb0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800afb4:	4689      	mov	r9, r1
 800afb6:	4692      	mov	sl, r2
 800afb8:	eb19 0005 	adds.w	r0, r9, r5
 800afbc:	eb4a 0106 	adc.w	r1, sl, r6
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	685b      	ldr	r3, [r3, #4]
 800afc4:	461d      	mov	r5, r3
 800afc6:	f04f 0600 	mov.w	r6, #0
 800afca:	196b      	adds	r3, r5, r5
 800afcc:	eb46 0406 	adc.w	r4, r6, r6
 800afd0:	461a      	mov	r2, r3
 800afd2:	4623      	mov	r3, r4
 800afd4:	f7f5 f94c 	bl	8000270 <__aeabi_uldivmod>
 800afd8:	4603      	mov	r3, r0
 800afda:	460c      	mov	r4, r1
 800afdc:	461a      	mov	r2, r3
 800afde:	4b8b      	ldr	r3, [pc, #556]	; (800b20c <UART_SetConfig+0x384>)
 800afe0:	fba3 1302 	umull	r1, r3, r3, r2
 800afe4:	095b      	lsrs	r3, r3, #5
 800afe6:	2164      	movs	r1, #100	; 0x64
 800afe8:	fb01 f303 	mul.w	r3, r1, r3
 800afec:	1ad3      	subs	r3, r2, r3
 800afee:	00db      	lsls	r3, r3, #3
 800aff0:	3332      	adds	r3, #50	; 0x32
 800aff2:	4a86      	ldr	r2, [pc, #536]	; (800b20c <UART_SetConfig+0x384>)
 800aff4:	fba2 2303 	umull	r2, r3, r2, r3
 800aff8:	095b      	lsrs	r3, r3, #5
 800affa:	005b      	lsls	r3, r3, #1
 800affc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b000:	4498      	add	r8, r3
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	461d      	mov	r5, r3
 800b006:	f04f 0600 	mov.w	r6, #0
 800b00a:	46a9      	mov	r9, r5
 800b00c:	46b2      	mov	sl, r6
 800b00e:	eb19 0309 	adds.w	r3, r9, r9
 800b012:	eb4a 040a 	adc.w	r4, sl, sl
 800b016:	4699      	mov	r9, r3
 800b018:	46a2      	mov	sl, r4
 800b01a:	eb19 0905 	adds.w	r9, r9, r5
 800b01e:	eb4a 0a06 	adc.w	sl, sl, r6
 800b022:	f04f 0100 	mov.w	r1, #0
 800b026:	f04f 0200 	mov.w	r2, #0
 800b02a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b02e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b032:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b036:	4689      	mov	r9, r1
 800b038:	4692      	mov	sl, r2
 800b03a:	eb19 0005 	adds.w	r0, r9, r5
 800b03e:	eb4a 0106 	adc.w	r1, sl, r6
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	461d      	mov	r5, r3
 800b048:	f04f 0600 	mov.w	r6, #0
 800b04c:	196b      	adds	r3, r5, r5
 800b04e:	eb46 0406 	adc.w	r4, r6, r6
 800b052:	461a      	mov	r2, r3
 800b054:	4623      	mov	r3, r4
 800b056:	f7f5 f90b 	bl	8000270 <__aeabi_uldivmod>
 800b05a:	4603      	mov	r3, r0
 800b05c:	460c      	mov	r4, r1
 800b05e:	461a      	mov	r2, r3
 800b060:	4b6a      	ldr	r3, [pc, #424]	; (800b20c <UART_SetConfig+0x384>)
 800b062:	fba3 1302 	umull	r1, r3, r3, r2
 800b066:	095b      	lsrs	r3, r3, #5
 800b068:	2164      	movs	r1, #100	; 0x64
 800b06a:	fb01 f303 	mul.w	r3, r1, r3
 800b06e:	1ad3      	subs	r3, r2, r3
 800b070:	00db      	lsls	r3, r3, #3
 800b072:	3332      	adds	r3, #50	; 0x32
 800b074:	4a65      	ldr	r2, [pc, #404]	; (800b20c <UART_SetConfig+0x384>)
 800b076:	fba2 2303 	umull	r2, r3, r2, r3
 800b07a:	095b      	lsrs	r3, r3, #5
 800b07c:	f003 0207 	and.w	r2, r3, #7
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	4442      	add	r2, r8
 800b086:	609a      	str	r2, [r3, #8]
 800b088:	e26f      	b.n	800b56a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b08a:	f7fe fc4f 	bl	800992c <HAL_RCC_GetPCLK1Freq>
 800b08e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	461d      	mov	r5, r3
 800b094:	f04f 0600 	mov.w	r6, #0
 800b098:	46a8      	mov	r8, r5
 800b09a:	46b1      	mov	r9, r6
 800b09c:	eb18 0308 	adds.w	r3, r8, r8
 800b0a0:	eb49 0409 	adc.w	r4, r9, r9
 800b0a4:	4698      	mov	r8, r3
 800b0a6:	46a1      	mov	r9, r4
 800b0a8:	eb18 0805 	adds.w	r8, r8, r5
 800b0ac:	eb49 0906 	adc.w	r9, r9, r6
 800b0b0:	f04f 0100 	mov.w	r1, #0
 800b0b4:	f04f 0200 	mov.w	r2, #0
 800b0b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b0bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b0c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b0c4:	4688      	mov	r8, r1
 800b0c6:	4691      	mov	r9, r2
 800b0c8:	eb18 0005 	adds.w	r0, r8, r5
 800b0cc:	eb49 0106 	adc.w	r1, r9, r6
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	685b      	ldr	r3, [r3, #4]
 800b0d4:	461d      	mov	r5, r3
 800b0d6:	f04f 0600 	mov.w	r6, #0
 800b0da:	196b      	adds	r3, r5, r5
 800b0dc:	eb46 0406 	adc.w	r4, r6, r6
 800b0e0:	461a      	mov	r2, r3
 800b0e2:	4623      	mov	r3, r4
 800b0e4:	f7f5 f8c4 	bl	8000270 <__aeabi_uldivmod>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	4b47      	ldr	r3, [pc, #284]	; (800b20c <UART_SetConfig+0x384>)
 800b0f0:	fba3 2302 	umull	r2, r3, r3, r2
 800b0f4:	095b      	lsrs	r3, r3, #5
 800b0f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	461d      	mov	r5, r3
 800b0fe:	f04f 0600 	mov.w	r6, #0
 800b102:	46a9      	mov	r9, r5
 800b104:	46b2      	mov	sl, r6
 800b106:	eb19 0309 	adds.w	r3, r9, r9
 800b10a:	eb4a 040a 	adc.w	r4, sl, sl
 800b10e:	4699      	mov	r9, r3
 800b110:	46a2      	mov	sl, r4
 800b112:	eb19 0905 	adds.w	r9, r9, r5
 800b116:	eb4a 0a06 	adc.w	sl, sl, r6
 800b11a:	f04f 0100 	mov.w	r1, #0
 800b11e:	f04f 0200 	mov.w	r2, #0
 800b122:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b126:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b12a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b12e:	4689      	mov	r9, r1
 800b130:	4692      	mov	sl, r2
 800b132:	eb19 0005 	adds.w	r0, r9, r5
 800b136:	eb4a 0106 	adc.w	r1, sl, r6
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	685b      	ldr	r3, [r3, #4]
 800b13e:	461d      	mov	r5, r3
 800b140:	f04f 0600 	mov.w	r6, #0
 800b144:	196b      	adds	r3, r5, r5
 800b146:	eb46 0406 	adc.w	r4, r6, r6
 800b14a:	461a      	mov	r2, r3
 800b14c:	4623      	mov	r3, r4
 800b14e:	f7f5 f88f 	bl	8000270 <__aeabi_uldivmod>
 800b152:	4603      	mov	r3, r0
 800b154:	460c      	mov	r4, r1
 800b156:	461a      	mov	r2, r3
 800b158:	4b2c      	ldr	r3, [pc, #176]	; (800b20c <UART_SetConfig+0x384>)
 800b15a:	fba3 1302 	umull	r1, r3, r3, r2
 800b15e:	095b      	lsrs	r3, r3, #5
 800b160:	2164      	movs	r1, #100	; 0x64
 800b162:	fb01 f303 	mul.w	r3, r1, r3
 800b166:	1ad3      	subs	r3, r2, r3
 800b168:	00db      	lsls	r3, r3, #3
 800b16a:	3332      	adds	r3, #50	; 0x32
 800b16c:	4a27      	ldr	r2, [pc, #156]	; (800b20c <UART_SetConfig+0x384>)
 800b16e:	fba2 2303 	umull	r2, r3, r2, r3
 800b172:	095b      	lsrs	r3, r3, #5
 800b174:	005b      	lsls	r3, r3, #1
 800b176:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b17a:	4498      	add	r8, r3
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	461d      	mov	r5, r3
 800b180:	f04f 0600 	mov.w	r6, #0
 800b184:	46a9      	mov	r9, r5
 800b186:	46b2      	mov	sl, r6
 800b188:	eb19 0309 	adds.w	r3, r9, r9
 800b18c:	eb4a 040a 	adc.w	r4, sl, sl
 800b190:	4699      	mov	r9, r3
 800b192:	46a2      	mov	sl, r4
 800b194:	eb19 0905 	adds.w	r9, r9, r5
 800b198:	eb4a 0a06 	adc.w	sl, sl, r6
 800b19c:	f04f 0100 	mov.w	r1, #0
 800b1a0:	f04f 0200 	mov.w	r2, #0
 800b1a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b1a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b1ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b1b0:	4689      	mov	r9, r1
 800b1b2:	4692      	mov	sl, r2
 800b1b4:	eb19 0005 	adds.w	r0, r9, r5
 800b1b8:	eb4a 0106 	adc.w	r1, sl, r6
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	461d      	mov	r5, r3
 800b1c2:	f04f 0600 	mov.w	r6, #0
 800b1c6:	196b      	adds	r3, r5, r5
 800b1c8:	eb46 0406 	adc.w	r4, r6, r6
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	4623      	mov	r3, r4
 800b1d0:	f7f5 f84e 	bl	8000270 <__aeabi_uldivmod>
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	460c      	mov	r4, r1
 800b1d8:	461a      	mov	r2, r3
 800b1da:	4b0c      	ldr	r3, [pc, #48]	; (800b20c <UART_SetConfig+0x384>)
 800b1dc:	fba3 1302 	umull	r1, r3, r3, r2
 800b1e0:	095b      	lsrs	r3, r3, #5
 800b1e2:	2164      	movs	r1, #100	; 0x64
 800b1e4:	fb01 f303 	mul.w	r3, r1, r3
 800b1e8:	1ad3      	subs	r3, r2, r3
 800b1ea:	00db      	lsls	r3, r3, #3
 800b1ec:	3332      	adds	r3, #50	; 0x32
 800b1ee:	4a07      	ldr	r2, [pc, #28]	; (800b20c <UART_SetConfig+0x384>)
 800b1f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b1f4:	095b      	lsrs	r3, r3, #5
 800b1f6:	f003 0207 	and.w	r2, r3, #7
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	4442      	add	r2, r8
 800b200:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b202:	e1b2      	b.n	800b56a <UART_SetConfig+0x6e2>
 800b204:	40011000 	.word	0x40011000
 800b208:	40011400 	.word	0x40011400
 800b20c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4ad7      	ldr	r2, [pc, #860]	; (800b574 <UART_SetConfig+0x6ec>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d005      	beq.n	800b226 <UART_SetConfig+0x39e>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	4ad6      	ldr	r2, [pc, #856]	; (800b578 <UART_SetConfig+0x6f0>)
 800b220:	4293      	cmp	r3, r2
 800b222:	f040 80d1 	bne.w	800b3c8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b226:	f7fe fb95 	bl	8009954 <HAL_RCC_GetPCLK2Freq>
 800b22a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	469a      	mov	sl, r3
 800b230:	f04f 0b00 	mov.w	fp, #0
 800b234:	46d0      	mov	r8, sl
 800b236:	46d9      	mov	r9, fp
 800b238:	eb18 0308 	adds.w	r3, r8, r8
 800b23c:	eb49 0409 	adc.w	r4, r9, r9
 800b240:	4698      	mov	r8, r3
 800b242:	46a1      	mov	r9, r4
 800b244:	eb18 080a 	adds.w	r8, r8, sl
 800b248:	eb49 090b 	adc.w	r9, r9, fp
 800b24c:	f04f 0100 	mov.w	r1, #0
 800b250:	f04f 0200 	mov.w	r2, #0
 800b254:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b258:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b25c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b260:	4688      	mov	r8, r1
 800b262:	4691      	mov	r9, r2
 800b264:	eb1a 0508 	adds.w	r5, sl, r8
 800b268:	eb4b 0609 	adc.w	r6, fp, r9
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	4619      	mov	r1, r3
 800b272:	f04f 0200 	mov.w	r2, #0
 800b276:	f04f 0300 	mov.w	r3, #0
 800b27a:	f04f 0400 	mov.w	r4, #0
 800b27e:	0094      	lsls	r4, r2, #2
 800b280:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b284:	008b      	lsls	r3, r1, #2
 800b286:	461a      	mov	r2, r3
 800b288:	4623      	mov	r3, r4
 800b28a:	4628      	mov	r0, r5
 800b28c:	4631      	mov	r1, r6
 800b28e:	f7f4 ffef 	bl	8000270 <__aeabi_uldivmod>
 800b292:	4603      	mov	r3, r0
 800b294:	460c      	mov	r4, r1
 800b296:	461a      	mov	r2, r3
 800b298:	4bb8      	ldr	r3, [pc, #736]	; (800b57c <UART_SetConfig+0x6f4>)
 800b29a:	fba3 2302 	umull	r2, r3, r3, r2
 800b29e:	095b      	lsrs	r3, r3, #5
 800b2a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	469b      	mov	fp, r3
 800b2a8:	f04f 0c00 	mov.w	ip, #0
 800b2ac:	46d9      	mov	r9, fp
 800b2ae:	46e2      	mov	sl, ip
 800b2b0:	eb19 0309 	adds.w	r3, r9, r9
 800b2b4:	eb4a 040a 	adc.w	r4, sl, sl
 800b2b8:	4699      	mov	r9, r3
 800b2ba:	46a2      	mov	sl, r4
 800b2bc:	eb19 090b 	adds.w	r9, r9, fp
 800b2c0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b2c4:	f04f 0100 	mov.w	r1, #0
 800b2c8:	f04f 0200 	mov.w	r2, #0
 800b2cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b2d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b2d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b2d8:	4689      	mov	r9, r1
 800b2da:	4692      	mov	sl, r2
 800b2dc:	eb1b 0509 	adds.w	r5, fp, r9
 800b2e0:	eb4c 060a 	adc.w	r6, ip, sl
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	f04f 0200 	mov.w	r2, #0
 800b2ee:	f04f 0300 	mov.w	r3, #0
 800b2f2:	f04f 0400 	mov.w	r4, #0
 800b2f6:	0094      	lsls	r4, r2, #2
 800b2f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b2fc:	008b      	lsls	r3, r1, #2
 800b2fe:	461a      	mov	r2, r3
 800b300:	4623      	mov	r3, r4
 800b302:	4628      	mov	r0, r5
 800b304:	4631      	mov	r1, r6
 800b306:	f7f4 ffb3 	bl	8000270 <__aeabi_uldivmod>
 800b30a:	4603      	mov	r3, r0
 800b30c:	460c      	mov	r4, r1
 800b30e:	461a      	mov	r2, r3
 800b310:	4b9a      	ldr	r3, [pc, #616]	; (800b57c <UART_SetConfig+0x6f4>)
 800b312:	fba3 1302 	umull	r1, r3, r3, r2
 800b316:	095b      	lsrs	r3, r3, #5
 800b318:	2164      	movs	r1, #100	; 0x64
 800b31a:	fb01 f303 	mul.w	r3, r1, r3
 800b31e:	1ad3      	subs	r3, r2, r3
 800b320:	011b      	lsls	r3, r3, #4
 800b322:	3332      	adds	r3, #50	; 0x32
 800b324:	4a95      	ldr	r2, [pc, #596]	; (800b57c <UART_SetConfig+0x6f4>)
 800b326:	fba2 2303 	umull	r2, r3, r2, r3
 800b32a:	095b      	lsrs	r3, r3, #5
 800b32c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b330:	4498      	add	r8, r3
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	469b      	mov	fp, r3
 800b336:	f04f 0c00 	mov.w	ip, #0
 800b33a:	46d9      	mov	r9, fp
 800b33c:	46e2      	mov	sl, ip
 800b33e:	eb19 0309 	adds.w	r3, r9, r9
 800b342:	eb4a 040a 	adc.w	r4, sl, sl
 800b346:	4699      	mov	r9, r3
 800b348:	46a2      	mov	sl, r4
 800b34a:	eb19 090b 	adds.w	r9, r9, fp
 800b34e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b352:	f04f 0100 	mov.w	r1, #0
 800b356:	f04f 0200 	mov.w	r2, #0
 800b35a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b35e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b362:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b366:	4689      	mov	r9, r1
 800b368:	4692      	mov	sl, r2
 800b36a:	eb1b 0509 	adds.w	r5, fp, r9
 800b36e:	eb4c 060a 	adc.w	r6, ip, sl
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	4619      	mov	r1, r3
 800b378:	f04f 0200 	mov.w	r2, #0
 800b37c:	f04f 0300 	mov.w	r3, #0
 800b380:	f04f 0400 	mov.w	r4, #0
 800b384:	0094      	lsls	r4, r2, #2
 800b386:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b38a:	008b      	lsls	r3, r1, #2
 800b38c:	461a      	mov	r2, r3
 800b38e:	4623      	mov	r3, r4
 800b390:	4628      	mov	r0, r5
 800b392:	4631      	mov	r1, r6
 800b394:	f7f4 ff6c 	bl	8000270 <__aeabi_uldivmod>
 800b398:	4603      	mov	r3, r0
 800b39a:	460c      	mov	r4, r1
 800b39c:	461a      	mov	r2, r3
 800b39e:	4b77      	ldr	r3, [pc, #476]	; (800b57c <UART_SetConfig+0x6f4>)
 800b3a0:	fba3 1302 	umull	r1, r3, r3, r2
 800b3a4:	095b      	lsrs	r3, r3, #5
 800b3a6:	2164      	movs	r1, #100	; 0x64
 800b3a8:	fb01 f303 	mul.w	r3, r1, r3
 800b3ac:	1ad3      	subs	r3, r2, r3
 800b3ae:	011b      	lsls	r3, r3, #4
 800b3b0:	3332      	adds	r3, #50	; 0x32
 800b3b2:	4a72      	ldr	r2, [pc, #456]	; (800b57c <UART_SetConfig+0x6f4>)
 800b3b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b3b8:	095b      	lsrs	r3, r3, #5
 800b3ba:	f003 020f 	and.w	r2, r3, #15
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	4442      	add	r2, r8
 800b3c4:	609a      	str	r2, [r3, #8]
 800b3c6:	e0d0      	b.n	800b56a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b3c8:	f7fe fab0 	bl	800992c <HAL_RCC_GetPCLK1Freq>
 800b3cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	469a      	mov	sl, r3
 800b3d2:	f04f 0b00 	mov.w	fp, #0
 800b3d6:	46d0      	mov	r8, sl
 800b3d8:	46d9      	mov	r9, fp
 800b3da:	eb18 0308 	adds.w	r3, r8, r8
 800b3de:	eb49 0409 	adc.w	r4, r9, r9
 800b3e2:	4698      	mov	r8, r3
 800b3e4:	46a1      	mov	r9, r4
 800b3e6:	eb18 080a 	adds.w	r8, r8, sl
 800b3ea:	eb49 090b 	adc.w	r9, r9, fp
 800b3ee:	f04f 0100 	mov.w	r1, #0
 800b3f2:	f04f 0200 	mov.w	r2, #0
 800b3f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b3fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b3fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b402:	4688      	mov	r8, r1
 800b404:	4691      	mov	r9, r2
 800b406:	eb1a 0508 	adds.w	r5, sl, r8
 800b40a:	eb4b 0609 	adc.w	r6, fp, r9
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	4619      	mov	r1, r3
 800b414:	f04f 0200 	mov.w	r2, #0
 800b418:	f04f 0300 	mov.w	r3, #0
 800b41c:	f04f 0400 	mov.w	r4, #0
 800b420:	0094      	lsls	r4, r2, #2
 800b422:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b426:	008b      	lsls	r3, r1, #2
 800b428:	461a      	mov	r2, r3
 800b42a:	4623      	mov	r3, r4
 800b42c:	4628      	mov	r0, r5
 800b42e:	4631      	mov	r1, r6
 800b430:	f7f4 ff1e 	bl	8000270 <__aeabi_uldivmod>
 800b434:	4603      	mov	r3, r0
 800b436:	460c      	mov	r4, r1
 800b438:	461a      	mov	r2, r3
 800b43a:	4b50      	ldr	r3, [pc, #320]	; (800b57c <UART_SetConfig+0x6f4>)
 800b43c:	fba3 2302 	umull	r2, r3, r3, r2
 800b440:	095b      	lsrs	r3, r3, #5
 800b442:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	469b      	mov	fp, r3
 800b44a:	f04f 0c00 	mov.w	ip, #0
 800b44e:	46d9      	mov	r9, fp
 800b450:	46e2      	mov	sl, ip
 800b452:	eb19 0309 	adds.w	r3, r9, r9
 800b456:	eb4a 040a 	adc.w	r4, sl, sl
 800b45a:	4699      	mov	r9, r3
 800b45c:	46a2      	mov	sl, r4
 800b45e:	eb19 090b 	adds.w	r9, r9, fp
 800b462:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b466:	f04f 0100 	mov.w	r1, #0
 800b46a:	f04f 0200 	mov.w	r2, #0
 800b46e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b472:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b476:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b47a:	4689      	mov	r9, r1
 800b47c:	4692      	mov	sl, r2
 800b47e:	eb1b 0509 	adds.w	r5, fp, r9
 800b482:	eb4c 060a 	adc.w	r6, ip, sl
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	4619      	mov	r1, r3
 800b48c:	f04f 0200 	mov.w	r2, #0
 800b490:	f04f 0300 	mov.w	r3, #0
 800b494:	f04f 0400 	mov.w	r4, #0
 800b498:	0094      	lsls	r4, r2, #2
 800b49a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b49e:	008b      	lsls	r3, r1, #2
 800b4a0:	461a      	mov	r2, r3
 800b4a2:	4623      	mov	r3, r4
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	4631      	mov	r1, r6
 800b4a8:	f7f4 fee2 	bl	8000270 <__aeabi_uldivmod>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	460c      	mov	r4, r1
 800b4b0:	461a      	mov	r2, r3
 800b4b2:	4b32      	ldr	r3, [pc, #200]	; (800b57c <UART_SetConfig+0x6f4>)
 800b4b4:	fba3 1302 	umull	r1, r3, r3, r2
 800b4b8:	095b      	lsrs	r3, r3, #5
 800b4ba:	2164      	movs	r1, #100	; 0x64
 800b4bc:	fb01 f303 	mul.w	r3, r1, r3
 800b4c0:	1ad3      	subs	r3, r2, r3
 800b4c2:	011b      	lsls	r3, r3, #4
 800b4c4:	3332      	adds	r3, #50	; 0x32
 800b4c6:	4a2d      	ldr	r2, [pc, #180]	; (800b57c <UART_SetConfig+0x6f4>)
 800b4c8:	fba2 2303 	umull	r2, r3, r2, r3
 800b4cc:	095b      	lsrs	r3, r3, #5
 800b4ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b4d2:	4498      	add	r8, r3
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	469b      	mov	fp, r3
 800b4d8:	f04f 0c00 	mov.w	ip, #0
 800b4dc:	46d9      	mov	r9, fp
 800b4de:	46e2      	mov	sl, ip
 800b4e0:	eb19 0309 	adds.w	r3, r9, r9
 800b4e4:	eb4a 040a 	adc.w	r4, sl, sl
 800b4e8:	4699      	mov	r9, r3
 800b4ea:	46a2      	mov	sl, r4
 800b4ec:	eb19 090b 	adds.w	r9, r9, fp
 800b4f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b4f4:	f04f 0100 	mov.w	r1, #0
 800b4f8:	f04f 0200 	mov.w	r2, #0
 800b4fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b500:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b504:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b508:	4689      	mov	r9, r1
 800b50a:	4692      	mov	sl, r2
 800b50c:	eb1b 0509 	adds.w	r5, fp, r9
 800b510:	eb4c 060a 	adc.w	r6, ip, sl
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	4619      	mov	r1, r3
 800b51a:	f04f 0200 	mov.w	r2, #0
 800b51e:	f04f 0300 	mov.w	r3, #0
 800b522:	f04f 0400 	mov.w	r4, #0
 800b526:	0094      	lsls	r4, r2, #2
 800b528:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b52c:	008b      	lsls	r3, r1, #2
 800b52e:	461a      	mov	r2, r3
 800b530:	4623      	mov	r3, r4
 800b532:	4628      	mov	r0, r5
 800b534:	4631      	mov	r1, r6
 800b536:	f7f4 fe9b 	bl	8000270 <__aeabi_uldivmod>
 800b53a:	4603      	mov	r3, r0
 800b53c:	460c      	mov	r4, r1
 800b53e:	461a      	mov	r2, r3
 800b540:	4b0e      	ldr	r3, [pc, #56]	; (800b57c <UART_SetConfig+0x6f4>)
 800b542:	fba3 1302 	umull	r1, r3, r3, r2
 800b546:	095b      	lsrs	r3, r3, #5
 800b548:	2164      	movs	r1, #100	; 0x64
 800b54a:	fb01 f303 	mul.w	r3, r1, r3
 800b54e:	1ad3      	subs	r3, r2, r3
 800b550:	011b      	lsls	r3, r3, #4
 800b552:	3332      	adds	r3, #50	; 0x32
 800b554:	4a09      	ldr	r2, [pc, #36]	; (800b57c <UART_SetConfig+0x6f4>)
 800b556:	fba2 2303 	umull	r2, r3, r2, r3
 800b55a:	095b      	lsrs	r3, r3, #5
 800b55c:	f003 020f 	and.w	r2, r3, #15
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	4442      	add	r2, r8
 800b566:	609a      	str	r2, [r3, #8]
}
 800b568:	e7ff      	b.n	800b56a <UART_SetConfig+0x6e2>
 800b56a:	bf00      	nop
 800b56c:	3714      	adds	r7, #20
 800b56e:	46bd      	mov	sp, r7
 800b570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b574:	40011000 	.word	0x40011000
 800b578:	40011400 	.word	0x40011400
 800b57c:	51eb851f 	.word	0x51eb851f

0800b580 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800b580:	b480      	push	{r7}
 800b582:	b085      	sub	sp, #20
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	68fa      	ldr	r2, [r7, #12]
 800b594:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	689a      	ldr	r2, [r3, #8]
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	683a      	ldr	r2, [r7, #0]
 800b5a4:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	683a      	ldr	r2, [r7, #0]
 800b5aa:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	1c5a      	adds	r2, r3, #1
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	601a      	str	r2, [r3, #0]
}
 800b5bc:	bf00      	nop
 800b5be:	3714      	adds	r7, #20
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr

0800b5c8 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b085      	sub	sp, #20
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	691b      	ldr	r3, [r3, #16]
 800b5d4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	687a      	ldr	r2, [r7, #4]
 800b5dc:	6892      	ldr	r2, [r2, #8]
 800b5de:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	6852      	ldr	r2, [r2, #4]
 800b5e8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	429a      	cmp	r2, r3
 800b5f2:	d103      	bne.n	800b5fc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	689a      	ldr	r2, [r3, #8]
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2200      	movs	r2, #0
 800b600:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	1e5a      	subs	r2, r3, #1
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
}
 800b610:	4618      	mov	r0, r3
 800b612:	3714      	adds	r7, #20
 800b614:	46bd      	mov	sp, r7
 800b616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61a:	4770      	bx	lr

0800b61c <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b08e      	sub	sp, #56	; 0x38
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 800b62a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d109      	bne.n	800b644 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b634:	f383 8811 	msr	BASEPRI, r3
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	f3bf 8f4f 	dsb	sy
 800b640:	623b      	str	r3, [r7, #32]
 800b642:	e7fe      	b.n	800b642 <xQueueGiveFromISR+0x26>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800b644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d009      	beq.n	800b660 <xQueueGiveFromISR+0x44>
 800b64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b650:	f383 8811 	msr	BASEPRI, r3
 800b654:	f3bf 8f6f 	isb	sy
 800b658:	f3bf 8f4f 	dsb	sy
 800b65c:	61fb      	str	r3, [r7, #28]
 800b65e:	e7fe      	b.n	800b65e <xQueueGiveFromISR+0x42>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d103      	bne.n	800b670 <xQueueGiveFromISR+0x54>
 800b668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d101      	bne.n	800b674 <xQueueGiveFromISR+0x58>
 800b670:	2301      	movs	r3, #1
 800b672:	e000      	b.n	800b676 <xQueueGiveFromISR+0x5a>
 800b674:	2300      	movs	r3, #0
 800b676:	2b00      	cmp	r3, #0
 800b678:	d109      	bne.n	800b68e <xQueueGiveFromISR+0x72>
 800b67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67e:	f383 8811 	msr	BASEPRI, r3
 800b682:	f3bf 8f6f 	isb	sy
 800b686:	f3bf 8f4f 	dsb	sy
 800b68a:	61bb      	str	r3, [r7, #24]
 800b68c:	e7fe      	b.n	800b68c <xQueueGiveFromISR+0x70>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b68e:	f000 fa63 	bl	800bb58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b692:	f3ef 8211 	mrs	r2, BASEPRI
 800b696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69a:	f383 8811 	msr	BASEPRI, r3
 800b69e:	f3bf 8f6f 	isb	sy
 800b6a2:	f3bf 8f4f 	dsb	sy
 800b6a6:	617a      	str	r2, [r7, #20]
 800b6a8:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b6aa:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6b2:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 800b6b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6ba:	429a      	cmp	r2, r3
 800b6bc:	d239      	bcs.n	800b732 <xQueueGiveFromISR+0x116>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800b6be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b6c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6ca:	1c5a      	adds	r2, r3, #1
 800b6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ce:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800b6d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b6d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6d8:	d112      	bne.n	800b700 <xQueueGiveFromISR+0xe4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d024      	beq.n	800b72c <xQueueGiveFromISR+0x110>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b6e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6e4:	3324      	adds	r3, #36	; 0x24
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f000 f942 	bl	800b970 <xTaskRemoveFromEventList>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d01c      	beq.n	800b72c <xQueueGiveFromISR+0x110>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d019      	beq.n	800b72c <xQueueGiveFromISR+0x110>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	601a      	str	r2, [r3, #0]
 800b6fe:	e015      	b.n	800b72c <xQueueGiveFromISR+0x110>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800b700:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b704:	2b7f      	cmp	r3, #127	; 0x7f
 800b706:	d109      	bne.n	800b71c <xQueueGiveFromISR+0x100>
	__asm volatile
 800b708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b70c:	f383 8811 	msr	BASEPRI, r3
 800b710:	f3bf 8f6f 	isb	sy
 800b714:	f3bf 8f4f 	dsb	sy
 800b718:	60fb      	str	r3, [r7, #12]
 800b71a:	e7fe      	b.n	800b71a <xQueueGiveFromISR+0xfe>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b720:	3301      	adds	r3, #1
 800b722:	b2db      	uxtb	r3, r3
 800b724:	b25a      	sxtb	r2, r3
 800b726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800b72c:	2301      	movs	r3, #1
 800b72e:	637b      	str	r3, [r7, #52]	; 0x34
 800b730:	e001      	b.n	800b736 <xQueueGiveFromISR+0x11a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800b732:	2300      	movs	r3, #0
 800b734:	637b      	str	r3, [r7, #52]	; 0x34
 800b736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b738:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800b740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b742:	4618      	mov	r0, r3
 800b744:	3738      	adds	r7, #56	; 0x38
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
	...

0800b74c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b086      	sub	sp, #24
 800b750:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b752:	2300      	movs	r3, #0
 800b754:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b756:	4b4e      	ldr	r3, [pc, #312]	; (800b890 <xTaskIncrementTick+0x144>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	f040 8087 	bne.w	800b86e <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b760:	4b4c      	ldr	r3, [pc, #304]	; (800b894 <xTaskIncrementTick+0x148>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	3301      	adds	r3, #1
 800b766:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b768:	4a4a      	ldr	r2, [pc, #296]	; (800b894 <xTaskIncrementTick+0x148>)
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d11f      	bne.n	800b7b4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b774:	4b48      	ldr	r3, [pc, #288]	; (800b898 <xTaskIncrementTick+0x14c>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d009      	beq.n	800b792 <xTaskIncrementTick+0x46>
	__asm volatile
 800b77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b782:	f383 8811 	msr	BASEPRI, r3
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	f3bf 8f4f 	dsb	sy
 800b78e:	603b      	str	r3, [r7, #0]
 800b790:	e7fe      	b.n	800b790 <xTaskIncrementTick+0x44>
 800b792:	4b41      	ldr	r3, [pc, #260]	; (800b898 <xTaskIncrementTick+0x14c>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	60fb      	str	r3, [r7, #12]
 800b798:	4b40      	ldr	r3, [pc, #256]	; (800b89c <xTaskIncrementTick+0x150>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	4a3e      	ldr	r2, [pc, #248]	; (800b898 <xTaskIncrementTick+0x14c>)
 800b79e:	6013      	str	r3, [r2, #0]
 800b7a0:	4a3e      	ldr	r2, [pc, #248]	; (800b89c <xTaskIncrementTick+0x150>)
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	6013      	str	r3, [r2, #0]
 800b7a6:	4b3e      	ldr	r3, [pc, #248]	; (800b8a0 <xTaskIncrementTick+0x154>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	4a3c      	ldr	r2, [pc, #240]	; (800b8a0 <xTaskIncrementTick+0x154>)
 800b7ae:	6013      	str	r3, [r2, #0]
 800b7b0:	f000 f940 	bl	800ba34 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b7b4:	4b3b      	ldr	r3, [pc, #236]	; (800b8a4 <xTaskIncrementTick+0x158>)
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	693a      	ldr	r2, [r7, #16]
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d348      	bcc.n	800b850 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b7be:	4b36      	ldr	r3, [pc, #216]	; (800b898 <xTaskIncrementTick+0x14c>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d104      	bne.n	800b7d2 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7c8:	4b36      	ldr	r3, [pc, #216]	; (800b8a4 <xTaskIncrementTick+0x158>)
 800b7ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7ce:	601a      	str	r2, [r3, #0]
					break;
 800b7d0:	e03e      	b.n	800b850 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7d2:	4b31      	ldr	r3, [pc, #196]	; (800b898 <xTaskIncrementTick+0x14c>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	68db      	ldr	r3, [r3, #12]
 800b7d8:	68db      	ldr	r3, [r3, #12]
 800b7da:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b7e2:	693a      	ldr	r2, [r7, #16]
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d203      	bcs.n	800b7f2 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b7ea:	4a2e      	ldr	r2, [pc, #184]	; (800b8a4 <xTaskIncrementTick+0x158>)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b7f0:	e02e      	b.n	800b850 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	3304      	adds	r3, #4
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7ff fee6 	bl	800b5c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b800:	2b00      	cmp	r3, #0
 800b802:	d004      	beq.n	800b80e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	3318      	adds	r3, #24
 800b808:	4618      	mov	r0, r3
 800b80a:	f7ff fedd 	bl	800b5c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b812:	2201      	movs	r2, #1
 800b814:	409a      	lsls	r2, r3
 800b816:	4b24      	ldr	r3, [pc, #144]	; (800b8a8 <xTaskIncrementTick+0x15c>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	4313      	orrs	r3, r2
 800b81c:	4a22      	ldr	r2, [pc, #136]	; (800b8a8 <xTaskIncrementTick+0x15c>)
 800b81e:	6013      	str	r3, [r2, #0]
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b824:	4613      	mov	r3, r2
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	4413      	add	r3, r2
 800b82a:	009b      	lsls	r3, r3, #2
 800b82c:	4a1f      	ldr	r2, [pc, #124]	; (800b8ac <xTaskIncrementTick+0x160>)
 800b82e:	441a      	add	r2, r3
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	3304      	adds	r3, #4
 800b834:	4619      	mov	r1, r3
 800b836:	4610      	mov	r0, r2
 800b838:	f7ff fea2 	bl	800b580 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b840:	4b1b      	ldr	r3, [pc, #108]	; (800b8b0 <xTaskIncrementTick+0x164>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b846:	429a      	cmp	r2, r3
 800b848:	d3b9      	bcc.n	800b7be <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b84a:	2301      	movs	r3, #1
 800b84c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b84e:	e7b6      	b.n	800b7be <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b850:	4b17      	ldr	r3, [pc, #92]	; (800b8b0 <xTaskIncrementTick+0x164>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b856:	4915      	ldr	r1, [pc, #84]	; (800b8ac <xTaskIncrementTick+0x160>)
 800b858:	4613      	mov	r3, r2
 800b85a:	009b      	lsls	r3, r3, #2
 800b85c:	4413      	add	r3, r2
 800b85e:	009b      	lsls	r3, r3, #2
 800b860:	440b      	add	r3, r1
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	2b01      	cmp	r3, #1
 800b866:	d907      	bls.n	800b878 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800b868:	2301      	movs	r3, #1
 800b86a:	617b      	str	r3, [r7, #20]
 800b86c:	e004      	b.n	800b878 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b86e:	4b11      	ldr	r3, [pc, #68]	; (800b8b4 <xTaskIncrementTick+0x168>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	3301      	adds	r3, #1
 800b874:	4a0f      	ldr	r2, [pc, #60]	; (800b8b4 <xTaskIncrementTick+0x168>)
 800b876:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b878:	4b0f      	ldr	r3, [pc, #60]	; (800b8b8 <xTaskIncrementTick+0x16c>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d001      	beq.n	800b884 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800b880:	2301      	movs	r3, #1
 800b882:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b884:	697b      	ldr	r3, [r7, #20]
}
 800b886:	4618      	mov	r0, r3
 800b888:	3718      	adds	r7, #24
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
 800b88e:	bf00      	nop
 800b890:	20001334 	.word	0x20001334
 800b894:	2000131c 	.word	0x2000131c
 800b898:	20001300 	.word	0x20001300
 800b89c:	20001304 	.word	0x20001304
 800b8a0:	2000132c 	.word	0x2000132c
 800b8a4:	20001330 	.word	0x20001330
 800b8a8:	20001320 	.word	0x20001320
 800b8ac:	200011d4 	.word	0x200011d4
 800b8b0:	200011d0 	.word	0x200011d0
 800b8b4:	20001324 	.word	0x20001324
 800b8b8:	20001328 	.word	0x20001328

0800b8bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b087      	sub	sp, #28
 800b8c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b8c2:	4b26      	ldr	r3, [pc, #152]	; (800b95c <vTaskSwitchContext+0xa0>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d003      	beq.n	800b8d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b8ca:	4b25      	ldr	r3, [pc, #148]	; (800b960 <vTaskSwitchContext+0xa4>)
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b8d0:	e03e      	b.n	800b950 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800b8d2:	4b23      	ldr	r3, [pc, #140]	; (800b960 <vTaskSwitchContext+0xa4>)
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8d8:	4b22      	ldr	r3, [pc, #136]	; (800b964 <vTaskSwitchContext+0xa8>)
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	fab3 f383 	clz	r3, r3
 800b8e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b8e6:	7afb      	ldrb	r3, [r7, #11]
 800b8e8:	f1c3 031f 	rsb	r3, r3, #31
 800b8ec:	617b      	str	r3, [r7, #20]
 800b8ee:	491e      	ldr	r1, [pc, #120]	; (800b968 <vTaskSwitchContext+0xac>)
 800b8f0:	697a      	ldr	r2, [r7, #20]
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	009b      	lsls	r3, r3, #2
 800b8f6:	4413      	add	r3, r2
 800b8f8:	009b      	lsls	r3, r3, #2
 800b8fa:	440b      	add	r3, r1
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d109      	bne.n	800b916 <vTaskSwitchContext+0x5a>
	__asm volatile
 800b902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b906:	f383 8811 	msr	BASEPRI, r3
 800b90a:	f3bf 8f6f 	isb	sy
 800b90e:	f3bf 8f4f 	dsb	sy
 800b912:	607b      	str	r3, [r7, #4]
 800b914:	e7fe      	b.n	800b914 <vTaskSwitchContext+0x58>
 800b916:	697a      	ldr	r2, [r7, #20]
 800b918:	4613      	mov	r3, r2
 800b91a:	009b      	lsls	r3, r3, #2
 800b91c:	4413      	add	r3, r2
 800b91e:	009b      	lsls	r3, r3, #2
 800b920:	4a11      	ldr	r2, [pc, #68]	; (800b968 <vTaskSwitchContext+0xac>)
 800b922:	4413      	add	r3, r2
 800b924:	613b      	str	r3, [r7, #16]
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	685b      	ldr	r3, [r3, #4]
 800b92a:	685a      	ldr	r2, [r3, #4]
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	605a      	str	r2, [r3, #4]
 800b930:	693b      	ldr	r3, [r7, #16]
 800b932:	685a      	ldr	r2, [r3, #4]
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	3308      	adds	r3, #8
 800b938:	429a      	cmp	r2, r3
 800b93a:	d104      	bne.n	800b946 <vTaskSwitchContext+0x8a>
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	685a      	ldr	r2, [r3, #4]
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	605a      	str	r2, [r3, #4]
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	685b      	ldr	r3, [r3, #4]
 800b94a:	68db      	ldr	r3, [r3, #12]
 800b94c:	4a07      	ldr	r2, [pc, #28]	; (800b96c <vTaskSwitchContext+0xb0>)
 800b94e:	6013      	str	r3, [r2, #0]
}
 800b950:	bf00      	nop
 800b952:	371c      	adds	r7, #28
 800b954:	46bd      	mov	sp, r7
 800b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95a:	4770      	bx	lr
 800b95c:	20001334 	.word	0x20001334
 800b960:	20001328 	.word	0x20001328
 800b964:	20001320 	.word	0x20001320
 800b968:	200011d4 	.word	0x200011d4
 800b96c:	200011d0 	.word	0x200011d0

0800b970 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b086      	sub	sp, #24
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	68db      	ldr	r3, [r3, #12]
 800b97c:	68db      	ldr	r3, [r3, #12]
 800b97e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d109      	bne.n	800b99a <xTaskRemoveFromEventList+0x2a>
 800b986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b98a:	f383 8811 	msr	BASEPRI, r3
 800b98e:	f3bf 8f6f 	isb	sy
 800b992:	f3bf 8f4f 	dsb	sy
 800b996:	60fb      	str	r3, [r7, #12]
 800b998:	e7fe      	b.n	800b998 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b99a:	693b      	ldr	r3, [r7, #16]
 800b99c:	3318      	adds	r3, #24
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f7ff fe12 	bl	800b5c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9a4:	4b1d      	ldr	r3, [pc, #116]	; (800ba1c <xTaskRemoveFromEventList+0xac>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d11c      	bne.n	800b9e6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	3304      	adds	r3, #4
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f7ff fe09 	bl	800b5c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ba:	2201      	movs	r2, #1
 800b9bc:	409a      	lsls	r2, r3
 800b9be:	4b18      	ldr	r3, [pc, #96]	; (800ba20 <xTaskRemoveFromEventList+0xb0>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	4a16      	ldr	r2, [pc, #88]	; (800ba20 <xTaskRemoveFromEventList+0xb0>)
 800b9c6:	6013      	str	r3, [r2, #0]
 800b9c8:	693b      	ldr	r3, [r7, #16]
 800b9ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9cc:	4613      	mov	r3, r2
 800b9ce:	009b      	lsls	r3, r3, #2
 800b9d0:	4413      	add	r3, r2
 800b9d2:	009b      	lsls	r3, r3, #2
 800b9d4:	4a13      	ldr	r2, [pc, #76]	; (800ba24 <xTaskRemoveFromEventList+0xb4>)
 800b9d6:	441a      	add	r2, r3
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	3304      	adds	r3, #4
 800b9dc:	4619      	mov	r1, r3
 800b9de:	4610      	mov	r0, r2
 800b9e0:	f7ff fdce 	bl	800b580 <vListInsertEnd>
 800b9e4:	e005      	b.n	800b9f2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	3318      	adds	r3, #24
 800b9ea:	4619      	mov	r1, r3
 800b9ec:	480e      	ldr	r0, [pc, #56]	; (800ba28 <xTaskRemoveFromEventList+0xb8>)
 800b9ee:	f7ff fdc7 	bl	800b580 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9f6:	4b0d      	ldr	r3, [pc, #52]	; (800ba2c <xTaskRemoveFromEventList+0xbc>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	d905      	bls.n	800ba0c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ba00:	2301      	movs	r3, #1
 800ba02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ba04:	4b0a      	ldr	r3, [pc, #40]	; (800ba30 <xTaskRemoveFromEventList+0xc0>)
 800ba06:	2201      	movs	r2, #1
 800ba08:	601a      	str	r2, [r3, #0]
 800ba0a:	e001      	b.n	800ba10 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ba10:	697b      	ldr	r3, [r7, #20]
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	3718      	adds	r7, #24
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bd80      	pop	{r7, pc}
 800ba1a:	bf00      	nop
 800ba1c:	20001334 	.word	0x20001334
 800ba20:	20001320 	.word	0x20001320
 800ba24:	200011d4 	.word	0x200011d4
 800ba28:	20001308 	.word	0x20001308
 800ba2c:	200011d0 	.word	0x200011d0
 800ba30:	20001328 	.word	0x20001328

0800ba34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ba34:	b480      	push	{r7}
 800ba36:	b083      	sub	sp, #12
 800ba38:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba3a:	4b0c      	ldr	r3, [pc, #48]	; (800ba6c <prvResetNextTaskUnblockTime+0x38>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d104      	bne.n	800ba4e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ba44:	4b0a      	ldr	r3, [pc, #40]	; (800ba70 <prvResetNextTaskUnblockTime+0x3c>)
 800ba46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba4a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ba4c:	e008      	b.n	800ba60 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba4e:	4b07      	ldr	r3, [pc, #28]	; (800ba6c <prvResetNextTaskUnblockTime+0x38>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	68db      	ldr	r3, [r3, #12]
 800ba54:	68db      	ldr	r3, [r3, #12]
 800ba56:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	685b      	ldr	r3, [r3, #4]
 800ba5c:	4a04      	ldr	r2, [pc, #16]	; (800ba70 <prvResetNextTaskUnblockTime+0x3c>)
 800ba5e:	6013      	str	r3, [r2, #0]
}
 800ba60:	bf00      	nop
 800ba62:	370c      	adds	r7, #12
 800ba64:	46bd      	mov	sp, r7
 800ba66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6a:	4770      	bx	lr
 800ba6c:	20001300 	.word	0x20001300
 800ba70:	20001330 	.word	0x20001330
	...

0800ba80 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ba80:	4b07      	ldr	r3, [pc, #28]	; (800baa0 <pxCurrentTCBConst2>)
 800ba82:	6819      	ldr	r1, [r3, #0]
 800ba84:	6808      	ldr	r0, [r1, #0]
 800ba86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba8a:	f380 8809 	msr	PSP, r0
 800ba8e:	f3bf 8f6f 	isb	sy
 800ba92:	f04f 0000 	mov.w	r0, #0
 800ba96:	f380 8811 	msr	BASEPRI, r0
 800ba9a:	4770      	bx	lr
 800ba9c:	f3af 8000 	nop.w

0800baa0 <pxCurrentTCBConst2>:
 800baa0:	200011d0 	.word	0x200011d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800baa4:	bf00      	nop
 800baa6:	bf00      	nop
	...

0800bab0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bab0:	f3ef 8009 	mrs	r0, PSP
 800bab4:	f3bf 8f6f 	isb	sy
 800bab8:	4b15      	ldr	r3, [pc, #84]	; (800bb10 <pxCurrentTCBConst>)
 800baba:	681a      	ldr	r2, [r3, #0]
 800babc:	f01e 0f10 	tst.w	lr, #16
 800bac0:	bf08      	it	eq
 800bac2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bac6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baca:	6010      	str	r0, [r2, #0]
 800bacc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bad0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bad4:	f380 8811 	msr	BASEPRI, r0
 800bad8:	f3bf 8f4f 	dsb	sy
 800badc:	f3bf 8f6f 	isb	sy
 800bae0:	f7ff feec 	bl	800b8bc <vTaskSwitchContext>
 800bae4:	f04f 0000 	mov.w	r0, #0
 800bae8:	f380 8811 	msr	BASEPRI, r0
 800baec:	bc09      	pop	{r0, r3}
 800baee:	6819      	ldr	r1, [r3, #0]
 800baf0:	6808      	ldr	r0, [r1, #0]
 800baf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baf6:	f01e 0f10 	tst.w	lr, #16
 800bafa:	bf08      	it	eq
 800bafc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bb00:	f380 8809 	msr	PSP, r0
 800bb04:	f3bf 8f6f 	isb	sy
 800bb08:	4770      	bx	lr
 800bb0a:	bf00      	nop
 800bb0c:	f3af 8000 	nop.w

0800bb10 <pxCurrentTCBConst>:
 800bb10:	200011d0 	.word	0x200011d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bb14:	bf00      	nop
 800bb16:	bf00      	nop

0800bb18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb22:	f383 8811 	msr	BASEPRI, r3
 800bb26:	f3bf 8f6f 	isb	sy
 800bb2a:	f3bf 8f4f 	dsb	sy
 800bb2e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bb30:	f7ff fe0c 	bl	800b74c <xTaskIncrementTick>
 800bb34:	4603      	mov	r3, r0
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d003      	beq.n	800bb42 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bb3a:	4b06      	ldr	r3, [pc, #24]	; (800bb54 <SysTick_Handler+0x3c>)
 800bb3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb40:	601a      	str	r2, [r3, #0]
 800bb42:	2300      	movs	r3, #0
 800bb44:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800bb4c:	bf00      	nop
 800bb4e:	3708      	adds	r7, #8
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}
 800bb54:	e000ed04 	.word	0xe000ed04

0800bb58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bb58:	b480      	push	{r7}
 800bb5a:	b085      	sub	sp, #20
 800bb5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bb5e:	f3ef 8305 	mrs	r3, IPSR
 800bb62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	2b0f      	cmp	r3, #15
 800bb68:	d913      	bls.n	800bb92 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bb6a:	4a16      	ldr	r2, [pc, #88]	; (800bbc4 <vPortValidateInterruptPriority+0x6c>)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	4413      	add	r3, r2
 800bb70:	781b      	ldrb	r3, [r3, #0]
 800bb72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bb74:	4b14      	ldr	r3, [pc, #80]	; (800bbc8 <vPortValidateInterruptPriority+0x70>)
 800bb76:	781b      	ldrb	r3, [r3, #0]
 800bb78:	7afa      	ldrb	r2, [r7, #11]
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d209      	bcs.n	800bb92 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800bb7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb82:	f383 8811 	msr	BASEPRI, r3
 800bb86:	f3bf 8f6f 	isb	sy
 800bb8a:	f3bf 8f4f 	dsb	sy
 800bb8e:	607b      	str	r3, [r7, #4]
 800bb90:	e7fe      	b.n	800bb90 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bb92:	4b0e      	ldr	r3, [pc, #56]	; (800bbcc <vPortValidateInterruptPriority+0x74>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bb9a:	4b0d      	ldr	r3, [pc, #52]	; (800bbd0 <vPortValidateInterruptPriority+0x78>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	429a      	cmp	r2, r3
 800bba0:	d909      	bls.n	800bbb6 <vPortValidateInterruptPriority+0x5e>
 800bba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba6:	f383 8811 	msr	BASEPRI, r3
 800bbaa:	f3bf 8f6f 	isb	sy
 800bbae:	f3bf 8f4f 	dsb	sy
 800bbb2:	603b      	str	r3, [r7, #0]
 800bbb4:	e7fe      	b.n	800bbb4 <vPortValidateInterruptPriority+0x5c>
	}
 800bbb6:	bf00      	nop
 800bbb8:	3714      	adds	r7, #20
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop
 800bbc4:	e000e3f0 	.word	0xe000e3f0
 800bbc8:	20001338 	.word	0x20001338
 800bbcc:	e000ed0c 	.word	0xe000ed0c
 800bbd0:	2000133c 	.word	0x2000133c

0800bbd4 <__errno>:
 800bbd4:	4b01      	ldr	r3, [pc, #4]	; (800bbdc <__errno+0x8>)
 800bbd6:	6818      	ldr	r0, [r3, #0]
 800bbd8:	4770      	bx	lr
 800bbda:	bf00      	nop
 800bbdc:	20000060 	.word	0x20000060

0800bbe0 <__libc_init_array>:
 800bbe0:	b570      	push	{r4, r5, r6, lr}
 800bbe2:	4e0d      	ldr	r6, [pc, #52]	; (800bc18 <__libc_init_array+0x38>)
 800bbe4:	4c0d      	ldr	r4, [pc, #52]	; (800bc1c <__libc_init_array+0x3c>)
 800bbe6:	1ba4      	subs	r4, r4, r6
 800bbe8:	10a4      	asrs	r4, r4, #2
 800bbea:	2500      	movs	r5, #0
 800bbec:	42a5      	cmp	r5, r4
 800bbee:	d109      	bne.n	800bc04 <__libc_init_array+0x24>
 800bbf0:	4e0b      	ldr	r6, [pc, #44]	; (800bc20 <__libc_init_array+0x40>)
 800bbf2:	4c0c      	ldr	r4, [pc, #48]	; (800bc24 <__libc_init_array+0x44>)
 800bbf4:	f000 ff98 	bl	800cb28 <_init>
 800bbf8:	1ba4      	subs	r4, r4, r6
 800bbfa:	10a4      	asrs	r4, r4, #2
 800bbfc:	2500      	movs	r5, #0
 800bbfe:	42a5      	cmp	r5, r4
 800bc00:	d105      	bne.n	800bc0e <__libc_init_array+0x2e>
 800bc02:	bd70      	pop	{r4, r5, r6, pc}
 800bc04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bc08:	4798      	blx	r3
 800bc0a:	3501      	adds	r5, #1
 800bc0c:	e7ee      	b.n	800bbec <__libc_init_array+0xc>
 800bc0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bc12:	4798      	blx	r3
 800bc14:	3501      	adds	r5, #1
 800bc16:	e7f2      	b.n	800bbfe <__libc_init_array+0x1e>
 800bc18:	0800cf90 	.word	0x0800cf90
 800bc1c:	0800cf90 	.word	0x0800cf90
 800bc20:	0800cf90 	.word	0x0800cf90
 800bc24:	0800cf94 	.word	0x0800cf94

0800bc28 <memset>:
 800bc28:	4402      	add	r2, r0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	4293      	cmp	r3, r2
 800bc2e:	d100      	bne.n	800bc32 <memset+0xa>
 800bc30:	4770      	bx	lr
 800bc32:	f803 1b01 	strb.w	r1, [r3], #1
 800bc36:	e7f9      	b.n	800bc2c <memset+0x4>

0800bc38 <iprintf>:
 800bc38:	b40f      	push	{r0, r1, r2, r3}
 800bc3a:	4b0a      	ldr	r3, [pc, #40]	; (800bc64 <iprintf+0x2c>)
 800bc3c:	b513      	push	{r0, r1, r4, lr}
 800bc3e:	681c      	ldr	r4, [r3, #0]
 800bc40:	b124      	cbz	r4, 800bc4c <iprintf+0x14>
 800bc42:	69a3      	ldr	r3, [r4, #24]
 800bc44:	b913      	cbnz	r3, 800bc4c <iprintf+0x14>
 800bc46:	4620      	mov	r0, r4
 800bc48:	f000 fa52 	bl	800c0f0 <__sinit>
 800bc4c:	ab05      	add	r3, sp, #20
 800bc4e:	9a04      	ldr	r2, [sp, #16]
 800bc50:	68a1      	ldr	r1, [r4, #8]
 800bc52:	9301      	str	r3, [sp, #4]
 800bc54:	4620      	mov	r0, r4
 800bc56:	f000 fc0b 	bl	800c470 <_vfiprintf_r>
 800bc5a:	b002      	add	sp, #8
 800bc5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc60:	b004      	add	sp, #16
 800bc62:	4770      	bx	lr
 800bc64:	20000060 	.word	0x20000060

0800bc68 <_puts_r>:
 800bc68:	b570      	push	{r4, r5, r6, lr}
 800bc6a:	460e      	mov	r6, r1
 800bc6c:	4605      	mov	r5, r0
 800bc6e:	b118      	cbz	r0, 800bc78 <_puts_r+0x10>
 800bc70:	6983      	ldr	r3, [r0, #24]
 800bc72:	b90b      	cbnz	r3, 800bc78 <_puts_r+0x10>
 800bc74:	f000 fa3c 	bl	800c0f0 <__sinit>
 800bc78:	69ab      	ldr	r3, [r5, #24]
 800bc7a:	68ac      	ldr	r4, [r5, #8]
 800bc7c:	b913      	cbnz	r3, 800bc84 <_puts_r+0x1c>
 800bc7e:	4628      	mov	r0, r5
 800bc80:	f000 fa36 	bl	800c0f0 <__sinit>
 800bc84:	4b23      	ldr	r3, [pc, #140]	; (800bd14 <_puts_r+0xac>)
 800bc86:	429c      	cmp	r4, r3
 800bc88:	d117      	bne.n	800bcba <_puts_r+0x52>
 800bc8a:	686c      	ldr	r4, [r5, #4]
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	071b      	lsls	r3, r3, #28
 800bc90:	d51d      	bpl.n	800bcce <_puts_r+0x66>
 800bc92:	6923      	ldr	r3, [r4, #16]
 800bc94:	b1db      	cbz	r3, 800bcce <_puts_r+0x66>
 800bc96:	3e01      	subs	r6, #1
 800bc98:	68a3      	ldr	r3, [r4, #8]
 800bc9a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bc9e:	3b01      	subs	r3, #1
 800bca0:	60a3      	str	r3, [r4, #8]
 800bca2:	b9e9      	cbnz	r1, 800bce0 <_puts_r+0x78>
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	da2e      	bge.n	800bd06 <_puts_r+0x9e>
 800bca8:	4622      	mov	r2, r4
 800bcaa:	210a      	movs	r1, #10
 800bcac:	4628      	mov	r0, r5
 800bcae:	f000 f86f 	bl	800bd90 <__swbuf_r>
 800bcb2:	3001      	adds	r0, #1
 800bcb4:	d011      	beq.n	800bcda <_puts_r+0x72>
 800bcb6:	200a      	movs	r0, #10
 800bcb8:	e011      	b.n	800bcde <_puts_r+0x76>
 800bcba:	4b17      	ldr	r3, [pc, #92]	; (800bd18 <_puts_r+0xb0>)
 800bcbc:	429c      	cmp	r4, r3
 800bcbe:	d101      	bne.n	800bcc4 <_puts_r+0x5c>
 800bcc0:	68ac      	ldr	r4, [r5, #8]
 800bcc2:	e7e3      	b.n	800bc8c <_puts_r+0x24>
 800bcc4:	4b15      	ldr	r3, [pc, #84]	; (800bd1c <_puts_r+0xb4>)
 800bcc6:	429c      	cmp	r4, r3
 800bcc8:	bf08      	it	eq
 800bcca:	68ec      	ldreq	r4, [r5, #12]
 800bccc:	e7de      	b.n	800bc8c <_puts_r+0x24>
 800bcce:	4621      	mov	r1, r4
 800bcd0:	4628      	mov	r0, r5
 800bcd2:	f000 f8af 	bl	800be34 <__swsetup_r>
 800bcd6:	2800      	cmp	r0, #0
 800bcd8:	d0dd      	beq.n	800bc96 <_puts_r+0x2e>
 800bcda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bcde:	bd70      	pop	{r4, r5, r6, pc}
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	da04      	bge.n	800bcee <_puts_r+0x86>
 800bce4:	69a2      	ldr	r2, [r4, #24]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	dc06      	bgt.n	800bcf8 <_puts_r+0x90>
 800bcea:	290a      	cmp	r1, #10
 800bcec:	d004      	beq.n	800bcf8 <_puts_r+0x90>
 800bcee:	6823      	ldr	r3, [r4, #0]
 800bcf0:	1c5a      	adds	r2, r3, #1
 800bcf2:	6022      	str	r2, [r4, #0]
 800bcf4:	7019      	strb	r1, [r3, #0]
 800bcf6:	e7cf      	b.n	800bc98 <_puts_r+0x30>
 800bcf8:	4622      	mov	r2, r4
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	f000 f848 	bl	800bd90 <__swbuf_r>
 800bd00:	3001      	adds	r0, #1
 800bd02:	d1c9      	bne.n	800bc98 <_puts_r+0x30>
 800bd04:	e7e9      	b.n	800bcda <_puts_r+0x72>
 800bd06:	6823      	ldr	r3, [r4, #0]
 800bd08:	200a      	movs	r0, #10
 800bd0a:	1c5a      	adds	r2, r3, #1
 800bd0c:	6022      	str	r2, [r4, #0]
 800bd0e:	7018      	strb	r0, [r3, #0]
 800bd10:	e7e5      	b.n	800bcde <_puts_r+0x76>
 800bd12:	bf00      	nop
 800bd14:	0800cf14 	.word	0x0800cf14
 800bd18:	0800cf34 	.word	0x0800cf34
 800bd1c:	0800cef4 	.word	0x0800cef4

0800bd20 <puts>:
 800bd20:	4b02      	ldr	r3, [pc, #8]	; (800bd2c <puts+0xc>)
 800bd22:	4601      	mov	r1, r0
 800bd24:	6818      	ldr	r0, [r3, #0]
 800bd26:	f7ff bf9f 	b.w	800bc68 <_puts_r>
 800bd2a:	bf00      	nop
 800bd2c:	20000060 	.word	0x20000060

0800bd30 <strncpy>:
 800bd30:	b570      	push	{r4, r5, r6, lr}
 800bd32:	3901      	subs	r1, #1
 800bd34:	4604      	mov	r4, r0
 800bd36:	b902      	cbnz	r2, 800bd3a <strncpy+0xa>
 800bd38:	bd70      	pop	{r4, r5, r6, pc}
 800bd3a:	4623      	mov	r3, r4
 800bd3c:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800bd40:	f803 5b01 	strb.w	r5, [r3], #1
 800bd44:	1e56      	subs	r6, r2, #1
 800bd46:	b92d      	cbnz	r5, 800bd54 <strncpy+0x24>
 800bd48:	4414      	add	r4, r2
 800bd4a:	42a3      	cmp	r3, r4
 800bd4c:	d0f4      	beq.n	800bd38 <strncpy+0x8>
 800bd4e:	f803 5b01 	strb.w	r5, [r3], #1
 800bd52:	e7fa      	b.n	800bd4a <strncpy+0x1a>
 800bd54:	461c      	mov	r4, r3
 800bd56:	4632      	mov	r2, r6
 800bd58:	e7ed      	b.n	800bd36 <strncpy+0x6>

0800bd5a <strstr>:
 800bd5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd5c:	7803      	ldrb	r3, [r0, #0]
 800bd5e:	b17b      	cbz	r3, 800bd80 <strstr+0x26>
 800bd60:	4604      	mov	r4, r0
 800bd62:	7823      	ldrb	r3, [r4, #0]
 800bd64:	4620      	mov	r0, r4
 800bd66:	1c66      	adds	r6, r4, #1
 800bd68:	b17b      	cbz	r3, 800bd8a <strstr+0x30>
 800bd6a:	1e4a      	subs	r2, r1, #1
 800bd6c:	1e63      	subs	r3, r4, #1
 800bd6e:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800bd72:	b14d      	cbz	r5, 800bd88 <strstr+0x2e>
 800bd74:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800bd78:	42af      	cmp	r7, r5
 800bd7a:	4634      	mov	r4, r6
 800bd7c:	d0f7      	beq.n	800bd6e <strstr+0x14>
 800bd7e:	e7f0      	b.n	800bd62 <strstr+0x8>
 800bd80:	780b      	ldrb	r3, [r1, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	bf18      	it	ne
 800bd86:	2000      	movne	r0, #0
 800bd88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	e7fc      	b.n	800bd88 <strstr+0x2e>
	...

0800bd90 <__swbuf_r>:
 800bd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd92:	460e      	mov	r6, r1
 800bd94:	4614      	mov	r4, r2
 800bd96:	4605      	mov	r5, r0
 800bd98:	b118      	cbz	r0, 800bda2 <__swbuf_r+0x12>
 800bd9a:	6983      	ldr	r3, [r0, #24]
 800bd9c:	b90b      	cbnz	r3, 800bda2 <__swbuf_r+0x12>
 800bd9e:	f000 f9a7 	bl	800c0f0 <__sinit>
 800bda2:	4b21      	ldr	r3, [pc, #132]	; (800be28 <__swbuf_r+0x98>)
 800bda4:	429c      	cmp	r4, r3
 800bda6:	d12a      	bne.n	800bdfe <__swbuf_r+0x6e>
 800bda8:	686c      	ldr	r4, [r5, #4]
 800bdaa:	69a3      	ldr	r3, [r4, #24]
 800bdac:	60a3      	str	r3, [r4, #8]
 800bdae:	89a3      	ldrh	r3, [r4, #12]
 800bdb0:	071a      	lsls	r2, r3, #28
 800bdb2:	d52e      	bpl.n	800be12 <__swbuf_r+0x82>
 800bdb4:	6923      	ldr	r3, [r4, #16]
 800bdb6:	b363      	cbz	r3, 800be12 <__swbuf_r+0x82>
 800bdb8:	6923      	ldr	r3, [r4, #16]
 800bdba:	6820      	ldr	r0, [r4, #0]
 800bdbc:	1ac0      	subs	r0, r0, r3
 800bdbe:	6963      	ldr	r3, [r4, #20]
 800bdc0:	b2f6      	uxtb	r6, r6
 800bdc2:	4283      	cmp	r3, r0
 800bdc4:	4637      	mov	r7, r6
 800bdc6:	dc04      	bgt.n	800bdd2 <__swbuf_r+0x42>
 800bdc8:	4621      	mov	r1, r4
 800bdca:	4628      	mov	r0, r5
 800bdcc:	f000 f926 	bl	800c01c <_fflush_r>
 800bdd0:	bb28      	cbnz	r0, 800be1e <__swbuf_r+0x8e>
 800bdd2:	68a3      	ldr	r3, [r4, #8]
 800bdd4:	3b01      	subs	r3, #1
 800bdd6:	60a3      	str	r3, [r4, #8]
 800bdd8:	6823      	ldr	r3, [r4, #0]
 800bdda:	1c5a      	adds	r2, r3, #1
 800bddc:	6022      	str	r2, [r4, #0]
 800bdde:	701e      	strb	r6, [r3, #0]
 800bde0:	6963      	ldr	r3, [r4, #20]
 800bde2:	3001      	adds	r0, #1
 800bde4:	4283      	cmp	r3, r0
 800bde6:	d004      	beq.n	800bdf2 <__swbuf_r+0x62>
 800bde8:	89a3      	ldrh	r3, [r4, #12]
 800bdea:	07db      	lsls	r3, r3, #31
 800bdec:	d519      	bpl.n	800be22 <__swbuf_r+0x92>
 800bdee:	2e0a      	cmp	r6, #10
 800bdf0:	d117      	bne.n	800be22 <__swbuf_r+0x92>
 800bdf2:	4621      	mov	r1, r4
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	f000 f911 	bl	800c01c <_fflush_r>
 800bdfa:	b190      	cbz	r0, 800be22 <__swbuf_r+0x92>
 800bdfc:	e00f      	b.n	800be1e <__swbuf_r+0x8e>
 800bdfe:	4b0b      	ldr	r3, [pc, #44]	; (800be2c <__swbuf_r+0x9c>)
 800be00:	429c      	cmp	r4, r3
 800be02:	d101      	bne.n	800be08 <__swbuf_r+0x78>
 800be04:	68ac      	ldr	r4, [r5, #8]
 800be06:	e7d0      	b.n	800bdaa <__swbuf_r+0x1a>
 800be08:	4b09      	ldr	r3, [pc, #36]	; (800be30 <__swbuf_r+0xa0>)
 800be0a:	429c      	cmp	r4, r3
 800be0c:	bf08      	it	eq
 800be0e:	68ec      	ldreq	r4, [r5, #12]
 800be10:	e7cb      	b.n	800bdaa <__swbuf_r+0x1a>
 800be12:	4621      	mov	r1, r4
 800be14:	4628      	mov	r0, r5
 800be16:	f000 f80d 	bl	800be34 <__swsetup_r>
 800be1a:	2800      	cmp	r0, #0
 800be1c:	d0cc      	beq.n	800bdb8 <__swbuf_r+0x28>
 800be1e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800be22:	4638      	mov	r0, r7
 800be24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be26:	bf00      	nop
 800be28:	0800cf14 	.word	0x0800cf14
 800be2c:	0800cf34 	.word	0x0800cf34
 800be30:	0800cef4 	.word	0x0800cef4

0800be34 <__swsetup_r>:
 800be34:	4b32      	ldr	r3, [pc, #200]	; (800bf00 <__swsetup_r+0xcc>)
 800be36:	b570      	push	{r4, r5, r6, lr}
 800be38:	681d      	ldr	r5, [r3, #0]
 800be3a:	4606      	mov	r6, r0
 800be3c:	460c      	mov	r4, r1
 800be3e:	b125      	cbz	r5, 800be4a <__swsetup_r+0x16>
 800be40:	69ab      	ldr	r3, [r5, #24]
 800be42:	b913      	cbnz	r3, 800be4a <__swsetup_r+0x16>
 800be44:	4628      	mov	r0, r5
 800be46:	f000 f953 	bl	800c0f0 <__sinit>
 800be4a:	4b2e      	ldr	r3, [pc, #184]	; (800bf04 <__swsetup_r+0xd0>)
 800be4c:	429c      	cmp	r4, r3
 800be4e:	d10f      	bne.n	800be70 <__swsetup_r+0x3c>
 800be50:	686c      	ldr	r4, [r5, #4]
 800be52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be56:	b29a      	uxth	r2, r3
 800be58:	0715      	lsls	r5, r2, #28
 800be5a:	d42c      	bmi.n	800beb6 <__swsetup_r+0x82>
 800be5c:	06d0      	lsls	r0, r2, #27
 800be5e:	d411      	bmi.n	800be84 <__swsetup_r+0x50>
 800be60:	2209      	movs	r2, #9
 800be62:	6032      	str	r2, [r6, #0]
 800be64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be68:	81a3      	strh	r3, [r4, #12]
 800be6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be6e:	e03e      	b.n	800beee <__swsetup_r+0xba>
 800be70:	4b25      	ldr	r3, [pc, #148]	; (800bf08 <__swsetup_r+0xd4>)
 800be72:	429c      	cmp	r4, r3
 800be74:	d101      	bne.n	800be7a <__swsetup_r+0x46>
 800be76:	68ac      	ldr	r4, [r5, #8]
 800be78:	e7eb      	b.n	800be52 <__swsetup_r+0x1e>
 800be7a:	4b24      	ldr	r3, [pc, #144]	; (800bf0c <__swsetup_r+0xd8>)
 800be7c:	429c      	cmp	r4, r3
 800be7e:	bf08      	it	eq
 800be80:	68ec      	ldreq	r4, [r5, #12]
 800be82:	e7e6      	b.n	800be52 <__swsetup_r+0x1e>
 800be84:	0751      	lsls	r1, r2, #29
 800be86:	d512      	bpl.n	800beae <__swsetup_r+0x7a>
 800be88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be8a:	b141      	cbz	r1, 800be9e <__swsetup_r+0x6a>
 800be8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be90:	4299      	cmp	r1, r3
 800be92:	d002      	beq.n	800be9a <__swsetup_r+0x66>
 800be94:	4630      	mov	r0, r6
 800be96:	f000 fa19 	bl	800c2cc <_free_r>
 800be9a:	2300      	movs	r3, #0
 800be9c:	6363      	str	r3, [r4, #52]	; 0x34
 800be9e:	89a3      	ldrh	r3, [r4, #12]
 800bea0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bea4:	81a3      	strh	r3, [r4, #12]
 800bea6:	2300      	movs	r3, #0
 800bea8:	6063      	str	r3, [r4, #4]
 800beaa:	6923      	ldr	r3, [r4, #16]
 800beac:	6023      	str	r3, [r4, #0]
 800beae:	89a3      	ldrh	r3, [r4, #12]
 800beb0:	f043 0308 	orr.w	r3, r3, #8
 800beb4:	81a3      	strh	r3, [r4, #12]
 800beb6:	6923      	ldr	r3, [r4, #16]
 800beb8:	b94b      	cbnz	r3, 800bece <__swsetup_r+0x9a>
 800beba:	89a3      	ldrh	r3, [r4, #12]
 800bebc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bec0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bec4:	d003      	beq.n	800bece <__swsetup_r+0x9a>
 800bec6:	4621      	mov	r1, r4
 800bec8:	4630      	mov	r0, r6
 800beca:	f000 f9bf 	bl	800c24c <__smakebuf_r>
 800bece:	89a2      	ldrh	r2, [r4, #12]
 800bed0:	f012 0301 	ands.w	r3, r2, #1
 800bed4:	d00c      	beq.n	800bef0 <__swsetup_r+0xbc>
 800bed6:	2300      	movs	r3, #0
 800bed8:	60a3      	str	r3, [r4, #8]
 800beda:	6963      	ldr	r3, [r4, #20]
 800bedc:	425b      	negs	r3, r3
 800bede:	61a3      	str	r3, [r4, #24]
 800bee0:	6923      	ldr	r3, [r4, #16]
 800bee2:	b953      	cbnz	r3, 800befa <__swsetup_r+0xc6>
 800bee4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bee8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800beec:	d1ba      	bne.n	800be64 <__swsetup_r+0x30>
 800beee:	bd70      	pop	{r4, r5, r6, pc}
 800bef0:	0792      	lsls	r2, r2, #30
 800bef2:	bf58      	it	pl
 800bef4:	6963      	ldrpl	r3, [r4, #20]
 800bef6:	60a3      	str	r3, [r4, #8]
 800bef8:	e7f2      	b.n	800bee0 <__swsetup_r+0xac>
 800befa:	2000      	movs	r0, #0
 800befc:	e7f7      	b.n	800beee <__swsetup_r+0xba>
 800befe:	bf00      	nop
 800bf00:	20000060 	.word	0x20000060
 800bf04:	0800cf14 	.word	0x0800cf14
 800bf08:	0800cf34 	.word	0x0800cf34
 800bf0c:	0800cef4 	.word	0x0800cef4

0800bf10 <__sflush_r>:
 800bf10:	898a      	ldrh	r2, [r1, #12]
 800bf12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf16:	4605      	mov	r5, r0
 800bf18:	0710      	lsls	r0, r2, #28
 800bf1a:	460c      	mov	r4, r1
 800bf1c:	d458      	bmi.n	800bfd0 <__sflush_r+0xc0>
 800bf1e:	684b      	ldr	r3, [r1, #4]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	dc05      	bgt.n	800bf30 <__sflush_r+0x20>
 800bf24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	dc02      	bgt.n	800bf30 <__sflush_r+0x20>
 800bf2a:	2000      	movs	r0, #0
 800bf2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf32:	2e00      	cmp	r6, #0
 800bf34:	d0f9      	beq.n	800bf2a <__sflush_r+0x1a>
 800bf36:	2300      	movs	r3, #0
 800bf38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bf3c:	682f      	ldr	r7, [r5, #0]
 800bf3e:	6a21      	ldr	r1, [r4, #32]
 800bf40:	602b      	str	r3, [r5, #0]
 800bf42:	d032      	beq.n	800bfaa <__sflush_r+0x9a>
 800bf44:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bf46:	89a3      	ldrh	r3, [r4, #12]
 800bf48:	075a      	lsls	r2, r3, #29
 800bf4a:	d505      	bpl.n	800bf58 <__sflush_r+0x48>
 800bf4c:	6863      	ldr	r3, [r4, #4]
 800bf4e:	1ac0      	subs	r0, r0, r3
 800bf50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf52:	b10b      	cbz	r3, 800bf58 <__sflush_r+0x48>
 800bf54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bf56:	1ac0      	subs	r0, r0, r3
 800bf58:	2300      	movs	r3, #0
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf5e:	6a21      	ldr	r1, [r4, #32]
 800bf60:	4628      	mov	r0, r5
 800bf62:	47b0      	blx	r6
 800bf64:	1c43      	adds	r3, r0, #1
 800bf66:	89a3      	ldrh	r3, [r4, #12]
 800bf68:	d106      	bne.n	800bf78 <__sflush_r+0x68>
 800bf6a:	6829      	ldr	r1, [r5, #0]
 800bf6c:	291d      	cmp	r1, #29
 800bf6e:	d848      	bhi.n	800c002 <__sflush_r+0xf2>
 800bf70:	4a29      	ldr	r2, [pc, #164]	; (800c018 <__sflush_r+0x108>)
 800bf72:	40ca      	lsrs	r2, r1
 800bf74:	07d6      	lsls	r6, r2, #31
 800bf76:	d544      	bpl.n	800c002 <__sflush_r+0xf2>
 800bf78:	2200      	movs	r2, #0
 800bf7a:	6062      	str	r2, [r4, #4]
 800bf7c:	04d9      	lsls	r1, r3, #19
 800bf7e:	6922      	ldr	r2, [r4, #16]
 800bf80:	6022      	str	r2, [r4, #0]
 800bf82:	d504      	bpl.n	800bf8e <__sflush_r+0x7e>
 800bf84:	1c42      	adds	r2, r0, #1
 800bf86:	d101      	bne.n	800bf8c <__sflush_r+0x7c>
 800bf88:	682b      	ldr	r3, [r5, #0]
 800bf8a:	b903      	cbnz	r3, 800bf8e <__sflush_r+0x7e>
 800bf8c:	6560      	str	r0, [r4, #84]	; 0x54
 800bf8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf90:	602f      	str	r7, [r5, #0]
 800bf92:	2900      	cmp	r1, #0
 800bf94:	d0c9      	beq.n	800bf2a <__sflush_r+0x1a>
 800bf96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf9a:	4299      	cmp	r1, r3
 800bf9c:	d002      	beq.n	800bfa4 <__sflush_r+0x94>
 800bf9e:	4628      	mov	r0, r5
 800bfa0:	f000 f994 	bl	800c2cc <_free_r>
 800bfa4:	2000      	movs	r0, #0
 800bfa6:	6360      	str	r0, [r4, #52]	; 0x34
 800bfa8:	e7c0      	b.n	800bf2c <__sflush_r+0x1c>
 800bfaa:	2301      	movs	r3, #1
 800bfac:	4628      	mov	r0, r5
 800bfae:	47b0      	blx	r6
 800bfb0:	1c41      	adds	r1, r0, #1
 800bfb2:	d1c8      	bne.n	800bf46 <__sflush_r+0x36>
 800bfb4:	682b      	ldr	r3, [r5, #0]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d0c5      	beq.n	800bf46 <__sflush_r+0x36>
 800bfba:	2b1d      	cmp	r3, #29
 800bfbc:	d001      	beq.n	800bfc2 <__sflush_r+0xb2>
 800bfbe:	2b16      	cmp	r3, #22
 800bfc0:	d101      	bne.n	800bfc6 <__sflush_r+0xb6>
 800bfc2:	602f      	str	r7, [r5, #0]
 800bfc4:	e7b1      	b.n	800bf2a <__sflush_r+0x1a>
 800bfc6:	89a3      	ldrh	r3, [r4, #12]
 800bfc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfcc:	81a3      	strh	r3, [r4, #12]
 800bfce:	e7ad      	b.n	800bf2c <__sflush_r+0x1c>
 800bfd0:	690f      	ldr	r7, [r1, #16]
 800bfd2:	2f00      	cmp	r7, #0
 800bfd4:	d0a9      	beq.n	800bf2a <__sflush_r+0x1a>
 800bfd6:	0793      	lsls	r3, r2, #30
 800bfd8:	680e      	ldr	r6, [r1, #0]
 800bfda:	bf08      	it	eq
 800bfdc:	694b      	ldreq	r3, [r1, #20]
 800bfde:	600f      	str	r7, [r1, #0]
 800bfe0:	bf18      	it	ne
 800bfe2:	2300      	movne	r3, #0
 800bfe4:	eba6 0807 	sub.w	r8, r6, r7
 800bfe8:	608b      	str	r3, [r1, #8]
 800bfea:	f1b8 0f00 	cmp.w	r8, #0
 800bfee:	dd9c      	ble.n	800bf2a <__sflush_r+0x1a>
 800bff0:	4643      	mov	r3, r8
 800bff2:	463a      	mov	r2, r7
 800bff4:	6a21      	ldr	r1, [r4, #32]
 800bff6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bff8:	4628      	mov	r0, r5
 800bffa:	47b0      	blx	r6
 800bffc:	2800      	cmp	r0, #0
 800bffe:	dc06      	bgt.n	800c00e <__sflush_r+0xfe>
 800c000:	89a3      	ldrh	r3, [r4, #12]
 800c002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c006:	81a3      	strh	r3, [r4, #12]
 800c008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c00c:	e78e      	b.n	800bf2c <__sflush_r+0x1c>
 800c00e:	4407      	add	r7, r0
 800c010:	eba8 0800 	sub.w	r8, r8, r0
 800c014:	e7e9      	b.n	800bfea <__sflush_r+0xda>
 800c016:	bf00      	nop
 800c018:	20400001 	.word	0x20400001

0800c01c <_fflush_r>:
 800c01c:	b538      	push	{r3, r4, r5, lr}
 800c01e:	690b      	ldr	r3, [r1, #16]
 800c020:	4605      	mov	r5, r0
 800c022:	460c      	mov	r4, r1
 800c024:	b1db      	cbz	r3, 800c05e <_fflush_r+0x42>
 800c026:	b118      	cbz	r0, 800c030 <_fflush_r+0x14>
 800c028:	6983      	ldr	r3, [r0, #24]
 800c02a:	b90b      	cbnz	r3, 800c030 <_fflush_r+0x14>
 800c02c:	f000 f860 	bl	800c0f0 <__sinit>
 800c030:	4b0c      	ldr	r3, [pc, #48]	; (800c064 <_fflush_r+0x48>)
 800c032:	429c      	cmp	r4, r3
 800c034:	d109      	bne.n	800c04a <_fflush_r+0x2e>
 800c036:	686c      	ldr	r4, [r5, #4]
 800c038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c03c:	b17b      	cbz	r3, 800c05e <_fflush_r+0x42>
 800c03e:	4621      	mov	r1, r4
 800c040:	4628      	mov	r0, r5
 800c042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c046:	f7ff bf63 	b.w	800bf10 <__sflush_r>
 800c04a:	4b07      	ldr	r3, [pc, #28]	; (800c068 <_fflush_r+0x4c>)
 800c04c:	429c      	cmp	r4, r3
 800c04e:	d101      	bne.n	800c054 <_fflush_r+0x38>
 800c050:	68ac      	ldr	r4, [r5, #8]
 800c052:	e7f1      	b.n	800c038 <_fflush_r+0x1c>
 800c054:	4b05      	ldr	r3, [pc, #20]	; (800c06c <_fflush_r+0x50>)
 800c056:	429c      	cmp	r4, r3
 800c058:	bf08      	it	eq
 800c05a:	68ec      	ldreq	r4, [r5, #12]
 800c05c:	e7ec      	b.n	800c038 <_fflush_r+0x1c>
 800c05e:	2000      	movs	r0, #0
 800c060:	bd38      	pop	{r3, r4, r5, pc}
 800c062:	bf00      	nop
 800c064:	0800cf14 	.word	0x0800cf14
 800c068:	0800cf34 	.word	0x0800cf34
 800c06c:	0800cef4 	.word	0x0800cef4

0800c070 <std>:
 800c070:	2300      	movs	r3, #0
 800c072:	b510      	push	{r4, lr}
 800c074:	4604      	mov	r4, r0
 800c076:	e9c0 3300 	strd	r3, r3, [r0]
 800c07a:	6083      	str	r3, [r0, #8]
 800c07c:	8181      	strh	r1, [r0, #12]
 800c07e:	6643      	str	r3, [r0, #100]	; 0x64
 800c080:	81c2      	strh	r2, [r0, #14]
 800c082:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c086:	6183      	str	r3, [r0, #24]
 800c088:	4619      	mov	r1, r3
 800c08a:	2208      	movs	r2, #8
 800c08c:	305c      	adds	r0, #92	; 0x5c
 800c08e:	f7ff fdcb 	bl	800bc28 <memset>
 800c092:	4b05      	ldr	r3, [pc, #20]	; (800c0a8 <std+0x38>)
 800c094:	6263      	str	r3, [r4, #36]	; 0x24
 800c096:	4b05      	ldr	r3, [pc, #20]	; (800c0ac <std+0x3c>)
 800c098:	62a3      	str	r3, [r4, #40]	; 0x28
 800c09a:	4b05      	ldr	r3, [pc, #20]	; (800c0b0 <std+0x40>)
 800c09c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c09e:	4b05      	ldr	r3, [pc, #20]	; (800c0b4 <std+0x44>)
 800c0a0:	6224      	str	r4, [r4, #32]
 800c0a2:	6323      	str	r3, [r4, #48]	; 0x30
 800c0a4:	bd10      	pop	{r4, pc}
 800c0a6:	bf00      	nop
 800c0a8:	0800c9cd 	.word	0x0800c9cd
 800c0ac:	0800c9ef 	.word	0x0800c9ef
 800c0b0:	0800ca27 	.word	0x0800ca27
 800c0b4:	0800ca4b 	.word	0x0800ca4b

0800c0b8 <_cleanup_r>:
 800c0b8:	4901      	ldr	r1, [pc, #4]	; (800c0c0 <_cleanup_r+0x8>)
 800c0ba:	f000 b885 	b.w	800c1c8 <_fwalk_reent>
 800c0be:	bf00      	nop
 800c0c0:	0800c01d 	.word	0x0800c01d

0800c0c4 <__sfmoreglue>:
 800c0c4:	b570      	push	{r4, r5, r6, lr}
 800c0c6:	1e4a      	subs	r2, r1, #1
 800c0c8:	2568      	movs	r5, #104	; 0x68
 800c0ca:	4355      	muls	r5, r2
 800c0cc:	460e      	mov	r6, r1
 800c0ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c0d2:	f000 f949 	bl	800c368 <_malloc_r>
 800c0d6:	4604      	mov	r4, r0
 800c0d8:	b140      	cbz	r0, 800c0ec <__sfmoreglue+0x28>
 800c0da:	2100      	movs	r1, #0
 800c0dc:	e9c0 1600 	strd	r1, r6, [r0]
 800c0e0:	300c      	adds	r0, #12
 800c0e2:	60a0      	str	r0, [r4, #8]
 800c0e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c0e8:	f7ff fd9e 	bl	800bc28 <memset>
 800c0ec:	4620      	mov	r0, r4
 800c0ee:	bd70      	pop	{r4, r5, r6, pc}

0800c0f0 <__sinit>:
 800c0f0:	6983      	ldr	r3, [r0, #24]
 800c0f2:	b510      	push	{r4, lr}
 800c0f4:	4604      	mov	r4, r0
 800c0f6:	bb33      	cbnz	r3, 800c146 <__sinit+0x56>
 800c0f8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800c0fc:	6503      	str	r3, [r0, #80]	; 0x50
 800c0fe:	4b12      	ldr	r3, [pc, #72]	; (800c148 <__sinit+0x58>)
 800c100:	4a12      	ldr	r2, [pc, #72]	; (800c14c <__sinit+0x5c>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	6282      	str	r2, [r0, #40]	; 0x28
 800c106:	4298      	cmp	r0, r3
 800c108:	bf04      	itt	eq
 800c10a:	2301      	moveq	r3, #1
 800c10c:	6183      	streq	r3, [r0, #24]
 800c10e:	f000 f81f 	bl	800c150 <__sfp>
 800c112:	6060      	str	r0, [r4, #4]
 800c114:	4620      	mov	r0, r4
 800c116:	f000 f81b 	bl	800c150 <__sfp>
 800c11a:	60a0      	str	r0, [r4, #8]
 800c11c:	4620      	mov	r0, r4
 800c11e:	f000 f817 	bl	800c150 <__sfp>
 800c122:	2200      	movs	r2, #0
 800c124:	60e0      	str	r0, [r4, #12]
 800c126:	2104      	movs	r1, #4
 800c128:	6860      	ldr	r0, [r4, #4]
 800c12a:	f7ff ffa1 	bl	800c070 <std>
 800c12e:	2201      	movs	r2, #1
 800c130:	2109      	movs	r1, #9
 800c132:	68a0      	ldr	r0, [r4, #8]
 800c134:	f7ff ff9c 	bl	800c070 <std>
 800c138:	2202      	movs	r2, #2
 800c13a:	2112      	movs	r1, #18
 800c13c:	68e0      	ldr	r0, [r4, #12]
 800c13e:	f7ff ff97 	bl	800c070 <std>
 800c142:	2301      	movs	r3, #1
 800c144:	61a3      	str	r3, [r4, #24]
 800c146:	bd10      	pop	{r4, pc}
 800c148:	0800cef0 	.word	0x0800cef0
 800c14c:	0800c0b9 	.word	0x0800c0b9

0800c150 <__sfp>:
 800c150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c152:	4b1b      	ldr	r3, [pc, #108]	; (800c1c0 <__sfp+0x70>)
 800c154:	681e      	ldr	r6, [r3, #0]
 800c156:	69b3      	ldr	r3, [r6, #24]
 800c158:	4607      	mov	r7, r0
 800c15a:	b913      	cbnz	r3, 800c162 <__sfp+0x12>
 800c15c:	4630      	mov	r0, r6
 800c15e:	f7ff ffc7 	bl	800c0f0 <__sinit>
 800c162:	3648      	adds	r6, #72	; 0x48
 800c164:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c168:	3b01      	subs	r3, #1
 800c16a:	d503      	bpl.n	800c174 <__sfp+0x24>
 800c16c:	6833      	ldr	r3, [r6, #0]
 800c16e:	b133      	cbz	r3, 800c17e <__sfp+0x2e>
 800c170:	6836      	ldr	r6, [r6, #0]
 800c172:	e7f7      	b.n	800c164 <__sfp+0x14>
 800c174:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c178:	b16d      	cbz	r5, 800c196 <__sfp+0x46>
 800c17a:	3468      	adds	r4, #104	; 0x68
 800c17c:	e7f4      	b.n	800c168 <__sfp+0x18>
 800c17e:	2104      	movs	r1, #4
 800c180:	4638      	mov	r0, r7
 800c182:	f7ff ff9f 	bl	800c0c4 <__sfmoreglue>
 800c186:	6030      	str	r0, [r6, #0]
 800c188:	2800      	cmp	r0, #0
 800c18a:	d1f1      	bne.n	800c170 <__sfp+0x20>
 800c18c:	230c      	movs	r3, #12
 800c18e:	603b      	str	r3, [r7, #0]
 800c190:	4604      	mov	r4, r0
 800c192:	4620      	mov	r0, r4
 800c194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c196:	4b0b      	ldr	r3, [pc, #44]	; (800c1c4 <__sfp+0x74>)
 800c198:	6665      	str	r5, [r4, #100]	; 0x64
 800c19a:	e9c4 5500 	strd	r5, r5, [r4]
 800c19e:	60a5      	str	r5, [r4, #8]
 800c1a0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c1a4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c1a8:	2208      	movs	r2, #8
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c1b0:	f7ff fd3a 	bl	800bc28 <memset>
 800c1b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c1b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c1bc:	e7e9      	b.n	800c192 <__sfp+0x42>
 800c1be:	bf00      	nop
 800c1c0:	0800cef0 	.word	0x0800cef0
 800c1c4:	ffff0001 	.word	0xffff0001

0800c1c8 <_fwalk_reent>:
 800c1c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1cc:	4680      	mov	r8, r0
 800c1ce:	4689      	mov	r9, r1
 800c1d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c1d4:	2600      	movs	r6, #0
 800c1d6:	b914      	cbnz	r4, 800c1de <_fwalk_reent+0x16>
 800c1d8:	4630      	mov	r0, r6
 800c1da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1de:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800c1e2:	3f01      	subs	r7, #1
 800c1e4:	d501      	bpl.n	800c1ea <_fwalk_reent+0x22>
 800c1e6:	6824      	ldr	r4, [r4, #0]
 800c1e8:	e7f5      	b.n	800c1d6 <_fwalk_reent+0xe>
 800c1ea:	89ab      	ldrh	r3, [r5, #12]
 800c1ec:	2b01      	cmp	r3, #1
 800c1ee:	d907      	bls.n	800c200 <_fwalk_reent+0x38>
 800c1f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c1f4:	3301      	adds	r3, #1
 800c1f6:	d003      	beq.n	800c200 <_fwalk_reent+0x38>
 800c1f8:	4629      	mov	r1, r5
 800c1fa:	4640      	mov	r0, r8
 800c1fc:	47c8      	blx	r9
 800c1fe:	4306      	orrs	r6, r0
 800c200:	3568      	adds	r5, #104	; 0x68
 800c202:	e7ee      	b.n	800c1e2 <_fwalk_reent+0x1a>

0800c204 <__swhatbuf_r>:
 800c204:	b570      	push	{r4, r5, r6, lr}
 800c206:	460e      	mov	r6, r1
 800c208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c20c:	2900      	cmp	r1, #0
 800c20e:	b096      	sub	sp, #88	; 0x58
 800c210:	4614      	mov	r4, r2
 800c212:	461d      	mov	r5, r3
 800c214:	da07      	bge.n	800c226 <__swhatbuf_r+0x22>
 800c216:	2300      	movs	r3, #0
 800c218:	602b      	str	r3, [r5, #0]
 800c21a:	89b3      	ldrh	r3, [r6, #12]
 800c21c:	061a      	lsls	r2, r3, #24
 800c21e:	d410      	bmi.n	800c242 <__swhatbuf_r+0x3e>
 800c220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c224:	e00e      	b.n	800c244 <__swhatbuf_r+0x40>
 800c226:	466a      	mov	r2, sp
 800c228:	f000 fc36 	bl	800ca98 <_fstat_r>
 800c22c:	2800      	cmp	r0, #0
 800c22e:	dbf2      	blt.n	800c216 <__swhatbuf_r+0x12>
 800c230:	9a01      	ldr	r2, [sp, #4]
 800c232:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c236:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c23a:	425a      	negs	r2, r3
 800c23c:	415a      	adcs	r2, r3
 800c23e:	602a      	str	r2, [r5, #0]
 800c240:	e7ee      	b.n	800c220 <__swhatbuf_r+0x1c>
 800c242:	2340      	movs	r3, #64	; 0x40
 800c244:	2000      	movs	r0, #0
 800c246:	6023      	str	r3, [r4, #0]
 800c248:	b016      	add	sp, #88	; 0x58
 800c24a:	bd70      	pop	{r4, r5, r6, pc}

0800c24c <__smakebuf_r>:
 800c24c:	898b      	ldrh	r3, [r1, #12]
 800c24e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c250:	079d      	lsls	r5, r3, #30
 800c252:	4606      	mov	r6, r0
 800c254:	460c      	mov	r4, r1
 800c256:	d507      	bpl.n	800c268 <__smakebuf_r+0x1c>
 800c258:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c25c:	6023      	str	r3, [r4, #0]
 800c25e:	6123      	str	r3, [r4, #16]
 800c260:	2301      	movs	r3, #1
 800c262:	6163      	str	r3, [r4, #20]
 800c264:	b002      	add	sp, #8
 800c266:	bd70      	pop	{r4, r5, r6, pc}
 800c268:	ab01      	add	r3, sp, #4
 800c26a:	466a      	mov	r2, sp
 800c26c:	f7ff ffca 	bl	800c204 <__swhatbuf_r>
 800c270:	9900      	ldr	r1, [sp, #0]
 800c272:	4605      	mov	r5, r0
 800c274:	4630      	mov	r0, r6
 800c276:	f000 f877 	bl	800c368 <_malloc_r>
 800c27a:	b948      	cbnz	r0, 800c290 <__smakebuf_r+0x44>
 800c27c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c280:	059a      	lsls	r2, r3, #22
 800c282:	d4ef      	bmi.n	800c264 <__smakebuf_r+0x18>
 800c284:	f023 0303 	bic.w	r3, r3, #3
 800c288:	f043 0302 	orr.w	r3, r3, #2
 800c28c:	81a3      	strh	r3, [r4, #12]
 800c28e:	e7e3      	b.n	800c258 <__smakebuf_r+0xc>
 800c290:	4b0d      	ldr	r3, [pc, #52]	; (800c2c8 <__smakebuf_r+0x7c>)
 800c292:	62b3      	str	r3, [r6, #40]	; 0x28
 800c294:	89a3      	ldrh	r3, [r4, #12]
 800c296:	6020      	str	r0, [r4, #0]
 800c298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c29c:	81a3      	strh	r3, [r4, #12]
 800c29e:	9b00      	ldr	r3, [sp, #0]
 800c2a0:	6163      	str	r3, [r4, #20]
 800c2a2:	9b01      	ldr	r3, [sp, #4]
 800c2a4:	6120      	str	r0, [r4, #16]
 800c2a6:	b15b      	cbz	r3, 800c2c0 <__smakebuf_r+0x74>
 800c2a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2ac:	4630      	mov	r0, r6
 800c2ae:	f000 fc05 	bl	800cabc <_isatty_r>
 800c2b2:	b128      	cbz	r0, 800c2c0 <__smakebuf_r+0x74>
 800c2b4:	89a3      	ldrh	r3, [r4, #12]
 800c2b6:	f023 0303 	bic.w	r3, r3, #3
 800c2ba:	f043 0301 	orr.w	r3, r3, #1
 800c2be:	81a3      	strh	r3, [r4, #12]
 800c2c0:	89a3      	ldrh	r3, [r4, #12]
 800c2c2:	431d      	orrs	r5, r3
 800c2c4:	81a5      	strh	r5, [r4, #12]
 800c2c6:	e7cd      	b.n	800c264 <__smakebuf_r+0x18>
 800c2c8:	0800c0b9 	.word	0x0800c0b9

0800c2cc <_free_r>:
 800c2cc:	b538      	push	{r3, r4, r5, lr}
 800c2ce:	4605      	mov	r5, r0
 800c2d0:	2900      	cmp	r1, #0
 800c2d2:	d045      	beq.n	800c360 <_free_r+0x94>
 800c2d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2d8:	1f0c      	subs	r4, r1, #4
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	bfb8      	it	lt
 800c2de:	18e4      	addlt	r4, r4, r3
 800c2e0:	f000 fc0e 	bl	800cb00 <__malloc_lock>
 800c2e4:	4a1f      	ldr	r2, [pc, #124]	; (800c364 <_free_r+0x98>)
 800c2e6:	6813      	ldr	r3, [r2, #0]
 800c2e8:	4610      	mov	r0, r2
 800c2ea:	b933      	cbnz	r3, 800c2fa <_free_r+0x2e>
 800c2ec:	6063      	str	r3, [r4, #4]
 800c2ee:	6014      	str	r4, [r2, #0]
 800c2f0:	4628      	mov	r0, r5
 800c2f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2f6:	f000 bc04 	b.w	800cb02 <__malloc_unlock>
 800c2fa:	42a3      	cmp	r3, r4
 800c2fc:	d90c      	bls.n	800c318 <_free_r+0x4c>
 800c2fe:	6821      	ldr	r1, [r4, #0]
 800c300:	1862      	adds	r2, r4, r1
 800c302:	4293      	cmp	r3, r2
 800c304:	bf04      	itt	eq
 800c306:	681a      	ldreq	r2, [r3, #0]
 800c308:	685b      	ldreq	r3, [r3, #4]
 800c30a:	6063      	str	r3, [r4, #4]
 800c30c:	bf04      	itt	eq
 800c30e:	1852      	addeq	r2, r2, r1
 800c310:	6022      	streq	r2, [r4, #0]
 800c312:	6004      	str	r4, [r0, #0]
 800c314:	e7ec      	b.n	800c2f0 <_free_r+0x24>
 800c316:	4613      	mov	r3, r2
 800c318:	685a      	ldr	r2, [r3, #4]
 800c31a:	b10a      	cbz	r2, 800c320 <_free_r+0x54>
 800c31c:	42a2      	cmp	r2, r4
 800c31e:	d9fa      	bls.n	800c316 <_free_r+0x4a>
 800c320:	6819      	ldr	r1, [r3, #0]
 800c322:	1858      	adds	r0, r3, r1
 800c324:	42a0      	cmp	r0, r4
 800c326:	d10b      	bne.n	800c340 <_free_r+0x74>
 800c328:	6820      	ldr	r0, [r4, #0]
 800c32a:	4401      	add	r1, r0
 800c32c:	1858      	adds	r0, r3, r1
 800c32e:	4282      	cmp	r2, r0
 800c330:	6019      	str	r1, [r3, #0]
 800c332:	d1dd      	bne.n	800c2f0 <_free_r+0x24>
 800c334:	6810      	ldr	r0, [r2, #0]
 800c336:	6852      	ldr	r2, [r2, #4]
 800c338:	605a      	str	r2, [r3, #4]
 800c33a:	4401      	add	r1, r0
 800c33c:	6019      	str	r1, [r3, #0]
 800c33e:	e7d7      	b.n	800c2f0 <_free_r+0x24>
 800c340:	d902      	bls.n	800c348 <_free_r+0x7c>
 800c342:	230c      	movs	r3, #12
 800c344:	602b      	str	r3, [r5, #0]
 800c346:	e7d3      	b.n	800c2f0 <_free_r+0x24>
 800c348:	6820      	ldr	r0, [r4, #0]
 800c34a:	1821      	adds	r1, r4, r0
 800c34c:	428a      	cmp	r2, r1
 800c34e:	bf04      	itt	eq
 800c350:	6811      	ldreq	r1, [r2, #0]
 800c352:	6852      	ldreq	r2, [r2, #4]
 800c354:	6062      	str	r2, [r4, #4]
 800c356:	bf04      	itt	eq
 800c358:	1809      	addeq	r1, r1, r0
 800c35a:	6021      	streq	r1, [r4, #0]
 800c35c:	605c      	str	r4, [r3, #4]
 800c35e:	e7c7      	b.n	800c2f0 <_free_r+0x24>
 800c360:	bd38      	pop	{r3, r4, r5, pc}
 800c362:	bf00      	nop
 800c364:	20001340 	.word	0x20001340

0800c368 <_malloc_r>:
 800c368:	b570      	push	{r4, r5, r6, lr}
 800c36a:	1ccd      	adds	r5, r1, #3
 800c36c:	f025 0503 	bic.w	r5, r5, #3
 800c370:	3508      	adds	r5, #8
 800c372:	2d0c      	cmp	r5, #12
 800c374:	bf38      	it	cc
 800c376:	250c      	movcc	r5, #12
 800c378:	2d00      	cmp	r5, #0
 800c37a:	4606      	mov	r6, r0
 800c37c:	db01      	blt.n	800c382 <_malloc_r+0x1a>
 800c37e:	42a9      	cmp	r1, r5
 800c380:	d903      	bls.n	800c38a <_malloc_r+0x22>
 800c382:	230c      	movs	r3, #12
 800c384:	6033      	str	r3, [r6, #0]
 800c386:	2000      	movs	r0, #0
 800c388:	bd70      	pop	{r4, r5, r6, pc}
 800c38a:	f000 fbb9 	bl	800cb00 <__malloc_lock>
 800c38e:	4a21      	ldr	r2, [pc, #132]	; (800c414 <_malloc_r+0xac>)
 800c390:	6814      	ldr	r4, [r2, #0]
 800c392:	4621      	mov	r1, r4
 800c394:	b991      	cbnz	r1, 800c3bc <_malloc_r+0x54>
 800c396:	4c20      	ldr	r4, [pc, #128]	; (800c418 <_malloc_r+0xb0>)
 800c398:	6823      	ldr	r3, [r4, #0]
 800c39a:	b91b      	cbnz	r3, 800c3a4 <_malloc_r+0x3c>
 800c39c:	4630      	mov	r0, r6
 800c39e:	f000 fb05 	bl	800c9ac <_sbrk_r>
 800c3a2:	6020      	str	r0, [r4, #0]
 800c3a4:	4629      	mov	r1, r5
 800c3a6:	4630      	mov	r0, r6
 800c3a8:	f000 fb00 	bl	800c9ac <_sbrk_r>
 800c3ac:	1c43      	adds	r3, r0, #1
 800c3ae:	d124      	bne.n	800c3fa <_malloc_r+0x92>
 800c3b0:	230c      	movs	r3, #12
 800c3b2:	6033      	str	r3, [r6, #0]
 800c3b4:	4630      	mov	r0, r6
 800c3b6:	f000 fba4 	bl	800cb02 <__malloc_unlock>
 800c3ba:	e7e4      	b.n	800c386 <_malloc_r+0x1e>
 800c3bc:	680b      	ldr	r3, [r1, #0]
 800c3be:	1b5b      	subs	r3, r3, r5
 800c3c0:	d418      	bmi.n	800c3f4 <_malloc_r+0x8c>
 800c3c2:	2b0b      	cmp	r3, #11
 800c3c4:	d90f      	bls.n	800c3e6 <_malloc_r+0x7e>
 800c3c6:	600b      	str	r3, [r1, #0]
 800c3c8:	50cd      	str	r5, [r1, r3]
 800c3ca:	18cc      	adds	r4, r1, r3
 800c3cc:	4630      	mov	r0, r6
 800c3ce:	f000 fb98 	bl	800cb02 <__malloc_unlock>
 800c3d2:	f104 000b 	add.w	r0, r4, #11
 800c3d6:	1d23      	adds	r3, r4, #4
 800c3d8:	f020 0007 	bic.w	r0, r0, #7
 800c3dc:	1ac3      	subs	r3, r0, r3
 800c3de:	d0d3      	beq.n	800c388 <_malloc_r+0x20>
 800c3e0:	425a      	negs	r2, r3
 800c3e2:	50e2      	str	r2, [r4, r3]
 800c3e4:	e7d0      	b.n	800c388 <_malloc_r+0x20>
 800c3e6:	428c      	cmp	r4, r1
 800c3e8:	684b      	ldr	r3, [r1, #4]
 800c3ea:	bf16      	itet	ne
 800c3ec:	6063      	strne	r3, [r4, #4]
 800c3ee:	6013      	streq	r3, [r2, #0]
 800c3f0:	460c      	movne	r4, r1
 800c3f2:	e7eb      	b.n	800c3cc <_malloc_r+0x64>
 800c3f4:	460c      	mov	r4, r1
 800c3f6:	6849      	ldr	r1, [r1, #4]
 800c3f8:	e7cc      	b.n	800c394 <_malloc_r+0x2c>
 800c3fa:	1cc4      	adds	r4, r0, #3
 800c3fc:	f024 0403 	bic.w	r4, r4, #3
 800c400:	42a0      	cmp	r0, r4
 800c402:	d005      	beq.n	800c410 <_malloc_r+0xa8>
 800c404:	1a21      	subs	r1, r4, r0
 800c406:	4630      	mov	r0, r6
 800c408:	f000 fad0 	bl	800c9ac <_sbrk_r>
 800c40c:	3001      	adds	r0, #1
 800c40e:	d0cf      	beq.n	800c3b0 <_malloc_r+0x48>
 800c410:	6025      	str	r5, [r4, #0]
 800c412:	e7db      	b.n	800c3cc <_malloc_r+0x64>
 800c414:	20001340 	.word	0x20001340
 800c418:	20001344 	.word	0x20001344

0800c41c <__sfputc_r>:
 800c41c:	6893      	ldr	r3, [r2, #8]
 800c41e:	3b01      	subs	r3, #1
 800c420:	2b00      	cmp	r3, #0
 800c422:	b410      	push	{r4}
 800c424:	6093      	str	r3, [r2, #8]
 800c426:	da08      	bge.n	800c43a <__sfputc_r+0x1e>
 800c428:	6994      	ldr	r4, [r2, #24]
 800c42a:	42a3      	cmp	r3, r4
 800c42c:	db01      	blt.n	800c432 <__sfputc_r+0x16>
 800c42e:	290a      	cmp	r1, #10
 800c430:	d103      	bne.n	800c43a <__sfputc_r+0x1e>
 800c432:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c436:	f7ff bcab 	b.w	800bd90 <__swbuf_r>
 800c43a:	6813      	ldr	r3, [r2, #0]
 800c43c:	1c58      	adds	r0, r3, #1
 800c43e:	6010      	str	r0, [r2, #0]
 800c440:	7019      	strb	r1, [r3, #0]
 800c442:	4608      	mov	r0, r1
 800c444:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c448:	4770      	bx	lr

0800c44a <__sfputs_r>:
 800c44a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c44c:	4606      	mov	r6, r0
 800c44e:	460f      	mov	r7, r1
 800c450:	4614      	mov	r4, r2
 800c452:	18d5      	adds	r5, r2, r3
 800c454:	42ac      	cmp	r4, r5
 800c456:	d101      	bne.n	800c45c <__sfputs_r+0x12>
 800c458:	2000      	movs	r0, #0
 800c45a:	e007      	b.n	800c46c <__sfputs_r+0x22>
 800c45c:	463a      	mov	r2, r7
 800c45e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c462:	4630      	mov	r0, r6
 800c464:	f7ff ffda 	bl	800c41c <__sfputc_r>
 800c468:	1c43      	adds	r3, r0, #1
 800c46a:	d1f3      	bne.n	800c454 <__sfputs_r+0xa>
 800c46c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c470 <_vfiprintf_r>:
 800c470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c474:	460c      	mov	r4, r1
 800c476:	b09d      	sub	sp, #116	; 0x74
 800c478:	4617      	mov	r7, r2
 800c47a:	461d      	mov	r5, r3
 800c47c:	4606      	mov	r6, r0
 800c47e:	b118      	cbz	r0, 800c488 <_vfiprintf_r+0x18>
 800c480:	6983      	ldr	r3, [r0, #24]
 800c482:	b90b      	cbnz	r3, 800c488 <_vfiprintf_r+0x18>
 800c484:	f7ff fe34 	bl	800c0f0 <__sinit>
 800c488:	4b7c      	ldr	r3, [pc, #496]	; (800c67c <_vfiprintf_r+0x20c>)
 800c48a:	429c      	cmp	r4, r3
 800c48c:	d158      	bne.n	800c540 <_vfiprintf_r+0xd0>
 800c48e:	6874      	ldr	r4, [r6, #4]
 800c490:	89a3      	ldrh	r3, [r4, #12]
 800c492:	0718      	lsls	r0, r3, #28
 800c494:	d55e      	bpl.n	800c554 <_vfiprintf_r+0xe4>
 800c496:	6923      	ldr	r3, [r4, #16]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d05b      	beq.n	800c554 <_vfiprintf_r+0xe4>
 800c49c:	2300      	movs	r3, #0
 800c49e:	9309      	str	r3, [sp, #36]	; 0x24
 800c4a0:	2320      	movs	r3, #32
 800c4a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c4a6:	2330      	movs	r3, #48	; 0x30
 800c4a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c4ac:	9503      	str	r5, [sp, #12]
 800c4ae:	f04f 0b01 	mov.w	fp, #1
 800c4b2:	46b8      	mov	r8, r7
 800c4b4:	4645      	mov	r5, r8
 800c4b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c4ba:	b10b      	cbz	r3, 800c4c0 <_vfiprintf_r+0x50>
 800c4bc:	2b25      	cmp	r3, #37	; 0x25
 800c4be:	d154      	bne.n	800c56a <_vfiprintf_r+0xfa>
 800c4c0:	ebb8 0a07 	subs.w	sl, r8, r7
 800c4c4:	d00b      	beq.n	800c4de <_vfiprintf_r+0x6e>
 800c4c6:	4653      	mov	r3, sl
 800c4c8:	463a      	mov	r2, r7
 800c4ca:	4621      	mov	r1, r4
 800c4cc:	4630      	mov	r0, r6
 800c4ce:	f7ff ffbc 	bl	800c44a <__sfputs_r>
 800c4d2:	3001      	adds	r0, #1
 800c4d4:	f000 80c2 	beq.w	800c65c <_vfiprintf_r+0x1ec>
 800c4d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4da:	4453      	add	r3, sl
 800c4dc:	9309      	str	r3, [sp, #36]	; 0x24
 800c4de:	f898 3000 	ldrb.w	r3, [r8]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	f000 80ba 	beq.w	800c65c <_vfiprintf_r+0x1ec>
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c4ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4f2:	9304      	str	r3, [sp, #16]
 800c4f4:	9307      	str	r3, [sp, #28]
 800c4f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4fa:	931a      	str	r3, [sp, #104]	; 0x68
 800c4fc:	46a8      	mov	r8, r5
 800c4fe:	2205      	movs	r2, #5
 800c500:	f818 1b01 	ldrb.w	r1, [r8], #1
 800c504:	485e      	ldr	r0, [pc, #376]	; (800c680 <_vfiprintf_r+0x210>)
 800c506:	f7f3 fe63 	bl	80001d0 <memchr>
 800c50a:	9b04      	ldr	r3, [sp, #16]
 800c50c:	bb78      	cbnz	r0, 800c56e <_vfiprintf_r+0xfe>
 800c50e:	06d9      	lsls	r1, r3, #27
 800c510:	bf44      	itt	mi
 800c512:	2220      	movmi	r2, #32
 800c514:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c518:	071a      	lsls	r2, r3, #28
 800c51a:	bf44      	itt	mi
 800c51c:	222b      	movmi	r2, #43	; 0x2b
 800c51e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c522:	782a      	ldrb	r2, [r5, #0]
 800c524:	2a2a      	cmp	r2, #42	; 0x2a
 800c526:	d02a      	beq.n	800c57e <_vfiprintf_r+0x10e>
 800c528:	9a07      	ldr	r2, [sp, #28]
 800c52a:	46a8      	mov	r8, r5
 800c52c:	2000      	movs	r0, #0
 800c52e:	250a      	movs	r5, #10
 800c530:	4641      	mov	r1, r8
 800c532:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c536:	3b30      	subs	r3, #48	; 0x30
 800c538:	2b09      	cmp	r3, #9
 800c53a:	d969      	bls.n	800c610 <_vfiprintf_r+0x1a0>
 800c53c:	b360      	cbz	r0, 800c598 <_vfiprintf_r+0x128>
 800c53e:	e024      	b.n	800c58a <_vfiprintf_r+0x11a>
 800c540:	4b50      	ldr	r3, [pc, #320]	; (800c684 <_vfiprintf_r+0x214>)
 800c542:	429c      	cmp	r4, r3
 800c544:	d101      	bne.n	800c54a <_vfiprintf_r+0xda>
 800c546:	68b4      	ldr	r4, [r6, #8]
 800c548:	e7a2      	b.n	800c490 <_vfiprintf_r+0x20>
 800c54a:	4b4f      	ldr	r3, [pc, #316]	; (800c688 <_vfiprintf_r+0x218>)
 800c54c:	429c      	cmp	r4, r3
 800c54e:	bf08      	it	eq
 800c550:	68f4      	ldreq	r4, [r6, #12]
 800c552:	e79d      	b.n	800c490 <_vfiprintf_r+0x20>
 800c554:	4621      	mov	r1, r4
 800c556:	4630      	mov	r0, r6
 800c558:	f7ff fc6c 	bl	800be34 <__swsetup_r>
 800c55c:	2800      	cmp	r0, #0
 800c55e:	d09d      	beq.n	800c49c <_vfiprintf_r+0x2c>
 800c560:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c564:	b01d      	add	sp, #116	; 0x74
 800c566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c56a:	46a8      	mov	r8, r5
 800c56c:	e7a2      	b.n	800c4b4 <_vfiprintf_r+0x44>
 800c56e:	4a44      	ldr	r2, [pc, #272]	; (800c680 <_vfiprintf_r+0x210>)
 800c570:	1a80      	subs	r0, r0, r2
 800c572:	fa0b f000 	lsl.w	r0, fp, r0
 800c576:	4318      	orrs	r0, r3
 800c578:	9004      	str	r0, [sp, #16]
 800c57a:	4645      	mov	r5, r8
 800c57c:	e7be      	b.n	800c4fc <_vfiprintf_r+0x8c>
 800c57e:	9a03      	ldr	r2, [sp, #12]
 800c580:	1d11      	adds	r1, r2, #4
 800c582:	6812      	ldr	r2, [r2, #0]
 800c584:	9103      	str	r1, [sp, #12]
 800c586:	2a00      	cmp	r2, #0
 800c588:	db01      	blt.n	800c58e <_vfiprintf_r+0x11e>
 800c58a:	9207      	str	r2, [sp, #28]
 800c58c:	e004      	b.n	800c598 <_vfiprintf_r+0x128>
 800c58e:	4252      	negs	r2, r2
 800c590:	f043 0302 	orr.w	r3, r3, #2
 800c594:	9207      	str	r2, [sp, #28]
 800c596:	9304      	str	r3, [sp, #16]
 800c598:	f898 3000 	ldrb.w	r3, [r8]
 800c59c:	2b2e      	cmp	r3, #46	; 0x2e
 800c59e:	d10e      	bne.n	800c5be <_vfiprintf_r+0x14e>
 800c5a0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c5a4:	2b2a      	cmp	r3, #42	; 0x2a
 800c5a6:	d138      	bne.n	800c61a <_vfiprintf_r+0x1aa>
 800c5a8:	9b03      	ldr	r3, [sp, #12]
 800c5aa:	1d1a      	adds	r2, r3, #4
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	9203      	str	r2, [sp, #12]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	bfb8      	it	lt
 800c5b4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c5b8:	f108 0802 	add.w	r8, r8, #2
 800c5bc:	9305      	str	r3, [sp, #20]
 800c5be:	4d33      	ldr	r5, [pc, #204]	; (800c68c <_vfiprintf_r+0x21c>)
 800c5c0:	f898 1000 	ldrb.w	r1, [r8]
 800c5c4:	2203      	movs	r2, #3
 800c5c6:	4628      	mov	r0, r5
 800c5c8:	f7f3 fe02 	bl	80001d0 <memchr>
 800c5cc:	b140      	cbz	r0, 800c5e0 <_vfiprintf_r+0x170>
 800c5ce:	2340      	movs	r3, #64	; 0x40
 800c5d0:	1b40      	subs	r0, r0, r5
 800c5d2:	fa03 f000 	lsl.w	r0, r3, r0
 800c5d6:	9b04      	ldr	r3, [sp, #16]
 800c5d8:	4303      	orrs	r3, r0
 800c5da:	f108 0801 	add.w	r8, r8, #1
 800c5de:	9304      	str	r3, [sp, #16]
 800c5e0:	f898 1000 	ldrb.w	r1, [r8]
 800c5e4:	482a      	ldr	r0, [pc, #168]	; (800c690 <_vfiprintf_r+0x220>)
 800c5e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c5ea:	2206      	movs	r2, #6
 800c5ec:	f108 0701 	add.w	r7, r8, #1
 800c5f0:	f7f3 fdee 	bl	80001d0 <memchr>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	d037      	beq.n	800c668 <_vfiprintf_r+0x1f8>
 800c5f8:	4b26      	ldr	r3, [pc, #152]	; (800c694 <_vfiprintf_r+0x224>)
 800c5fa:	bb1b      	cbnz	r3, 800c644 <_vfiprintf_r+0x1d4>
 800c5fc:	9b03      	ldr	r3, [sp, #12]
 800c5fe:	3307      	adds	r3, #7
 800c600:	f023 0307 	bic.w	r3, r3, #7
 800c604:	3308      	adds	r3, #8
 800c606:	9303      	str	r3, [sp, #12]
 800c608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c60a:	444b      	add	r3, r9
 800c60c:	9309      	str	r3, [sp, #36]	; 0x24
 800c60e:	e750      	b.n	800c4b2 <_vfiprintf_r+0x42>
 800c610:	fb05 3202 	mla	r2, r5, r2, r3
 800c614:	2001      	movs	r0, #1
 800c616:	4688      	mov	r8, r1
 800c618:	e78a      	b.n	800c530 <_vfiprintf_r+0xc0>
 800c61a:	2300      	movs	r3, #0
 800c61c:	f108 0801 	add.w	r8, r8, #1
 800c620:	9305      	str	r3, [sp, #20]
 800c622:	4619      	mov	r1, r3
 800c624:	250a      	movs	r5, #10
 800c626:	4640      	mov	r0, r8
 800c628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c62c:	3a30      	subs	r2, #48	; 0x30
 800c62e:	2a09      	cmp	r2, #9
 800c630:	d903      	bls.n	800c63a <_vfiprintf_r+0x1ca>
 800c632:	2b00      	cmp	r3, #0
 800c634:	d0c3      	beq.n	800c5be <_vfiprintf_r+0x14e>
 800c636:	9105      	str	r1, [sp, #20]
 800c638:	e7c1      	b.n	800c5be <_vfiprintf_r+0x14e>
 800c63a:	fb05 2101 	mla	r1, r5, r1, r2
 800c63e:	2301      	movs	r3, #1
 800c640:	4680      	mov	r8, r0
 800c642:	e7f0      	b.n	800c626 <_vfiprintf_r+0x1b6>
 800c644:	ab03      	add	r3, sp, #12
 800c646:	9300      	str	r3, [sp, #0]
 800c648:	4622      	mov	r2, r4
 800c64a:	4b13      	ldr	r3, [pc, #76]	; (800c698 <_vfiprintf_r+0x228>)
 800c64c:	a904      	add	r1, sp, #16
 800c64e:	4630      	mov	r0, r6
 800c650:	f3af 8000 	nop.w
 800c654:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800c658:	4681      	mov	r9, r0
 800c65a:	d1d5      	bne.n	800c608 <_vfiprintf_r+0x198>
 800c65c:	89a3      	ldrh	r3, [r4, #12]
 800c65e:	065b      	lsls	r3, r3, #25
 800c660:	f53f af7e 	bmi.w	800c560 <_vfiprintf_r+0xf0>
 800c664:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c666:	e77d      	b.n	800c564 <_vfiprintf_r+0xf4>
 800c668:	ab03      	add	r3, sp, #12
 800c66a:	9300      	str	r3, [sp, #0]
 800c66c:	4622      	mov	r2, r4
 800c66e:	4b0a      	ldr	r3, [pc, #40]	; (800c698 <_vfiprintf_r+0x228>)
 800c670:	a904      	add	r1, sp, #16
 800c672:	4630      	mov	r0, r6
 800c674:	f000 f888 	bl	800c788 <_printf_i>
 800c678:	e7ec      	b.n	800c654 <_vfiprintf_r+0x1e4>
 800c67a:	bf00      	nop
 800c67c:	0800cf14 	.word	0x0800cf14
 800c680:	0800cf54 	.word	0x0800cf54
 800c684:	0800cf34 	.word	0x0800cf34
 800c688:	0800cef4 	.word	0x0800cef4
 800c68c:	0800cf5a 	.word	0x0800cf5a
 800c690:	0800cf5e 	.word	0x0800cf5e
 800c694:	00000000 	.word	0x00000000
 800c698:	0800c44b 	.word	0x0800c44b

0800c69c <_printf_common>:
 800c69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6a0:	4691      	mov	r9, r2
 800c6a2:	461f      	mov	r7, r3
 800c6a4:	688a      	ldr	r2, [r1, #8]
 800c6a6:	690b      	ldr	r3, [r1, #16]
 800c6a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	bfb8      	it	lt
 800c6b0:	4613      	movlt	r3, r2
 800c6b2:	f8c9 3000 	str.w	r3, [r9]
 800c6b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c6ba:	4606      	mov	r6, r0
 800c6bc:	460c      	mov	r4, r1
 800c6be:	b112      	cbz	r2, 800c6c6 <_printf_common+0x2a>
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	f8c9 3000 	str.w	r3, [r9]
 800c6c6:	6823      	ldr	r3, [r4, #0]
 800c6c8:	0699      	lsls	r1, r3, #26
 800c6ca:	bf42      	ittt	mi
 800c6cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c6d0:	3302      	addmi	r3, #2
 800c6d2:	f8c9 3000 	strmi.w	r3, [r9]
 800c6d6:	6825      	ldr	r5, [r4, #0]
 800c6d8:	f015 0506 	ands.w	r5, r5, #6
 800c6dc:	d107      	bne.n	800c6ee <_printf_common+0x52>
 800c6de:	f104 0a19 	add.w	sl, r4, #25
 800c6e2:	68e3      	ldr	r3, [r4, #12]
 800c6e4:	f8d9 2000 	ldr.w	r2, [r9]
 800c6e8:	1a9b      	subs	r3, r3, r2
 800c6ea:	42ab      	cmp	r3, r5
 800c6ec:	dc28      	bgt.n	800c740 <_printf_common+0xa4>
 800c6ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c6f2:	6822      	ldr	r2, [r4, #0]
 800c6f4:	3300      	adds	r3, #0
 800c6f6:	bf18      	it	ne
 800c6f8:	2301      	movne	r3, #1
 800c6fa:	0692      	lsls	r2, r2, #26
 800c6fc:	d42d      	bmi.n	800c75a <_printf_common+0xbe>
 800c6fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c702:	4639      	mov	r1, r7
 800c704:	4630      	mov	r0, r6
 800c706:	47c0      	blx	r8
 800c708:	3001      	adds	r0, #1
 800c70a:	d020      	beq.n	800c74e <_printf_common+0xb2>
 800c70c:	6823      	ldr	r3, [r4, #0]
 800c70e:	68e5      	ldr	r5, [r4, #12]
 800c710:	f8d9 2000 	ldr.w	r2, [r9]
 800c714:	f003 0306 	and.w	r3, r3, #6
 800c718:	2b04      	cmp	r3, #4
 800c71a:	bf08      	it	eq
 800c71c:	1aad      	subeq	r5, r5, r2
 800c71e:	68a3      	ldr	r3, [r4, #8]
 800c720:	6922      	ldr	r2, [r4, #16]
 800c722:	bf0c      	ite	eq
 800c724:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c728:	2500      	movne	r5, #0
 800c72a:	4293      	cmp	r3, r2
 800c72c:	bfc4      	itt	gt
 800c72e:	1a9b      	subgt	r3, r3, r2
 800c730:	18ed      	addgt	r5, r5, r3
 800c732:	f04f 0900 	mov.w	r9, #0
 800c736:	341a      	adds	r4, #26
 800c738:	454d      	cmp	r5, r9
 800c73a:	d11a      	bne.n	800c772 <_printf_common+0xd6>
 800c73c:	2000      	movs	r0, #0
 800c73e:	e008      	b.n	800c752 <_printf_common+0xb6>
 800c740:	2301      	movs	r3, #1
 800c742:	4652      	mov	r2, sl
 800c744:	4639      	mov	r1, r7
 800c746:	4630      	mov	r0, r6
 800c748:	47c0      	blx	r8
 800c74a:	3001      	adds	r0, #1
 800c74c:	d103      	bne.n	800c756 <_printf_common+0xba>
 800c74e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c756:	3501      	adds	r5, #1
 800c758:	e7c3      	b.n	800c6e2 <_printf_common+0x46>
 800c75a:	18e1      	adds	r1, r4, r3
 800c75c:	1c5a      	adds	r2, r3, #1
 800c75e:	2030      	movs	r0, #48	; 0x30
 800c760:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c764:	4422      	add	r2, r4
 800c766:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c76a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c76e:	3302      	adds	r3, #2
 800c770:	e7c5      	b.n	800c6fe <_printf_common+0x62>
 800c772:	2301      	movs	r3, #1
 800c774:	4622      	mov	r2, r4
 800c776:	4639      	mov	r1, r7
 800c778:	4630      	mov	r0, r6
 800c77a:	47c0      	blx	r8
 800c77c:	3001      	adds	r0, #1
 800c77e:	d0e6      	beq.n	800c74e <_printf_common+0xb2>
 800c780:	f109 0901 	add.w	r9, r9, #1
 800c784:	e7d8      	b.n	800c738 <_printf_common+0x9c>
	...

0800c788 <_printf_i>:
 800c788:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c78c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c790:	460c      	mov	r4, r1
 800c792:	7e09      	ldrb	r1, [r1, #24]
 800c794:	b085      	sub	sp, #20
 800c796:	296e      	cmp	r1, #110	; 0x6e
 800c798:	4617      	mov	r7, r2
 800c79a:	4606      	mov	r6, r0
 800c79c:	4698      	mov	r8, r3
 800c79e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c7a0:	f000 80b3 	beq.w	800c90a <_printf_i+0x182>
 800c7a4:	d822      	bhi.n	800c7ec <_printf_i+0x64>
 800c7a6:	2963      	cmp	r1, #99	; 0x63
 800c7a8:	d036      	beq.n	800c818 <_printf_i+0x90>
 800c7aa:	d80a      	bhi.n	800c7c2 <_printf_i+0x3a>
 800c7ac:	2900      	cmp	r1, #0
 800c7ae:	f000 80b9 	beq.w	800c924 <_printf_i+0x19c>
 800c7b2:	2958      	cmp	r1, #88	; 0x58
 800c7b4:	f000 8083 	beq.w	800c8be <_printf_i+0x136>
 800c7b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c7bc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c7c0:	e032      	b.n	800c828 <_printf_i+0xa0>
 800c7c2:	2964      	cmp	r1, #100	; 0x64
 800c7c4:	d001      	beq.n	800c7ca <_printf_i+0x42>
 800c7c6:	2969      	cmp	r1, #105	; 0x69
 800c7c8:	d1f6      	bne.n	800c7b8 <_printf_i+0x30>
 800c7ca:	6820      	ldr	r0, [r4, #0]
 800c7cc:	6813      	ldr	r3, [r2, #0]
 800c7ce:	0605      	lsls	r5, r0, #24
 800c7d0:	f103 0104 	add.w	r1, r3, #4
 800c7d4:	d52a      	bpl.n	800c82c <_printf_i+0xa4>
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	6011      	str	r1, [r2, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	da03      	bge.n	800c7e6 <_printf_i+0x5e>
 800c7de:	222d      	movs	r2, #45	; 0x2d
 800c7e0:	425b      	negs	r3, r3
 800c7e2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c7e6:	486f      	ldr	r0, [pc, #444]	; (800c9a4 <_printf_i+0x21c>)
 800c7e8:	220a      	movs	r2, #10
 800c7ea:	e039      	b.n	800c860 <_printf_i+0xd8>
 800c7ec:	2973      	cmp	r1, #115	; 0x73
 800c7ee:	f000 809d 	beq.w	800c92c <_printf_i+0x1a4>
 800c7f2:	d808      	bhi.n	800c806 <_printf_i+0x7e>
 800c7f4:	296f      	cmp	r1, #111	; 0x6f
 800c7f6:	d020      	beq.n	800c83a <_printf_i+0xb2>
 800c7f8:	2970      	cmp	r1, #112	; 0x70
 800c7fa:	d1dd      	bne.n	800c7b8 <_printf_i+0x30>
 800c7fc:	6823      	ldr	r3, [r4, #0]
 800c7fe:	f043 0320 	orr.w	r3, r3, #32
 800c802:	6023      	str	r3, [r4, #0]
 800c804:	e003      	b.n	800c80e <_printf_i+0x86>
 800c806:	2975      	cmp	r1, #117	; 0x75
 800c808:	d017      	beq.n	800c83a <_printf_i+0xb2>
 800c80a:	2978      	cmp	r1, #120	; 0x78
 800c80c:	d1d4      	bne.n	800c7b8 <_printf_i+0x30>
 800c80e:	2378      	movs	r3, #120	; 0x78
 800c810:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c814:	4864      	ldr	r0, [pc, #400]	; (800c9a8 <_printf_i+0x220>)
 800c816:	e055      	b.n	800c8c4 <_printf_i+0x13c>
 800c818:	6813      	ldr	r3, [r2, #0]
 800c81a:	1d19      	adds	r1, r3, #4
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	6011      	str	r1, [r2, #0]
 800c820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c824:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c828:	2301      	movs	r3, #1
 800c82a:	e08c      	b.n	800c946 <_printf_i+0x1be>
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	6011      	str	r1, [r2, #0]
 800c830:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c834:	bf18      	it	ne
 800c836:	b21b      	sxthne	r3, r3
 800c838:	e7cf      	b.n	800c7da <_printf_i+0x52>
 800c83a:	6813      	ldr	r3, [r2, #0]
 800c83c:	6825      	ldr	r5, [r4, #0]
 800c83e:	1d18      	adds	r0, r3, #4
 800c840:	6010      	str	r0, [r2, #0]
 800c842:	0628      	lsls	r0, r5, #24
 800c844:	d501      	bpl.n	800c84a <_printf_i+0xc2>
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	e002      	b.n	800c850 <_printf_i+0xc8>
 800c84a:	0668      	lsls	r0, r5, #25
 800c84c:	d5fb      	bpl.n	800c846 <_printf_i+0xbe>
 800c84e:	881b      	ldrh	r3, [r3, #0]
 800c850:	4854      	ldr	r0, [pc, #336]	; (800c9a4 <_printf_i+0x21c>)
 800c852:	296f      	cmp	r1, #111	; 0x6f
 800c854:	bf14      	ite	ne
 800c856:	220a      	movne	r2, #10
 800c858:	2208      	moveq	r2, #8
 800c85a:	2100      	movs	r1, #0
 800c85c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c860:	6865      	ldr	r5, [r4, #4]
 800c862:	60a5      	str	r5, [r4, #8]
 800c864:	2d00      	cmp	r5, #0
 800c866:	f2c0 8095 	blt.w	800c994 <_printf_i+0x20c>
 800c86a:	6821      	ldr	r1, [r4, #0]
 800c86c:	f021 0104 	bic.w	r1, r1, #4
 800c870:	6021      	str	r1, [r4, #0]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d13d      	bne.n	800c8f2 <_printf_i+0x16a>
 800c876:	2d00      	cmp	r5, #0
 800c878:	f040 808e 	bne.w	800c998 <_printf_i+0x210>
 800c87c:	4665      	mov	r5, ip
 800c87e:	2a08      	cmp	r2, #8
 800c880:	d10b      	bne.n	800c89a <_printf_i+0x112>
 800c882:	6823      	ldr	r3, [r4, #0]
 800c884:	07db      	lsls	r3, r3, #31
 800c886:	d508      	bpl.n	800c89a <_printf_i+0x112>
 800c888:	6923      	ldr	r3, [r4, #16]
 800c88a:	6862      	ldr	r2, [r4, #4]
 800c88c:	429a      	cmp	r2, r3
 800c88e:	bfde      	ittt	le
 800c890:	2330      	movle	r3, #48	; 0x30
 800c892:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c896:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c89a:	ebac 0305 	sub.w	r3, ip, r5
 800c89e:	6123      	str	r3, [r4, #16]
 800c8a0:	f8cd 8000 	str.w	r8, [sp]
 800c8a4:	463b      	mov	r3, r7
 800c8a6:	aa03      	add	r2, sp, #12
 800c8a8:	4621      	mov	r1, r4
 800c8aa:	4630      	mov	r0, r6
 800c8ac:	f7ff fef6 	bl	800c69c <_printf_common>
 800c8b0:	3001      	adds	r0, #1
 800c8b2:	d14d      	bne.n	800c950 <_printf_i+0x1c8>
 800c8b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c8b8:	b005      	add	sp, #20
 800c8ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8be:	4839      	ldr	r0, [pc, #228]	; (800c9a4 <_printf_i+0x21c>)
 800c8c0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c8c4:	6813      	ldr	r3, [r2, #0]
 800c8c6:	6821      	ldr	r1, [r4, #0]
 800c8c8:	1d1d      	adds	r5, r3, #4
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	6015      	str	r5, [r2, #0]
 800c8ce:	060a      	lsls	r2, r1, #24
 800c8d0:	d50b      	bpl.n	800c8ea <_printf_i+0x162>
 800c8d2:	07ca      	lsls	r2, r1, #31
 800c8d4:	bf44      	itt	mi
 800c8d6:	f041 0120 	orrmi.w	r1, r1, #32
 800c8da:	6021      	strmi	r1, [r4, #0]
 800c8dc:	b91b      	cbnz	r3, 800c8e6 <_printf_i+0x15e>
 800c8de:	6822      	ldr	r2, [r4, #0]
 800c8e0:	f022 0220 	bic.w	r2, r2, #32
 800c8e4:	6022      	str	r2, [r4, #0]
 800c8e6:	2210      	movs	r2, #16
 800c8e8:	e7b7      	b.n	800c85a <_printf_i+0xd2>
 800c8ea:	064d      	lsls	r5, r1, #25
 800c8ec:	bf48      	it	mi
 800c8ee:	b29b      	uxthmi	r3, r3
 800c8f0:	e7ef      	b.n	800c8d2 <_printf_i+0x14a>
 800c8f2:	4665      	mov	r5, ip
 800c8f4:	fbb3 f1f2 	udiv	r1, r3, r2
 800c8f8:	fb02 3311 	mls	r3, r2, r1, r3
 800c8fc:	5cc3      	ldrb	r3, [r0, r3]
 800c8fe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c902:	460b      	mov	r3, r1
 800c904:	2900      	cmp	r1, #0
 800c906:	d1f5      	bne.n	800c8f4 <_printf_i+0x16c>
 800c908:	e7b9      	b.n	800c87e <_printf_i+0xf6>
 800c90a:	6813      	ldr	r3, [r2, #0]
 800c90c:	6825      	ldr	r5, [r4, #0]
 800c90e:	6961      	ldr	r1, [r4, #20]
 800c910:	1d18      	adds	r0, r3, #4
 800c912:	6010      	str	r0, [r2, #0]
 800c914:	0628      	lsls	r0, r5, #24
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	d501      	bpl.n	800c91e <_printf_i+0x196>
 800c91a:	6019      	str	r1, [r3, #0]
 800c91c:	e002      	b.n	800c924 <_printf_i+0x19c>
 800c91e:	066a      	lsls	r2, r5, #25
 800c920:	d5fb      	bpl.n	800c91a <_printf_i+0x192>
 800c922:	8019      	strh	r1, [r3, #0]
 800c924:	2300      	movs	r3, #0
 800c926:	6123      	str	r3, [r4, #16]
 800c928:	4665      	mov	r5, ip
 800c92a:	e7b9      	b.n	800c8a0 <_printf_i+0x118>
 800c92c:	6813      	ldr	r3, [r2, #0]
 800c92e:	1d19      	adds	r1, r3, #4
 800c930:	6011      	str	r1, [r2, #0]
 800c932:	681d      	ldr	r5, [r3, #0]
 800c934:	6862      	ldr	r2, [r4, #4]
 800c936:	2100      	movs	r1, #0
 800c938:	4628      	mov	r0, r5
 800c93a:	f7f3 fc49 	bl	80001d0 <memchr>
 800c93e:	b108      	cbz	r0, 800c944 <_printf_i+0x1bc>
 800c940:	1b40      	subs	r0, r0, r5
 800c942:	6060      	str	r0, [r4, #4]
 800c944:	6863      	ldr	r3, [r4, #4]
 800c946:	6123      	str	r3, [r4, #16]
 800c948:	2300      	movs	r3, #0
 800c94a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c94e:	e7a7      	b.n	800c8a0 <_printf_i+0x118>
 800c950:	6923      	ldr	r3, [r4, #16]
 800c952:	462a      	mov	r2, r5
 800c954:	4639      	mov	r1, r7
 800c956:	4630      	mov	r0, r6
 800c958:	47c0      	blx	r8
 800c95a:	3001      	adds	r0, #1
 800c95c:	d0aa      	beq.n	800c8b4 <_printf_i+0x12c>
 800c95e:	6823      	ldr	r3, [r4, #0]
 800c960:	079b      	lsls	r3, r3, #30
 800c962:	d413      	bmi.n	800c98c <_printf_i+0x204>
 800c964:	68e0      	ldr	r0, [r4, #12]
 800c966:	9b03      	ldr	r3, [sp, #12]
 800c968:	4298      	cmp	r0, r3
 800c96a:	bfb8      	it	lt
 800c96c:	4618      	movlt	r0, r3
 800c96e:	e7a3      	b.n	800c8b8 <_printf_i+0x130>
 800c970:	2301      	movs	r3, #1
 800c972:	464a      	mov	r2, r9
 800c974:	4639      	mov	r1, r7
 800c976:	4630      	mov	r0, r6
 800c978:	47c0      	blx	r8
 800c97a:	3001      	adds	r0, #1
 800c97c:	d09a      	beq.n	800c8b4 <_printf_i+0x12c>
 800c97e:	3501      	adds	r5, #1
 800c980:	68e3      	ldr	r3, [r4, #12]
 800c982:	9a03      	ldr	r2, [sp, #12]
 800c984:	1a9b      	subs	r3, r3, r2
 800c986:	42ab      	cmp	r3, r5
 800c988:	dcf2      	bgt.n	800c970 <_printf_i+0x1e8>
 800c98a:	e7eb      	b.n	800c964 <_printf_i+0x1dc>
 800c98c:	2500      	movs	r5, #0
 800c98e:	f104 0919 	add.w	r9, r4, #25
 800c992:	e7f5      	b.n	800c980 <_printf_i+0x1f8>
 800c994:	2b00      	cmp	r3, #0
 800c996:	d1ac      	bne.n	800c8f2 <_printf_i+0x16a>
 800c998:	7803      	ldrb	r3, [r0, #0]
 800c99a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c99e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c9a2:	e76c      	b.n	800c87e <_printf_i+0xf6>
 800c9a4:	0800cf65 	.word	0x0800cf65
 800c9a8:	0800cf76 	.word	0x0800cf76

0800c9ac <_sbrk_r>:
 800c9ac:	b538      	push	{r3, r4, r5, lr}
 800c9ae:	4c06      	ldr	r4, [pc, #24]	; (800c9c8 <_sbrk_r+0x1c>)
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	4605      	mov	r5, r0
 800c9b4:	4608      	mov	r0, r1
 800c9b6:	6023      	str	r3, [r4, #0]
 800c9b8:	f7f8 ffd8 	bl	800596c <_sbrk>
 800c9bc:	1c43      	adds	r3, r0, #1
 800c9be:	d102      	bne.n	800c9c6 <_sbrk_r+0x1a>
 800c9c0:	6823      	ldr	r3, [r4, #0]
 800c9c2:	b103      	cbz	r3, 800c9c6 <_sbrk_r+0x1a>
 800c9c4:	602b      	str	r3, [r5, #0]
 800c9c6:	bd38      	pop	{r3, r4, r5, pc}
 800c9c8:	2000202c 	.word	0x2000202c

0800c9cc <__sread>:
 800c9cc:	b510      	push	{r4, lr}
 800c9ce:	460c      	mov	r4, r1
 800c9d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9d4:	f000 f896 	bl	800cb04 <_read_r>
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	bfab      	itete	ge
 800c9dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c9de:	89a3      	ldrhlt	r3, [r4, #12]
 800c9e0:	181b      	addge	r3, r3, r0
 800c9e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c9e6:	bfac      	ite	ge
 800c9e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800c9ea:	81a3      	strhlt	r3, [r4, #12]
 800c9ec:	bd10      	pop	{r4, pc}

0800c9ee <__swrite>:
 800c9ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9f2:	461f      	mov	r7, r3
 800c9f4:	898b      	ldrh	r3, [r1, #12]
 800c9f6:	05db      	lsls	r3, r3, #23
 800c9f8:	4605      	mov	r5, r0
 800c9fa:	460c      	mov	r4, r1
 800c9fc:	4616      	mov	r6, r2
 800c9fe:	d505      	bpl.n	800ca0c <__swrite+0x1e>
 800ca00:	2302      	movs	r3, #2
 800ca02:	2200      	movs	r2, #0
 800ca04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca08:	f000 f868 	bl	800cadc <_lseek_r>
 800ca0c:	89a3      	ldrh	r3, [r4, #12]
 800ca0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca16:	81a3      	strh	r3, [r4, #12]
 800ca18:	4632      	mov	r2, r6
 800ca1a:	463b      	mov	r3, r7
 800ca1c:	4628      	mov	r0, r5
 800ca1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca22:	f000 b817 	b.w	800ca54 <_write_r>

0800ca26 <__sseek>:
 800ca26:	b510      	push	{r4, lr}
 800ca28:	460c      	mov	r4, r1
 800ca2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca2e:	f000 f855 	bl	800cadc <_lseek_r>
 800ca32:	1c43      	adds	r3, r0, #1
 800ca34:	89a3      	ldrh	r3, [r4, #12]
 800ca36:	bf15      	itete	ne
 800ca38:	6560      	strne	r0, [r4, #84]	; 0x54
 800ca3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca42:	81a3      	strheq	r3, [r4, #12]
 800ca44:	bf18      	it	ne
 800ca46:	81a3      	strhne	r3, [r4, #12]
 800ca48:	bd10      	pop	{r4, pc}

0800ca4a <__sclose>:
 800ca4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca4e:	f000 b813 	b.w	800ca78 <_close_r>
	...

0800ca54 <_write_r>:
 800ca54:	b538      	push	{r3, r4, r5, lr}
 800ca56:	4c07      	ldr	r4, [pc, #28]	; (800ca74 <_write_r+0x20>)
 800ca58:	4605      	mov	r5, r0
 800ca5a:	4608      	mov	r0, r1
 800ca5c:	4611      	mov	r1, r2
 800ca5e:	2200      	movs	r2, #0
 800ca60:	6022      	str	r2, [r4, #0]
 800ca62:	461a      	mov	r2, r3
 800ca64:	f7f8 ff31 	bl	80058ca <_write>
 800ca68:	1c43      	adds	r3, r0, #1
 800ca6a:	d102      	bne.n	800ca72 <_write_r+0x1e>
 800ca6c:	6823      	ldr	r3, [r4, #0]
 800ca6e:	b103      	cbz	r3, 800ca72 <_write_r+0x1e>
 800ca70:	602b      	str	r3, [r5, #0]
 800ca72:	bd38      	pop	{r3, r4, r5, pc}
 800ca74:	2000202c 	.word	0x2000202c

0800ca78 <_close_r>:
 800ca78:	b538      	push	{r3, r4, r5, lr}
 800ca7a:	4c06      	ldr	r4, [pc, #24]	; (800ca94 <_close_r+0x1c>)
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	4605      	mov	r5, r0
 800ca80:	4608      	mov	r0, r1
 800ca82:	6023      	str	r3, [r4, #0]
 800ca84:	f7f8 ff3d 	bl	8005902 <_close>
 800ca88:	1c43      	adds	r3, r0, #1
 800ca8a:	d102      	bne.n	800ca92 <_close_r+0x1a>
 800ca8c:	6823      	ldr	r3, [r4, #0]
 800ca8e:	b103      	cbz	r3, 800ca92 <_close_r+0x1a>
 800ca90:	602b      	str	r3, [r5, #0]
 800ca92:	bd38      	pop	{r3, r4, r5, pc}
 800ca94:	2000202c 	.word	0x2000202c

0800ca98 <_fstat_r>:
 800ca98:	b538      	push	{r3, r4, r5, lr}
 800ca9a:	4c07      	ldr	r4, [pc, #28]	; (800cab8 <_fstat_r+0x20>)
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	4605      	mov	r5, r0
 800caa0:	4608      	mov	r0, r1
 800caa2:	4611      	mov	r1, r2
 800caa4:	6023      	str	r3, [r4, #0]
 800caa6:	f7f8 ff38 	bl	800591a <_fstat>
 800caaa:	1c43      	adds	r3, r0, #1
 800caac:	d102      	bne.n	800cab4 <_fstat_r+0x1c>
 800caae:	6823      	ldr	r3, [r4, #0]
 800cab0:	b103      	cbz	r3, 800cab4 <_fstat_r+0x1c>
 800cab2:	602b      	str	r3, [r5, #0]
 800cab4:	bd38      	pop	{r3, r4, r5, pc}
 800cab6:	bf00      	nop
 800cab8:	2000202c 	.word	0x2000202c

0800cabc <_isatty_r>:
 800cabc:	b538      	push	{r3, r4, r5, lr}
 800cabe:	4c06      	ldr	r4, [pc, #24]	; (800cad8 <_isatty_r+0x1c>)
 800cac0:	2300      	movs	r3, #0
 800cac2:	4605      	mov	r5, r0
 800cac4:	4608      	mov	r0, r1
 800cac6:	6023      	str	r3, [r4, #0]
 800cac8:	f7f8 ff37 	bl	800593a <_isatty>
 800cacc:	1c43      	adds	r3, r0, #1
 800cace:	d102      	bne.n	800cad6 <_isatty_r+0x1a>
 800cad0:	6823      	ldr	r3, [r4, #0]
 800cad2:	b103      	cbz	r3, 800cad6 <_isatty_r+0x1a>
 800cad4:	602b      	str	r3, [r5, #0]
 800cad6:	bd38      	pop	{r3, r4, r5, pc}
 800cad8:	2000202c 	.word	0x2000202c

0800cadc <_lseek_r>:
 800cadc:	b538      	push	{r3, r4, r5, lr}
 800cade:	4c07      	ldr	r4, [pc, #28]	; (800cafc <_lseek_r+0x20>)
 800cae0:	4605      	mov	r5, r0
 800cae2:	4608      	mov	r0, r1
 800cae4:	4611      	mov	r1, r2
 800cae6:	2200      	movs	r2, #0
 800cae8:	6022      	str	r2, [r4, #0]
 800caea:	461a      	mov	r2, r3
 800caec:	f7f8 ff30 	bl	8005950 <_lseek>
 800caf0:	1c43      	adds	r3, r0, #1
 800caf2:	d102      	bne.n	800cafa <_lseek_r+0x1e>
 800caf4:	6823      	ldr	r3, [r4, #0]
 800caf6:	b103      	cbz	r3, 800cafa <_lseek_r+0x1e>
 800caf8:	602b      	str	r3, [r5, #0]
 800cafa:	bd38      	pop	{r3, r4, r5, pc}
 800cafc:	2000202c 	.word	0x2000202c

0800cb00 <__malloc_lock>:
 800cb00:	4770      	bx	lr

0800cb02 <__malloc_unlock>:
 800cb02:	4770      	bx	lr

0800cb04 <_read_r>:
 800cb04:	b538      	push	{r3, r4, r5, lr}
 800cb06:	4c07      	ldr	r4, [pc, #28]	; (800cb24 <_read_r+0x20>)
 800cb08:	4605      	mov	r5, r0
 800cb0a:	4608      	mov	r0, r1
 800cb0c:	4611      	mov	r1, r2
 800cb0e:	2200      	movs	r2, #0
 800cb10:	6022      	str	r2, [r4, #0]
 800cb12:	461a      	mov	r2, r3
 800cb14:	f7f8 febc 	bl	8005890 <_read>
 800cb18:	1c43      	adds	r3, r0, #1
 800cb1a:	d102      	bne.n	800cb22 <_read_r+0x1e>
 800cb1c:	6823      	ldr	r3, [r4, #0]
 800cb1e:	b103      	cbz	r3, 800cb22 <_read_r+0x1e>
 800cb20:	602b      	str	r3, [r5, #0]
 800cb22:	bd38      	pop	{r3, r4, r5, pc}
 800cb24:	2000202c 	.word	0x2000202c

0800cb28 <_init>:
 800cb28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb2a:	bf00      	nop
 800cb2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb2e:	bc08      	pop	{r3}
 800cb30:	469e      	mov	lr, r3
 800cb32:	4770      	bx	lr

0800cb34 <_fini>:
 800cb34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb36:	bf00      	nop
 800cb38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb3a:	bc08      	pop	{r3}
 800cb3c:	469e      	mov	lr, r3
 800cb3e:	4770      	bx	lr
