// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1687\sampleModel1687_5_sub\Mysubsystem_48.v
// Created: 2024-07-01 16:48:30
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_48
// Source Path: sampleModel1687_5_sub/Subsystem/Mysubsystem_48
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_48
          (Out1);


  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk154_out1;  // uint8
  wire [7:0] cfblk122_const_val_1;  // uint8
  wire [7:0] cfblk122_out1;  // uint8


  assign cfblk154_out1 = 8'b00000000;



  assign cfblk122_const_val_1 = 8'b00000000;



  assign cfblk122_out1 = cfblk154_out1 + cfblk122_const_val_1;



  assign Out1 = cfblk122_out1;

endmodule  // Mysubsystem_48

