#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 18 17:29:16 2022
# Process ID: 23036
# Current directory: /scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.runs/lab_custom_ip_my_pwm_ip_c1_0_0_synth_1
# Command line: vivado -log lab_custom_ip_my_pwm_ip_c1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_custom_ip_my_pwm_ip_c1_0_0.tcl
# Log file: /scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.runs/lab_custom_ip_my_pwm_ip_c1_0_0_synth_1/lab_custom_ip_my_pwm_ip_c1_0_0.vds
# Journal file: /scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.runs/lab_custom_ip_my_pwm_ip_c1_0_0_synth_1/vivado.jou
# Running On: hp6g4-inf-21.ictp.it, OS: Linux, CPU Frequency: 4299.198 MHz, CPU Physical cores: 6, Host memory: 16583 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source lab_custom_ip_my_pwm_ip_c1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2719.953 ; gain = 4.984 ; free physical = 1989 ; free virtual = 16693
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/smr3765/labs/Lab3_CustomIP/my_ip_cores/my_pwm_ip_c1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top lab_custom_ip_my_pwm_ip_c1_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23075
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2720.160 ; gain = 0.000 ; free physical = 156 ; free virtual = 14836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_custom_ip_my_pwm_ip_c1_0_0' [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ip/lab_custom_ip_my_pwm_ip_c1_0_0/synth/lab_custom_ip_my_pwm_ip_c1_0_0.vhd:83]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter dc_bits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'my_pwm_ip_c1_v1_0' declared at '/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0.vhd:5' bound to instance 'U0' of component 'my_pwm_ip_c1_v1_0' [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ip/lab_custom_ip_my_pwm_ip_c1_0_0/synth/lab_custom_ip_my_pwm_ip_c1_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'my_pwm_ip_c1_v1_0' [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0.vhd:49]
	Parameter dc_bits bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_pwm_ip_c1_v1_0_S_AXI' declared at '/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0_S_AXI.vhd:5' bound to instance 'my_pwm_ip_c1_v1_0_S_AXI_inst' of component 'my_pwm_ip_c1_v1_0_S_AXI' [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'my_pwm_ip_c1_v1_0_S_AXI' [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0_S_AXI.vhd:226]
INFO: [Synth 8-226] default block is never used [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0_S_AXI.vhd:356]
INFO: [Synth 8-256] done synthesizing module 'my_pwm_ip_c1_v1_0_S_AXI' (0#1) [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'my_pwm_ip_c1_v1_0' (0#1) [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ipshared/7998/hdl/my_pwm_ip_c1_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'lab_custom_ip_my_pwm_ip_c1_0_0' (0#1) [/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.gen/sources_1/bd/lab_custom_ip/ip/lab_custom_ip_my_pwm_ip_c1_0_0/synth/lab_custom_ip_my_pwm_ip_c1_0_0.vhd:83]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module my_pwm_ip_c1_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module my_pwm_ip_c1_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module my_pwm_ip_c1_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module my_pwm_ip_c1_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module my_pwm_ip_c1_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module my_pwm_ip_c1_v1_0_S_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2720.160 ; gain = 0.000 ; free physical = 1203 ; free virtual = 15940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2720.160 ; gain = 0.000 ; free physical = 1202 ; free virtual = 15939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2720.160 ; gain = 0.000 ; free physical = 1202 ; free virtual = 15939
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2720.160 ; gain = 0.000 ; free physical = 1195 ; free virtual = 15932
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.191 ; gain = 0.000 ; free physical = 1023 ; free virtual = 15853
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2784.191 ; gain = 0.000 ; free physical = 1021 ; free virtual = 15853
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 972 ; free virtual = 15908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 972 ; free virtual = 15908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 972 ; free virtual = 15908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 963 ; free virtual = 15901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module lab_custom_ip_my_pwm_ip_c1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module lab_custom_ip_my_pwm_ip_c1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module lab_custom_ip_my_pwm_ip_c1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module lab_custom_ip_my_pwm_ip_c1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module lab_custom_ip_my_pwm_ip_c1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module lab_custom_ip_my_pwm_ip_c1_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 940 ; free virtual = 15892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 820 ; free virtual = 15773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 820 ; free virtual = 15773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 819 ; free virtual = 15771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 806 ; free virtual = 15755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 806 ; free virtual = 15755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 807 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 807 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 807 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 807 ; free virtual = 15756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |    38|
|6     |LUT6   |    36|
|7     |FDCE   |    17|
|8     |FDRE   |   167|
|9     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 807 ; free virtual = 15756
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2784.191 ; gain = 0.000 ; free physical = 870 ; free virtual = 15819
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 2784.191 ; gain = 64.031 ; free physical = 870 ; free virtual = 15819
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2784.191 ; gain = 0.000 ; free physical = 872 ; free virtual = 15819
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.191 ; gain = 0.000 ; free physical = 901 ; free virtual = 15849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8754d981
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 2784.191 ; gain = 64.238 ; free physical = 1110 ; free virtual = 16058
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.runs/lab_custom_ip_my_pwm_ip_c1_0_0_synth_1/lab_custom_ip_my_pwm_ip_c1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lab_custom_ip_my_pwm_ip_c1_0_0, cache-ID = 85bbe79805afc584
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/Lab3_PWM_Simulation/lab_custom_ip/lab_custom_ip.runs/lab_custom_ip_my_pwm_ip_c1_0_0_synth_1/lab_custom_ip_my_pwm_ip_c1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_custom_ip_my_pwm_ip_c1_0_0_utilization_synth.rpt -pb lab_custom_ip_my_pwm_ip_c1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 17:30:43 2022...
