# Verilog build/simulate instructions

TODO: write this page