
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104629                       # Number of seconds simulated
sim_ticks                                104629283184                       # Number of ticks simulated
final_tick                               631623180462                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122127                       # Simulator instruction rate (inst/s)
host_op_rate                                   154086                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5823657                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885352                       # Number of bytes of host memory used
host_seconds                                 17966.25                       # Real time elapsed on the host
sim_insts                                  2194161910                       # Number of instructions simulated
sim_ops                                    2768349186                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9368704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6447744                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15819776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2783232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2783232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        50373                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                123592                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21744                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21744                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     89541892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61624660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151198360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31808                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26600889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26600889                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26600889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     89541892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61624660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              177799249                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250909553                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21933357                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17773355                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013151                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8990059                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284862                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2463913                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91331                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185559667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121926336                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21933357                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10748775                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26708557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6159348                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4978696                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11612686                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221349844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194641287     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2482477      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959428      0.89%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593485      2.08%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          996593      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554748      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186827      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742047      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13192952      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221349844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087415                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485937                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183458657                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7139165                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26600221                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        89674                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4062121                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3777847                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41427                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149512033                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        71348                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4062121                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183965342                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2343608                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3313000                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26151086                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1514681                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149381770                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        40947                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277640                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       252908                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210190280                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697047905                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697047905                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39494762                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35252                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18709                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4774677                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14512418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7197909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       132999                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600144                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148313570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139376255                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143085                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24692685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51254381                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2171                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221349844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629665                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161233195     72.84%     72.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25784169     11.65%     84.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12499427      5.65%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337653      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7718460      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592451      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676313      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379108      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129068      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221349844                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400759     59.44%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135943     20.16%     79.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137497     20.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117072910     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2114357      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13028021      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7144433      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139376255                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555484                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             674199                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004837                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500919636                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173041964                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135800242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140050454                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       352452                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3278481                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1001                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       172183                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4062121                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1508449                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97838                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148348809                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14512418                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7197909                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18705                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236468                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136836553                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12579232                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539700                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19722371                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19401602                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7143139                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545362                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135800970                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135800242                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80444844                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221997617                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541232                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362368                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25540522                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015301                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217287723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565192                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165714666     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24270732     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601224      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6021178      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4357971      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1711454      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322956      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954557      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332985      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217287723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332985                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363304643                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300762001                       # The number of ROB writes
system.switch_cpus0.timesIdled                3016550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29559709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.509095                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.509095                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398550                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398550                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616393458                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189162593                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138088151                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250909377                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19828510                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16208028                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1932769                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8260874                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7790449                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2034795                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87617                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191080139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111315678                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19828510                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9825244                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23202415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5344767                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7303475                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11703672                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1934590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224965300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.947128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201762885     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1117033      0.50%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1699938      0.76%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2324889      1.03%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2383052      1.06%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1997173      0.89%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1130631      0.50%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1667935      0.74%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10881764      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224965300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079027                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.443649                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188878699                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9523088                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23139955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44522                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3379034                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3275004                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136409255                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1312                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3379034                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189412969                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1687241                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6481005                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22659708                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1345341                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136325616                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2480                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        309787                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       532920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3225                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189444856                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    634422254                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    634422254                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163946009                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25498702                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38015                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22010                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3891619                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12958952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7102934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125030                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1576233                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136141369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37990                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129227409                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26004                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15342299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36273420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5978                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224965300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574433                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.264299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170277275     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22328116      9.93%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11548015      5.13%     90.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8659732      3.85%     94.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6734634      2.99%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2711210      1.21%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1724169      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       872725      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       109424      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224965300                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23280     10.15%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84574     36.86%     47.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121563     52.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108266683     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1998544      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16005      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11896447      9.21%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7049730      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129227409                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515036                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             229417                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001775                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483675539                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151522002                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127281495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129456826                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       302001                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2139994                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168308                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3379034                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1396232                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124338                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136179359                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12958952                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7102934                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21984                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1125667                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1097905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2223572                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127467065                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11218611                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1760344                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18266649                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18024435                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7048038                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508020                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127281702                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127281495                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73265414                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196240159                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507281                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373346                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96015792                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118007335                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18172945                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1964900                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221586266                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.381216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173315474     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23812374     10.75%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9037905      4.08%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4363231      1.97%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3626580      1.64%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2159795      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1816702      0.82%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       809689      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2644516      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221586266                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96015792                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118007335                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17753562                       # Number of memory references committed
system.switch_cpus1.commit.loads             10818945                       # Number of loads committed
system.switch_cpus1.commit.membars              16006                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16924875                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106367755                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2407840                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2644516                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355122030                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          275739942                       # The number of ROB writes
system.switch_cpus1.timesIdled                2979919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25944077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96015792                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118007335                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96015792                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.613209                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.613209                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.382671                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.382671                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       574513361                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176609785                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126952375                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32012                       # number of misc regfile writes
system.l2.replacements                         145684                       # number of replacements
system.l2.tagsinuse                         63.999695                       # Cycle average of tags in use
system.l2.total_refs                              351                       # Total number of references to valid blocks.
system.l2.sampled_refs                         145748                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.002408                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            10.296796                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.003872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     30.951423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.004854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     22.729669                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.006687                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.006394                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.160887                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.483616                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.355151                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000104                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000100                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999995                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          138                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          213                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     351                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22097                       # number of Writeback hits
system.l2.Writeback_hits::total                 22097                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          213                       # number of demand (read+write) hits
system.l2.demand_hits::total                      351                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          138                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          213                       # number of overall hits
system.l2.overall_hits::total                     351                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        73193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        50369                       # number of ReadReq misses
system.l2.ReadReq_misses::total                123588                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        73193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        50374                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123593                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        73193                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        50374                       # number of overall misses
system.l2.overall_misses::total                123593                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2015690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  12121844187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2051989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   8321099153                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20447011019                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       813171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        813171                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2015690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  12121844187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2051989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   8321912324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20447824190                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2015690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  12121844187                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2051989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   8321912324                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20447824190                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123939                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22097                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22097                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123944                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123944                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.998118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.995789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.997168                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.998118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.995789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997168                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.998118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.995789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997168                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165614.801784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157845.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165202.786496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165444.954356                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 162634.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162634.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165614.801784                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157845.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165202.531544                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165444.840646                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165614.801784                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157845.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165202.531544                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165444.840646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21744                       # number of writebacks
system.l2.writebacks::total                     21744                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        73193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        50369                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           123588                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        73193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        50374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        73193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        50374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123593                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7857181484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1294709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   5386134744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13245869559                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       521247                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       521247                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7857181484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1294709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   5386655991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13246390806                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7857181484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1294709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   5386655991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13246390806                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.998118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.997168                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.998118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.995789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997168                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.998118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.995789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997168                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107348.810460                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        99593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106933.525462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107177.635037                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 104249.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104249.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107348.810460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        99593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106933.259042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107177.516575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107348.810460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        99593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106933.259042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107177.516575                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996657                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011620295                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060326.466395                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996657                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11612671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11612671                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11612671                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11612671                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11612671                       # number of overall hits
system.cpu0.icache.overall_hits::total       11612671                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2514919                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2514919                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11612686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11612686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11612686                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11612686                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11612686                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11612686                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73331                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179485108                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73587                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2439.087176                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.005654                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.994346                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902366                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097634                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9421969                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9421969                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18546                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16414627                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16414627                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16414627                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16414627                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180299                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180299                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180299                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180299                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180299                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33573696942                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33573696942                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33573696942                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33573696942                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33573696942                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33573696942                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9602268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9602268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16594926                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16594926                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16594926                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16594926                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018777                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018777                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010865                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010865                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010865                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010865                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186211.221038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186211.221038                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 186211.221038                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 186211.221038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 186211.221038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 186211.221038                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7219                       # number of writebacks
system.cpu0.dcache.writebacks::total             7219                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106968                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106968                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106968                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106968                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73331                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73331                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73331                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73331                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73331                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12757007116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12757007116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12757007116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12757007116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12757007116                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12757007116                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173964.723187                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 173964.723187                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 173964.723187                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 173964.723187                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 173964.723187                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 173964.723187                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996740                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009857388                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048392.267748                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996740                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11703654                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11703654                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11703654                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11703654                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11703654                       # number of overall hits
system.cpu1.icache.overall_hits::total       11703654                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2962415                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2962415                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2962415                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2962415                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2962415                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2962415                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11703672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11703672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11703672                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11703672                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11703672                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11703672                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164578.611111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164578.611111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164578.611111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164578.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164578.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164578.611111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2160548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2160548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2160548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2160548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2160548                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2160548                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       166196                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       166196                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       166196                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       166196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       166196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       166196                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50586                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170924673                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50842                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3361.879411                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.212796                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.787204                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910987                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089013                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8230239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8230239                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6898841                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6898841                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16882                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16882                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16006                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16006                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15129080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15129080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15129080                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15129080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146401                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2790                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2790                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149191                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149191                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27759358292                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27759358292                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    416227726                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    416227726                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28175586018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28175586018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28175586018                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28175586018                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8376640                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8376640                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6901631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6901631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15278271                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15278271                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15278271                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15278271                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017477                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000404                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009765                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009765                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009765                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009765                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 189611.807925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189611.807925                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 149185.564875                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 149185.564875                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188855.802414                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188855.802414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188855.802414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188855.802414                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       690105                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 98586.428571                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14878                       # number of writebacks
system.cpu1.dcache.writebacks::total            14878                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95819                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2785                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2785                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98604                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98604                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98604                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98604                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50582                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50582                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50587                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50587                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8779109437                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8779109437                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       854671                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       854671                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8779964108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8779964108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8779964108                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8779964108                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003311                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003311                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003311                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003311                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173561.927899                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173561.927899                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 170934.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 170934.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173561.668176                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173561.668176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173561.668176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173561.668176                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
