{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611644868318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611644868324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 01:07:47 2021 " "Processing started: Tue Jan 26 01:07:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611644868324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1611644868324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1611644868325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1611644868462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1611644869131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1611644869131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644869174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644869174 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "The Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1611644869704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1611644869733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644869733 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ RELOJ " "create_clock -period 1.000 -name RELOJ RELOJ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611644869735 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selop\[0\] reg_acoplo_3:inst16\|selop\[0\] " "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selop\[0\] reg_acoplo_3:inst16\|selop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611644869735 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[0\] reg_acoplo_3:inst16\|selfalgs\[0\] " "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[0\] reg_acoplo_3:inst16\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611644869735 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611644869735 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ci~1  from: datac  to: combout " "Cell: inst\|ci~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644869738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ii~0  from: datab  to: combout " "Cell: inst\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644869738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644869738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|vi~1  from: datac  to: combout " "Cell: inst\|vi~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644869738 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|zi~0  from: datac  to: combout " "Cell: inst\|zi~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644869738 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611644869738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1611644869739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611644869742 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1611644869743 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611644869753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611644869784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611644869784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.082 " "Worst-case setup slack is -9.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.082            -145.136 reg_acoplo_3:inst16\|selop\[0\]  " "   -9.082            -145.136 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.998             -31.574 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -6.998             -31.574 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.661            -783.273 RELOJ  " "   -6.661            -783.273 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644869786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.976 " "Worst-case hold slack is -0.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976              -2.597 RELOJ  " "   -0.976              -2.597 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.184 reg_acoplo_3:inst16\|selop\[0\]  " "   -0.184              -0.184 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -0.017              -0.017 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644869790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644869793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644869794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.555 " "Worst-case minimum pulse width slack is -4.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -406.491 RELOJ  " "   -4.555            -406.491 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.146               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.241               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644869796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644869796 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611644869808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611644869842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611644872600 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ci~1  from: datac  to: combout " "Cell: inst\|ci~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644872718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ii~0  from: datab  to: combout " "Cell: inst\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644872718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644872718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|vi~1  from: datac  to: combout " "Cell: inst\|vi~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644872718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|zi~0  from: datac  to: combout " "Cell: inst\|zi~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644872718 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611644872718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611644872721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611644872730 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611644872730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.348 " "Worst-case setup slack is -9.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.348            -149.527 reg_acoplo_3:inst16\|selop\[0\]  " "   -9.348            -149.527 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.947             -31.839 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -6.947             -31.839 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.574            -759.992 RELOJ  " "   -6.574            -759.992 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644872732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.123 " "Worst-case hold slack is -1.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123              -3.076 RELOJ  " "   -1.123              -3.076 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.145 reg_acoplo_3:inst16\|selop\[0\]  " "   -0.128              -0.145 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.000               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644872737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644872740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644872742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.555 " "Worst-case minimum pulse width slack is -4.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -402.914 RELOJ  " "   -4.555            -402.914 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.135               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.176               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644872745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644872745 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611644872757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611644873009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611644874398 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ci~1  from: datac  to: combout " "Cell: inst\|ci~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874468 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ii~0  from: datab  to: combout " "Cell: inst\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874468 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874468 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|vi~1  from: datac  to: combout " "Cell: inst\|vi~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874468 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|zi~0  from: datac  to: combout " "Cell: inst\|zi~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874468 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611644874468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611644874472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611644874476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611644874476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.600 " "Worst-case setup slack is -3.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.600             -56.422 reg_acoplo_3:inst16\|selop\[0\]  " "   -3.600             -56.422 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.866             -11.316 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -2.866             -11.316 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288            -292.571 RELOJ  " "   -2.288            -292.571 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644874478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.113 " "Worst-case hold slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -0.113              -0.113 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.127 RELOJ  " "   -0.078              -0.127 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 reg_acoplo_3:inst16\|selop\[0\]  " "   -0.045              -0.045 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644874482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644874484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644874486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -133.427 RELOJ  " "   -2.636            -133.427 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.288               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.290               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644874488 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611644874498 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ci~1  from: datac  to: combout " "Cell: inst\|ci~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ii~0  from: datab  to: combout " "Cell: inst\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|vi~1  from: datac  to: combout " "Cell: inst\|vi~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874668 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|zi~0  from: datac  to: combout " "Cell: inst\|zi~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611644874668 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611644874668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611644874672 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611644874675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611644874675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.338 " "Worst-case setup slack is -3.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.338             -52.983 reg_acoplo_3:inst16\|selop\[0\]  " "   -3.338             -52.983 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.407             -10.181 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -2.407             -10.181 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.098            -253.408 RELOJ  " "   -2.098            -253.408 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644874677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.145 " "Worst-case hold slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.270 RELOJ  " "   -0.145              -0.270 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.083 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -0.083              -0.083 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 reg_acoplo_3:inst16\|selop\[0\]  " "   -0.036              -0.036 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644874681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644874683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611644874685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -134.966 RELOJ  " "   -2.636            -134.966 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.309               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.319               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611644874687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611644874687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611644877078 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611644877079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5386 " "Peak virtual memory: 5386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611644877162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 01:07:57 2021 " "Processing ended: Tue Jan 26 01:07:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611644877162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611644877162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611644877162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611644877162 ""}
