<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_usart2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usart2.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__usart2_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a18195803a810940d88411b18bb83a1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a18195803a810940d88411b18bb83a1eb">REG_USART2_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A0000U)</td></tr>
<tr class="memdesc:a18195803a810940d88411b18bb83a1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Control Register  <a href="#a18195803a810940d88411b18bb83a1eb">More...</a><br /></td></tr>
<tr class="separator:a18195803a810940d88411b18bb83a1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0375443b7f68224ebf72c9ec8069acd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a0375443b7f68224ebf72c9ec8069acd2">REG_USART2_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0004U)</td></tr>
<tr class="memdesc:a0375443b7f68224ebf72c9ec8069acd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Mode Register  <a href="#a0375443b7f68224ebf72c9ec8069acd2">More...</a><br /></td></tr>
<tr class="separator:a0375443b7f68224ebf72c9ec8069acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfafddd2c7ebb266f0723b5374f4e697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#abfafddd2c7ebb266f0723b5374f4e697">REG_USART2_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A0008U)</td></tr>
<tr class="memdesc:abfafddd2c7ebb266f0723b5374f4e697"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Enable Register  <a href="#abfafddd2c7ebb266f0723b5374f4e697">More...</a><br /></td></tr>
<tr class="separator:abfafddd2c7ebb266f0723b5374f4e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a850ee6dc1187f8ca20f1c725d1998fb2">REG_USART2_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A000CU)</td></tr>
<tr class="memdesc:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Disable Register  <a href="#a850ee6dc1187f8ca20f1c725d1998fb2">More...</a><br /></td></tr>
<tr class="separator:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219807de9ea90f0aa9976d4b19de22e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a219807de9ea90f0aa9976d4b19de22e4">REG_USART2_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0010U)</td></tr>
<tr class="memdesc:a219807de9ea90f0aa9976d4b19de22e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Interrupt Mask Register  <a href="#a219807de9ea90f0aa9976d4b19de22e4">More...</a><br /></td></tr>
<tr class="separator:a219807de9ea90f0aa9976d4b19de22e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7552b043ad8aa56d8d78011936345a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a7552b043ad8aa56d8d78011936345a72">REG_USART2_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0014U)</td></tr>
<tr class="memdesc:a7552b043ad8aa56d8d78011936345a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Channel Status Register  <a href="#a7552b043ad8aa56d8d78011936345a72">More...</a><br /></td></tr>
<tr class="separator:a7552b043ad8aa56d8d78011936345a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a2afd5d9258c77eb14e2bb1e5971b0535">REG_USART2_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0018U)</td></tr>
<tr class="memdesc:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receiver Holding Register  <a href="#a2afd5d9258c77eb14e2bb1e5971b0535">More...</a><br /></td></tr>
<tr class="separator:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcedf7e841314bb65a475675c0b25005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#afcedf7e841314bb65a475675c0b25005">REG_USART2_THR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A001CU)</td></tr>
<tr class="memdesc:afcedf7e841314bb65a475675c0b25005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmitter Holding Register  <a href="#afcedf7e841314bb65a475675c0b25005">More...</a><br /></td></tr>
<tr class="separator:afcedf7e841314bb65a475675c0b25005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a1c2fb876aa7f3e8e2c8a30c633de7ecf">REG_USART2_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0020U)</td></tr>
<tr class="memdesc:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Baud Rate Generator Register  <a href="#a1c2fb876aa7f3e8e2c8a30c633de7ecf">More...</a><br /></td></tr>
<tr class="separator:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#af9e322f22b625513f69adf7fdc4ac8ee">REG_USART2_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0024U)</td></tr>
<tr class="memdesc:af9e322f22b625513f69adf7fdc4ac8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receiver Time-out Register  <a href="#af9e322f22b625513f69adf7fdc4ac8ee">More...</a><br /></td></tr>
<tr class="separator:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a4dc6717043d286ae9cf9f7d58b7ee5f7">REG_USART2_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0028U)</td></tr>
<tr class="memdesc:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmitter Timeguard Register  <a href="#a4dc6717043d286ae9cf9f7d58b7ee5f7">More...</a><br /></td></tr>
<tr class="separator:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affda364bb1c955c29d560c7a25bce768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#affda364bb1c955c29d560c7a25bce768">REG_USART2_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0040U)</td></tr>
<tr class="memdesc:affda364bb1c955c29d560c7a25bce768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) FI DI Ratio Register  <a href="#affda364bb1c955c29d560c7a25bce768">More...</a><br /></td></tr>
<tr class="separator:affda364bb1c955c29d560c7a25bce768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#ad76bee2677a1b9b4f22b54eca25100aa">REG_USART2_NER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0044U)</td></tr>
<tr class="memdesc:ad76bee2677a1b9b4f22b54eca25100aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Number of Errors Register  <a href="#ad76bee2677a1b9b4f22b54eca25100aa">More...</a><br /></td></tr>
<tr class="separator:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae0cef1f5054b19bb725856564d7400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#aaae0cef1f5054b19bb725856564d7400">REG_USART2_IF</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A004CU)</td></tr>
<tr class="memdesc:aaae0cef1f5054b19bb725856564d7400"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) IrDA Filter Register  <a href="#aaae0cef1f5054b19bb725856564d7400">More...</a><br /></td></tr>
<tr class="separator:aaae0cef1f5054b19bb725856564d7400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e04f92ba486b41cd621b4a26fd24dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a1e04f92ba486b41cd621b4a26fd24dec">REG_USART2_MAN</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0050U)</td></tr>
<tr class="memdesc:a1e04f92ba486b41cd621b4a26fd24dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Manchester Encoder Decoder Register  <a href="#a1e04f92ba486b41cd621b4a26fd24dec">More...</a><br /></td></tr>
<tr class="separator:a1e04f92ba486b41cd621b4a26fd24dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#aede45d4a00fe55b5d460e81eea4ed02d">REG_USART2_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0054U)</td></tr>
<tr class="memdesc:aede45d4a00fe55b5d460e81eea4ed02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Mode Register  <a href="#aede45d4a00fe55b5d460e81eea4ed02d">More...</a><br /></td></tr>
<tr class="separator:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88be5717573cc7b59e809bbb32190dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#ab88be5717573cc7b59e809bbb32190dc">REG_USART2_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0058U)</td></tr>
<tr class="memdesc:ab88be5717573cc7b59e809bbb32190dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) LIN Identifier Register  <a href="#ab88be5717573cc7b59e809bbb32190dc">More...</a><br /></td></tr>
<tr class="separator:ab88be5717573cc7b59e809bbb32190dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5019020fbdc089d156291eac8e7c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#aaa5019020fbdc089d156291eac8e7c63">REG_USART2_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A00E4U)</td></tr>
<tr class="memdesc:aaa5019020fbdc089d156291eac8e7c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Write Protect Mode Register  <a href="#aaa5019020fbdc089d156291eac8e7c63">More...</a><br /></td></tr>
<tr class="separator:aaa5019020fbdc089d156291eac8e7c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4241b43edde7317a8e692e23310a1f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a4241b43edde7317a8e692e23310a1f92">REG_USART2_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A00E8U)</td></tr>
<tr class="memdesc:a4241b43edde7317a8e692e23310a1f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Write Protect Status Register  <a href="#a4241b43edde7317a8e692e23310a1f92">More...</a><br /></td></tr>
<tr class="separator:a4241b43edde7317a8e692e23310a1f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bbbf51becccc1af7eb36d9aaf3e00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a64bbbf51becccc1af7eb36d9aaf3e00c">REG_USART2_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0100U)</td></tr>
<tr class="memdesc:a64bbbf51becccc1af7eb36d9aaf3e00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Pointer Register  <a href="#a64bbbf51becccc1af7eb36d9aaf3e00c">More...</a><br /></td></tr>
<tr class="separator:a64bbbf51becccc1af7eb36d9aaf3e00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec731f2d6d87be604ff14099e8624b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#aec731f2d6d87be604ff14099e8624b82">REG_USART2_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0104U)</td></tr>
<tr class="memdesc:aec731f2d6d87be604ff14099e8624b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Counter Register  <a href="#aec731f2d6d87be604ff14099e8624b82">More...</a><br /></td></tr>
<tr class="separator:aec731f2d6d87be604ff14099e8624b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec36122babb58efec238a3d9eeb8835a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#aec36122babb58efec238a3d9eeb8835a">REG_USART2_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0108U)</td></tr>
<tr class="memdesc:aec36122babb58efec238a3d9eeb8835a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Pointer Register  <a href="#aec36122babb58efec238a3d9eeb8835a">More...</a><br /></td></tr>
<tr class="separator:aec36122babb58efec238a3d9eeb8835a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433136a1c2420e7d377c204e5e02a1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a433136a1c2420e7d377c204e5e02a1ce">REG_USART2_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A010CU)</td></tr>
<tr class="memdesc:a433136a1c2420e7d377c204e5e02a1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Counter Register  <a href="#a433136a1c2420e7d377c204e5e02a1ce">More...</a><br /></td></tr>
<tr class="separator:a433136a1c2420e7d377c204e5e02a1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b6648827b2f4367b2070522d8c63797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a8b6648827b2f4367b2070522d8c63797">REG_USART2_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0110U)</td></tr>
<tr class="memdesc:a8b6648827b2f4367b2070522d8c63797"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Next Pointer Register  <a href="#a8b6648827b2f4367b2070522d8c63797">More...</a><br /></td></tr>
<tr class="separator:a8b6648827b2f4367b2070522d8c63797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c227f9b9473f3bf662a30bbd94e7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#ac4c227f9b9473f3bf662a30bbd94e7bf">REG_USART2_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0114U)</td></tr>
<tr class="memdesc:ac4c227f9b9473f3bf662a30bbd94e7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Next Counter Register  <a href="#ac4c227f9b9473f3bf662a30bbd94e7bf">More...</a><br /></td></tr>
<tr class="separator:ac4c227f9b9473f3bf662a30bbd94e7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac872de611cdc1cf1253f520a5680da76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#ac872de611cdc1cf1253f520a5680da76">REG_USART2_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0118U)</td></tr>
<tr class="memdesc:ac872de611cdc1cf1253f520a5680da76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Next Pointer Register  <a href="#ac872de611cdc1cf1253f520a5680da76">More...</a><br /></td></tr>
<tr class="separator:ac872de611cdc1cf1253f520a5680da76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad807a1580e407d8fbf795589a5b0b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#ad807a1580e407d8fbf795589a5b0b530">REG_USART2_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A011CU)</td></tr>
<tr class="memdesc:ad807a1580e407d8fbf795589a5b0b530"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Next Counter Register  <a href="#ad807a1580e407d8fbf795589a5b0b530">More...</a><br /></td></tr>
<tr class="separator:ad807a1580e407d8fbf795589a5b0b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d96e17a4b8dfda5c45fd00e2e48c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a35d96e17a4b8dfda5c45fd00e2e48c34">REG_USART2_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A0120U)</td></tr>
<tr class="memdesc:a35d96e17a4b8dfda5c45fd00e2e48c34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transfer Control Register  <a href="#a35d96e17a4b8dfda5c45fd00e2e48c34">More...</a><br /></td></tr>
<tr class="separator:a35d96e17a4b8dfda5c45fd00e2e48c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c14133e4fa4772b482dd04ffb59e829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart2_8h.html#a6c14133e4fa4772b482dd04ffb59e829">REG_USART2_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0124U)</td></tr>
<tr class="memdesc:a6c14133e4fa4772b482dd04ffb59e829"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transfer Status Register  <a href="#a6c14133e4fa4772b482dd04ffb59e829">More...</a><br /></td></tr>
<tr class="separator:a6c14133e4fa4772b482dd04ffb59e829"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1c2fb876aa7f3e8e2c8a30c633de7ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2fb876aa7f3e8e2c8a30c633de7ecf">&#9670;&nbsp;</a></span>REG_USART2_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_BRGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00077">77</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a18195803a810940d88411b18bb83a1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18195803a810940d88411b18bb83a1eb">&#9670;&nbsp;</a></span>REG_USART2_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A0000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00069">69</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a7552b043ad8aa56d8d78011936345a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7552b043ad8aa56d8d78011936345a72">&#9670;&nbsp;</a></span>REG_USART2_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00074">74</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="affda364bb1c955c29d560c7a25bce768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affda364bb1c955c29d560c7a25bce768">&#9670;&nbsp;</a></span>REG_USART2_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_FIDI&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00080">80</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a850ee6dc1187f8ca20f1c725d1998fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850ee6dc1187f8ca20f1c725d1998fb2">&#9670;&nbsp;</a></span>REG_USART2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A000CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00072">72</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="abfafddd2c7ebb266f0723b5374f4e697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfafddd2c7ebb266f0723b5374f4e697">&#9670;&nbsp;</a></span>REG_USART2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A0008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00071">71</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="aaae0cef1f5054b19bb725856564d7400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae0cef1f5054b19bb725856564d7400">&#9670;&nbsp;</a></span>REG_USART2_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IF&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A004CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00082">82</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a219807de9ea90f0aa9976d4b19de22e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219807de9ea90f0aa9976d4b19de22e4">&#9670;&nbsp;</a></span>REG_USART2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00073">73</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="ab88be5717573cc7b59e809bbb32190dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88be5717573cc7b59e809bbb32190dc">&#9670;&nbsp;</a></span>REG_USART2_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINIR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00085">85</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="aede45d4a00fe55b5d460e81eea4ed02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede45d4a00fe55b5d460e81eea4ed02d">&#9670;&nbsp;</a></span>REG_USART2_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00084">84</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a1e04f92ba486b41cd621b4a26fd24dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e04f92ba486b41cd621b4a26fd24dec">&#9670;&nbsp;</a></span>REG_USART2_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_MAN&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Manchester Encoder Decoder Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00083">83</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a0375443b7f68224ebf72c9ec8069acd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0375443b7f68224ebf72c9ec8069acd2">&#9670;&nbsp;</a></span>REG_USART2_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00070">70</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="ad76bee2677a1b9b4f22b54eca25100aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76bee2677a1b9b4f22b54eca25100aa">&#9670;&nbsp;</a></span>REG_USART2_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_NER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00081">81</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a35d96e17a4b8dfda5c45fd00e2e48c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d96e17a4b8dfda5c45fd00e2e48c34">&#9670;&nbsp;</a></span>REG_USART2_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A0120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00096">96</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a6c14133e4fa4772b482dd04ffb59e829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c14133e4fa4772b482dd04ffb59e829">&#9670;&nbsp;</a></span>REG_USART2_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00097">97</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="aec731f2d6d87be604ff14099e8624b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec731f2d6d87be604ff14099e8624b82">&#9670;&nbsp;</a></span>REG_USART2_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00089">89</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a2afd5d9258c77eb14e2bb1e5971b0535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afd5d9258c77eb14e2bb1e5971b0535">&#9670;&nbsp;</a></span>REG_USART2_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RHR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A0018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receiver Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00075">75</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="ac4c227f9b9473f3bf662a30bbd94e7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c227f9b9473f3bf662a30bbd94e7bf">&#9670;&nbsp;</a></span>REG_USART2_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00093">93</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a8b6648827b2f4367b2070522d8c63797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b6648827b2f4367b2070522d8c63797">&#9670;&nbsp;</a></span>REG_USART2_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00092">92</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a64bbbf51becccc1af7eb36d9aaf3e00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bbbf51becccc1af7eb36d9aaf3e00c">&#9670;&nbsp;</a></span>REG_USART2_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00088">88</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="af9e322f22b625513f69adf7fdc4ac8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e322f22b625513f69adf7fdc4ac8ee">&#9670;&nbsp;</a></span>REG_USART2_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RTOR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00078">78</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a433136a1c2420e7d377c204e5e02a1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433136a1c2420e7d377c204e5e02a1ce">&#9670;&nbsp;</a></span>REG_USART2_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A010CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00091">91</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="afcedf7e841314bb65a475675c0b25005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcedf7e841314bb65a475675c0b25005">&#9670;&nbsp;</a></span>REG_USART2_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_THR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmitter Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00076">76</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="ad807a1580e407d8fbf795589a5b0b530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad807a1580e407d8fbf795589a5b0b530">&#9670;&nbsp;</a></span>REG_USART2_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A011CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00095">95</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="ac872de611cdc1cf1253f520a5680da76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac872de611cdc1cf1253f520a5680da76">&#9670;&nbsp;</a></span>REG_USART2_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00094">94</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="aec36122babb58efec238a3d9eeb8835a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec36122babb58efec238a3d9eeb8835a">&#9670;&nbsp;</a></span>REG_USART2_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00090">90</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a4dc6717043d286ae9cf9f7d58b7ee5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc6717043d286ae9cf9f7d58b7ee5f7">&#9670;&nbsp;</a></span>REG_USART2_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TTGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A0028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00079">79</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="aaa5019020fbdc089d156291eac8e7c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5019020fbdc089d156291eac8e7c63">&#9670;&nbsp;</a></span>REG_USART2_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A00E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00086">86</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
<a id="a4241b43edde7317a8e692e23310a1f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4241b43edde7317a8e692e23310a1f92">&#9670;&nbsp;</a></span>REG_USART2_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A00E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart2_8h_source.html#l00087">87</a> of file <a class="el" href="instance__usart2_8h_source.html">instance_usart2.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
