{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 03:55:41 2013 " "Info: Processing started: Tue May 14 03:55:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "Critical Warning: No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[7\] " "Info: Pin ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[6\] " "Info: Pin ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Info: Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Info: Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Info: Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Info: Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Info: Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Info: Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 664 840 136 "ADDR\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Info: Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Info: Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Info: Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Info: Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[7\] " "Info: Pin ControlBus\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[6\] " "Info: Pin ControlBus\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[5\] " "Info: Pin ControlBus\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[4\] " "Info: Pin ControlBus\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[3\] " "Info: Pin ControlBus\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[2\] " "Info: Pin ControlBus\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[1\] " "Info: Pin ControlBus\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlBus\[0\] " "Info: Pin ControlBus\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[7\] " "Info: Pin BUF\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[6\] " "Info: Pin BUF\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[5\] " "Info: Pin BUF\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[4\] " "Info: Pin BUF\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[3\] " "Info: Pin BUF\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[2\] " "Info: Pin BUF\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[1\] " "Info: Pin BUF\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUF\[0\] " "Info: Pin BUF\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { BUF[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 448 520 696 464 "BUF\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[7\] " "Info: Pin NumW\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[6\] " "Info: Pin NumW\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[5\] " "Info: Pin NumW\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[4\] " "Info: Pin NumW\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[3\] " "Info: Pin NumW\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[2\] " "Info: Pin NumW\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[1\] " "Info: Pin NumW\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NumW\[0\] " "Info: Pin NumW\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NumW[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 520 224 400 536 "NumW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[7\] " "Info: Pin NW\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Info: Pin LOAD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { LOAD } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 -376 -208 136 "LOAD" "" } { 112 -208 -168 128 "load" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[6\] " "Info: Pin NW\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[5\] " "Info: Pin NW\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[4\] " "Info: Pin NW\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[3\] " "Info: Pin NW\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[2\] " "Info: Pin NW\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[1\] " "Info: Pin NW\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NW\[0\] " "Info: Pin NW\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { NW[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 488 -264 -96 504 "NW\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[7\] " "Info: Pin DA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[7\] " "Info: Pin SA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[6\] " "Info: Pin DA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[6\] " "Info: Pin SA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[5\] " "Info: Pin DA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[5\] " "Info: Pin SA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[4\] " "Info: Pin DA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[4\] " "Info: Pin SA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[3\] " "Info: Pin DA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[3\] " "Info: Pin SA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[2\] " "Info: Pin DA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[2\] " "Info: Pin SA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[1\] " "Info: Pin DA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[1\] " "Info: Pin SA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DA\[0\] " "Info: Pin DA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DA[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 152 -264 -96 168 "DA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SA\[0\] " "Info: Pin SA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SA[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Info: Destination node inst4" {  } { { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Info: Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Info: Destination node inst4~0" {  } { { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 25 24 16 " "Info: Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 25 input, 24 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.522 ns register register " "Info: Estimated most critical path is register to register delay of 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[0\] 1 REG LAB_X30_Y8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y8; Fanout = 4; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 0.403 ns lpm_compare_8bit_EQUAL:inst12\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LAB_X30_Y8 20 " "Info: 2: + IC(0.046 ns) + CELL(0.357 ns) = 0.403 ns; Loc. = LAB_X30_Y8; Fanout = 20; COMB Node = 'lpm_compare_8bit_EQUAL:inst12\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[0] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_fig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.357 ns) 2.689 ns inst24 3 COMB LAB_X26_Y26 24 " "Info: 3: + IC(1.929 ns) + CELL(0.357 ns) = 2.689 ns; Loc. = LAB_X26_Y26; Fanout = 24; COMB Node = 'inst24'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~1 inst24 } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 56 -160 -96 104 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.746 ns) 5.522 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\] 4 REG LAB_X30_Y8 3 " "Info: 4: + IC(2.087 ns) + CELL(0.746 ns) = 5.522 ns; Loc. = LAB_X30_Y8; Fanout = 3; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { inst24 lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.460 ns ( 26.44 % ) " "Info: Total cell delay = 1.460 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.062 ns ( 73.56 % ) " "Info: Total interconnect delay = 4.062 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[0] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~1 inst24 lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Warning: Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[7\] 0 " "Info: Pin \"ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[6\] 0 " "Info: Pin \"ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[5\] 0 " "Info: Pin \"ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[4\] 0 " "Info: Pin \"ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[3\] 0 " "Info: Pin \"ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[2\] 0 " "Info: Pin \"ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[1\] 0 " "Info: Pin \"ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[0\] 0 " "Info: Pin \"ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Info: Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Info: Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Info: Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Info: Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Info: Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Info: Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Info: Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Info: Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[7\] 0 " "Info: Pin \"ControlBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[6\] 0 " "Info: Pin \"ControlBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[5\] 0 " "Info: Pin \"ControlBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[4\] 0 " "Info: Pin \"ControlBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[3\] 0 " "Info: Pin \"ControlBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[2\] 0 " "Info: Pin \"ControlBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[1\] 0 " "Info: Pin \"ControlBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlBus\[0\] 0 " "Info: Pin \"ControlBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[7\] 0 " "Info: Pin \"BUF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[6\] 0 " "Info: Pin \"BUF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[5\] 0 " "Info: Pin \"BUF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[4\] 0 " "Info: Pin \"BUF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[3\] 0 " "Info: Pin \"BUF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[2\] 0 " "Info: Pin \"BUF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[1\] 0 " "Info: Pin \"BUF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF\[0\] 0 " "Info: Pin \"BUF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[7\] 0 " "Info: Pin \"NumW\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[6\] 0 " "Info: Pin \"NumW\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[5\] 0 " "Info: Pin \"NumW\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[4\] 0 " "Info: Pin \"NumW\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[3\] 0 " "Info: Pin \"NumW\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[2\] 0 " "Info: Pin \"NumW\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[1\] 0 " "Info: Pin \"NumW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NumW\[0\] 0 " "Info: Pin \"NumW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[7\] a permanently disabled " "Info: Pin ControlBus\[7\] has a permanently disabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[7] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[6\] a permanently disabled " "Info: Pin ControlBus\[6\] has a permanently disabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[6] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[5\] a permanently disabled " "Info: Pin ControlBus\[5\] has a permanently disabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[5] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[4\] a permanently enabled " "Info: Pin ControlBus\[4\] has a permanently enabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[4] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[3\] a permanently enabled " "Info: Pin ControlBus\[3\] has a permanently enabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[3] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[2\] a permanently enabled " "Info: Pin ControlBus\[2\] has a permanently enabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[2] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[1\] a permanently enabled " "Info: Pin ControlBus\[1\] has a permanently enabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[1] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ControlBus\[0\] a permanently disabled " "Info: Pin ControlBus\[0\] has a permanently disabled output enable" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ControlBus[0] } } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 1128 512 528 1304 "ControlBus\[7..0\]" "" } { 1016 504 520 1128 "ControlBus\[7..0\]" "" } { 968 224 520 984 "ControlBus\[4\]" "" } { 1000 184 520 1016 "ControlBus\[2\]" "" } { 744 120 520 760 "ControlBus\[3\]" "" } { 776 80 520 792 "ControlBus\[1\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 03:55:48 2013 " "Info: Processing ended: Tue May 14 03:55:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
