{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 09:59:07 2013 " "Info: Processing started: Thu Mar 14 09:59:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MCU8951 -c MCU8951 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[2\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[2\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[3\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[3\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[0\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[0\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~60 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~60\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 200 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~59 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~59\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 185 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|CLKA~61 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|CLKA~61\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 206 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|CLKA~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[4\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[4\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1~22 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1~22\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 121 25 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[5\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[5\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_Core:inst\|SCHKT:inst\|Q\[1\] " "Info: Detected ripple clock \"CPU_Core:inst\|SCHKT:inst\|Q\[1\]\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1988 27 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_Core:inst\|SCHKT:inst\|A1 " "Info: Detected gated clock \"CPU_Core:inst\|SCHKT:inst\|A1\" as buffer" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 122 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_Core:inst\|SCHKT:inst\|A1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|ENA register CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 29.272 ns " "Info: Slack time is 29.272 ns for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|ENA\" and destination register \"CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "48.24 MHz 20.728 ns " "Info: Fmax is 48.24 MHz (period= 20.728 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "46.610 ns + Largest register register " "Info: + Largest register to register requirement is 46.610 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 48.115 ns " "Info: + Latch edge is 48.115 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.129 ns + Largest " "Info: + Largest clock skew is -3.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.405 ns + Shortest register " "Info: + Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 614 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 614; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.711 ns) 2.405 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 2 REG LC_X26_Y13_N8 4 " "Info: 2: + IC(1.694 ns) + CELL(0.711 ns) = 2.405 ns; Loc. = LC_X26_Y13_N8; Fanout = 4; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.56 % ) " "Info: Total cell delay = 0.711 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 70.44 % ) " "Info: Total interconnect delay = 1.694 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 5.534 ns - Longest register " "Info: - Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 5.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 614 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 614; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.935 ns) 2.629 ns CPU_Core:inst\|SCHKT:inst\|Q\[0\] 2 REG LC_X19_Y14_N1 13 " "Info: 2: + IC(1.694 ns) + CELL(0.935 ns) = 2.629 ns; Loc. = LC_X19_Y14_N1; Fanout = 13; REG Node = 'CPU_Core:inst\|SCHKT:inst\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1988 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.590 ns) 3.751 ns CPU_Core:inst\|SCHKT:inst\|A1~22 3 COMB LC_X19_Y14_N5 1 " "Info: 3: + IC(0.532 ns) + CELL(0.590 ns) = 3.751 ns; Loc. = LC_X19_Y14_N5; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 121 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.047 ns CPU_Core:inst\|SCHKT:inst\|A1 4 COMB LC_X19_Y14_N6 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.047 ns; Loc. = LC_X19_Y14_N6; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 122 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.711 ns) 5.534 ns CPU_Core:inst\|SCHKT:inst\|ENA 5 REG LC_X20_Y14_N0 188 " "Info: 5: + IC(0.776 ns) + CELL(0.711 ns) = 5.534 ns; Loc. = LC_X20_Y14_N0; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 42.46 % ) " "Info: Total cell delay = 2.350 ns ( 42.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.184 ns ( 57.54 % ) " "Info: Total interconnect delay = 3.184 ns ( 57.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.694ns 0.532ns 0.182ns 0.776ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.694ns 0.532ns 0.182ns 0.776ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.694ns 0.532ns 0.182ns 0.776ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.338 ns - Longest register register " "Info: - Longest register to register delay is 17.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|ENA 1 REG LC_X20_Y14_N0 188 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y14_N0; Fanout = 188; REG Node = 'CPU_Core:inst\|SCHKT:inst\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 229 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.114 ns) 1.418 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|LMULDIV~76 2 COMB LC_X20_Y15_N0 1 " "Info: 2: + IC(1.304 ns) + CELL(0.114 ns) = 1.418 ns; Loc. = LC_X20_Y15_N0; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|LMULDIV~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~76 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 456 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.714 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[1\]~1857 3 COMB LC_X20_Y15_N1 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.714 ns; Loc. = LC_X20_Y15_N1; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[1\]~1857'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~76 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1857 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 457 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.114 ns) 3.075 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[1\]~1862 4 COMB LC_X21_Y14_N2 8 " "Info: 4: + IC(1.247 ns) + CELL(0.114 ns) = 3.075 ns; Loc. = LC_X21_Y14_N2; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s024bo:U2\|ALUC\[1\]~1862'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1857 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1862 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 462 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.292 ns) 4.691 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U4\|P~8 5 COMB LC_X22_Y12_N2 3 " "Info: 5: + IC(1.324 ns) + CELL(0.292 ns) = 4.691 ns; Loc. = LC_X22_Y12_N2; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|m3s002bo:U4\|P~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1862 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 513 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.590 ns) 6.557 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~47 6 COMB LC_X23_Y11_N2 4 " "Info: 6: + IC(1.276 ns) + CELL(0.590 ns) = 6.557 ns; Loc. = LC_X23_Y11_N2; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CA~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1187 41 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.590 ns) 7.598 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034 7 COMB LC_X23_Y11_N5 2 " "Info: 7: + IC(0.451 ns) + CELL(0.590 ns) = 7.598 ns; Loc. = LC_X23_Y11_N5; Fanout = 2; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|DB~1034'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1110 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.894 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI 8 COMB LC_X23_Y11_N6 5 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 7.894 ns; Loc. = LC_X23_Y11_N6; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CARI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1490 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.190 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38 9 COMB LC_X23_Y11_N7 8 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 8.190 ns; Loc. = LC_X23_Y11_N7; Fanout = 8; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|CMUX~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 491 43 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.442 ns) 9.346 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[5\]~2056 10 COMB LC_X24_Y11_N4 5 " "Info: 10: + IC(0.714 ns) + CELL(0.442 ns) = 9.346 ns; Loc. = LC_X24_Y11_N4; Fanout = 5; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|LDATAA\[5\]~2056'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2056 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1037 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.114 ns) 10.220 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[4\]~6 11 COMB LC_X25_Y11_N3 1 " "Info: 11: + IC(0.760 ns) + CELL(0.114 ns) = 10.220 ns; Loc. = LC_X25_Y11_N3; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[4\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2056 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1118 45 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.114 ns) 11.583 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[4\]~7 12 COMB LC_X25_Y12_N4 3 " "Info: 12: + IC(1.249 ns) + CELL(0.114 ns) = 11.583 ns; Loc. = LC_X25_Y12_N4; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUP\[4\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1119 45 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.114 ns) 12.959 ns CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[4\]~1664 13 COMB LC_X26_Y11_N3 10 " "Info: 13: + IC(1.262 ns) + CELL(0.114 ns) = 12.959 ns; Loc. = LC_X26_Y11_N3; Fanout = 10; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s003bo:U2\|ALUDAT\[4\]~1664'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1327 50 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.255 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[12\]~COMBOUT 14 COMB LC_X26_Y11_N4 1 " "Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 13.255 ns; Loc. = LC_X26_Y11_N4; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|PROGRAM_ADDR\[12\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1646 60 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.583 ns) 15.063 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4 15 COMB LC_X26_Y13_N4 1 " "Info: 15: + IC(1.225 ns) + CELL(0.583 ns) = 15.063 ns; Loc. = LC_X26_Y13_N4; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1663 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 15.684 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7 16 COMB LC_X26_Y13_N7 1 " "Info: 16: + IC(0.000 ns) + CELL(0.621 ns) = 15.684 ns; Loc. = LC_X26_Y13_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|L_EXT_ROM~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1672 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 16.418 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165 17 COMB LC_X26_Y13_N9 1 " "Info: 17: + IC(0.442 ns) + CELL(0.292 ns) = 16.418 ns; Loc. = LC_X26_Y13_N9; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN~165'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1673 51 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.478 ns) 17.338 ns CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN 18 REG LC_X26_Y13_N8 4 " "Info: 18: + IC(0.442 ns) + CELL(0.478 ns) = 17.338 ns; Loc. = LC_X26_Y13_N8; Fanout = 4; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s010bo:U8\|EXT_PROG_EN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1674 47 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.914 ns ( 28.34 % ) " "Info: Total cell delay = 4.914 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.424 ns ( 71.66 % ) " "Info: Total interconnect delay = 12.424 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.338 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~76 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1857 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1862 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2056 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.338 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~76 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1857 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1862 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2056 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.304ns 0.182ns 1.247ns 1.324ns 1.276ns 0.451ns 0.182ns 0.182ns 0.714ns 0.760ns 1.249ns 1.262ns 0.182ns 1.225ns 0.000ns 0.442ns 0.442ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.292ns 0.590ns 0.590ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.583ns 0.621ns 0.292ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|Q[0] CPU_Core:inst|SCHKT:inst|A1~22 CPU_Core:inst|SCHKT:inst|A1 CPU_Core:inst|SCHKT:inst|ENA } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|Q[0] {} CPU_Core:inst|SCHKT:inst|A1~22 {} CPU_Core:inst|SCHKT:inst|A1 {} CPU_Core:inst|SCHKT:inst|ENA {} } { 0.000ns 1.694ns 0.532ns 0.182ns 0.776ns } { 0.000ns 0.935ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.338 ns" { CPU_Core:inst|SCHKT:inst|ENA CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~76 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1857 CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1862 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2056 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.338 ns" { CPU_Core:inst|SCHKT:inst|ENA {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~76 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1857 {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1862 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2056 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 {} CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 {} CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN {} } { 0.000ns 1.304ns 0.182ns 1.247ns 1.324ns 1.276ns 0.451ns 0.182ns 0.182ns 0.714ns 0.760ns 1.249ns 1.262ns 0.182ns 1.225ns 0.000ns 0.442ns 0.442ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.292ns 0.590ns 0.590ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.583ns 0.621ns 0.292ns 0.478ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] register sld_hub:sld_hub_inst\|tdo 78.31 MHz 12.77 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 78.31 MHz between source register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 12.77 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.154 ns + Longest register register " "Info: + Longest register to register delay is 6.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 1 REG LC_X9_Y11_N8 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y11_N8; Fanout = 31; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.590 ns) 1.989 ns ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|name_gen~3 2 COMB LC_X9_Y15_N1 4 " "Info: 2: + IC(1.399 ns) + CELL(0.590 ns) = 1.989 ns; Loc. = LC_X9_Y15_N1; Fanout = 4; COMB Node = 'ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|name_gen~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.590 ns) 3.698 ns sld_hub:sld_hub_inst\|tdo~14 3 COMB LC_X11_Y15_N2 1 " "Info: 3: + IC(1.119 ns) + CELL(0.590 ns) = 3.698 ns; Loc. = LC_X11_Y15_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~3 sld_hub:sld_hub_inst|tdo~14 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.590 ns) 4.720 ns sld_hub:sld_hub_inst\|tdo~15 4 COMB LC_X11_Y15_N1 1 " "Info: 4: + IC(0.432 ns) + CELL(0.590 ns) = 4.720 ns; Loc. = LC_X11_Y15_N1; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { sld_hub:sld_hub_inst|tdo~14 sld_hub:sld_hub_inst|tdo~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.738 ns) 6.154 ns sld_hub:sld_hub_inst\|tdo 5 REG LC_X10_Y15_N9 1 " "Info: 5: + IC(0.696 ns) + CELL(0.738 ns) = 6.154 ns; Loc. = LC_X10_Y15_N9; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { sld_hub:sld_hub_inst|tdo~15 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.508 ns ( 40.75 % ) " "Info: Total cell delay = 2.508 ns ( 40.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.646 ns ( 59.25 % ) " "Info: Total interconnect delay = 3.646 ns ( 59.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~3 sld_hub:sld_hub_inst|tdo~14 sld_hub:sld_hub_inst|tdo~15 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~3 {} sld_hub:sld_hub_inst|tdo~14 {} sld_hub:sld_hub_inst|tdo~15 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.399ns 1.119ns 0.432ns 0.696ns } { 0.000ns 0.590ns 0.590ns 0.590ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns - Smallest " "Info: - Smallest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.328 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.617 ns) + CELL(0.711 ns) 5.328 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X10_Y15_N9 1 " "Info: 2: + IC(4.617 ns) + CELL(0.711 ns) = 5.328 ns; Loc. = LC_X10_Y15_N9; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.34 % ) " "Info: Total cell delay = 0.711 ns ( 13.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 86.66 % ) " "Info: Total interconnect delay = 4.617 ns ( 86.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.328 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.617ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.298 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.587 ns) + CELL(0.711 ns) 5.298 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 2 REG LC_X9_Y11_N8 31 " "Info: 2: + IC(4.587 ns) + CELL(0.711 ns) = 5.298 ns; Loc. = LC_X9_Y11_N8; Fanout = 31; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.42 % ) " "Info: Total cell delay = 0.711 ns ( 13.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 86.58 % ) " "Info: Total interconnect delay = 4.587 ns ( 86.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 4.587ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.328 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.617ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 4.587ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~3 sld_hub:sld_hub_inst|tdo~14 sld_hub:sld_hub_inst|tdo~15 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~3 {} sld_hub:sld_hub_inst|tdo~14 {} sld_hub:sld_hub_inst|tdo~15 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.399ns 1.119ns 0.432ns 0.696ns } { 0.000ns 0.590ns 0.590ns 0.590ns 0.738ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.328 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.617ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 4.587ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 register CPU_Core:inst\|SCHKT:inst\|CT2\[2\] register CPU_Core:inst\|SCHKT:inst\|LOK\[2\] -7 ps " "Info: Minimum slack time is -7 ps for clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_Core:inst\|SCHKT:inst\|CT2\[2\]\" and destination register \"CPU_Core:inst\|SCHKT:inst\|LOK\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.669 ns + Shortest register register " "Info: + Shortest register to register delay is 0.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 1 REG LC_X15_Y16_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y16_N8; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.115 ns) 0.669 ns CPU_Core:inst\|SCHKT:inst\|LOK\[2\] 2 REG LC_X15_Y16_N7 4 " "Info: 2: + IC(0.554 ns) + CELL(0.115 ns) = 0.669 ns; Loc. = LC_X15_Y16_N7; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|LOK\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 17.19 % ) " "Info: Total cell delay = 0.115 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.554 ns ( 82.81 % ) " "Info: Total interconnect delay = 0.554 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 0.554ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.676 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.676 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.885 ns " "Info: + Latch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Destination clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.885 ns " "Info: - Launch edge is -1.885 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll50:inst17\|altpll:altpll_component\|_clk0 50.000 ns -1.885 ns  50 " "Info: Clock period of Source clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -1.885 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.885 ns + Smallest " "Info: + Smallest clock skew is 0.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 8.863 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 8.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 614 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 614; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] 2 REG LC_X26_Y10_N3 4 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N3; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.590 ns) 3.944 ns CPU_Core:inst\|SCHKT:inst\|CLKA~59 3 COMB LC_X27_Y10_N7 1 " "Info: 3: + IC(0.745 ns) + CELL(0.590 ns) = 3.944 ns; Loc. = LC_X27_Y10_N7; Fanout = 1; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] CPU_Core:inst|SCHKT:inst|CLKA~59 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 185 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 4.672 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 4 COMB LC_X27_Y10_N5 5 " "Info: 4: + IC(0.436 ns) + CELL(0.292 ns) = 4.672 ns; Loc. = LC_X27_Y10_N5; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.711 ns) 8.863 ns CPU_Core:inst\|SCHKT:inst\|LOK\[2\] 5 REG LC_X15_Y16_N7 4 " "Info: 5: + IC(3.480 ns) + CELL(0.711 ns) = 8.863 ns; Loc. = LC_X15_Y16_N7; Fanout = 4; REG Node = 'CPU_Core:inst\|SCHKT:inst\|LOK\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 28.52 % ) " "Info: Total cell delay = 2.528 ns ( 28.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.335 ns ( 71.48 % ) " "Info: Total interconnect delay = 6.335 ns ( 71.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 7.978 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 7.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 614 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 614; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.935 ns) 2.609 ns CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] 2 REG LC_X26_Y10_N9 2 " "Info: 2: + IC(1.674 ns) + CELL(0.935 ns) = 2.609 ns; Loc. = LC_X26_Y10_N9; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1958 78 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.442 ns) 3.787 ns CPU_Core:inst\|SCHKT:inst\|CLKA~61 3 COMB LC_X27_Y10_N5 5 " "Info: 3: + IC(0.736 ns) + CELL(0.442 ns) = 3.787 ns; Loc. = LC_X27_Y10_N5; Fanout = 5; COMB Node = 'CPU_Core:inst\|SCHKT:inst\|CLKA~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 206 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.711 ns) 7.978 ns CPU_Core:inst\|SCHKT:inst\|CT2\[2\] 4 REG LC_X15_Y16_N8 2 " "Info: 4: + IC(3.480 ns) + CELL(0.711 ns) = 7.978 ns; Loc. = LC_X15_Y16_N8; Fanout = 2; REG Node = 'CPU_Core:inst\|SCHKT:inst\|CT2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.191 ns" { CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.088 ns ( 26.17 % ) " "Info: Total cell delay = 2.088 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.890 ns ( 73.83 % ) " "Info: Total interconnect delay = 5.890 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.736ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.736ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1976 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 2001 29 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.736ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.669 ns" { CPU_Core:inst|SCHKT:inst|CT2[2] {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 0.554ns } { 0.000ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] CPU_Core:inst|SCHKT:inst|CLKA~59 CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|LOK[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.863 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] {} CPU_Core:inst|SCHKT:inst|CLKA~59 {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|LOK[2] {} } { 0.000ns 1.674ns 0.745ns 0.436ns 3.480ns } { 0.000ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] CPU_Core:inst|SCHKT:inst|CLKA~61 CPU_Core:inst|SCHKT:inst|CT2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] {} CPU_Core:inst|SCHKT:inst|CLKA~61 {} CPU_Core:inst|SCHKT:inst|CT2[2] {} } { 0.000ns 1.674ns 0.736ns 3.480ns } { 0.000ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "pll50:inst17\|altpll:altpll_component\|_clk0 1 " "Warning: Can't achieve minimum setup and hold requirement pll50:inst17\|altpll:altpll_component\|_clk0 along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\] RST CLK 13.706 ns register " "Info: tsu for register \"CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\]\" (data pin = \"RST\", clock pin = \"CLK\") is 13.706 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.189 ns + Longest pin register " "Info: + Longest pin to register delay is 14.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RST 1 PIN PIN_169 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 16; PIN Node = 'RST'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 344 544 712 360 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.597 ns) + CELL(0.590 ns) 8.656 ns CPU_Core:inst\|MCU80512:inst3\|IROMD\[3\]~820 2 COMB LC_X19_Y15_N2 3 " "Info: 2: + IC(6.597 ns) + CELL(0.590 ns) = 8.656 ns; Loc. = LC_X19_Y15_N2; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|IROMD\[3\]~820'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.187 ns" { RST CPU_Core:inst|MCU80512:inst3|IROMD[3]~820 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1676 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.114 ns) 10.563 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[3\]~599 3 COMB LC_X28_Y15_N0 3 " "Info: 3: + IC(1.793 ns) + CELL(0.114 ns) = 10.563 ns; Loc. = LC_X28_Y15_N0; Fanout = 3; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|DIRECT_ADDR\[3\]~599'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { CPU_Core:inst|MCU80512:inst3|IROMD[3]~820 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 387 54 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.590 ns) 12.335 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|NEXT_FA~1 4 COMB LC_X26_Y15_N6 1 " "Info: 4: + IC(1.182 ns) + CELL(0.590 ns) = 12.335 ns; Loc. = LC_X26_Y15_N6; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|NEXT_FA~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 389 45 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.309 ns) 14.189 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\] 5 REG LC_X24_Y14_N9 46 " "Info: 5: + IC(1.545 ns) + CELL(0.309 ns) = 14.189 ns; Loc. = LC_X24_Y14_N9; Fanout = 46; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.072 ns ( 21.65 % ) " "Info: Total cell delay = 3.072 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.117 ns ( 78.35 % ) " "Info: Total interconnect delay = 11.117 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.189 ns" { RST CPU_Core:inst|MCU80512:inst3|IROMD[3]~820 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.189 ns" { RST {} RST~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[3]~820 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 0.000ns 6.597ns 1.793ns 1.182ns 1.545ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns - " "Info: - Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 destination 2.405 ns - Shortest register " "Info: - Shortest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 614 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 614; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.711 ns) 2.405 ns CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\] 2 REG LC_X24_Y14_N9 46 " "Info: 2: + IC(1.694 ns) + CELL(0.711 ns) = 2.405 ns; Loc. = LC_X24_Y14_N9; Fanout = 46; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s008bo:U7\|L_FA\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1938 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.56 % ) " "Info: Total cell delay = 0.711 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 70.44 % ) " "Info: Total interconnect delay = 1.694 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.189 ns" { RST CPU_Core:inst|MCU80512:inst3|IROMD[3]~820 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.189 ns" { RST {} RST~out0 {} CPU_Core:inst|MCU80512:inst3|IROMD[3]~820 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 0.000ns 6.597ns 1.793ns 1.182ns 1.545ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.590ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0] {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK P2O\[1\] CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[0\] 13.519 ns register " "Info: tco from clock \"CLK\" to destination pin \"P2O\[1\]\" through register \"CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[0\]\" is 13.519 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll50:inst17\|altpll:altpll_component\|_clk0 source 2.405 ns + Longest register " "Info: + Longest clock path from clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" to source register is 2.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 614 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 614; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.711 ns) 2.405 ns CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[0\] 2 REG LC_X19_Y14_N7 10 " "Info: 2: + IC(1.694 ns) + CELL(0.711 ns) = 2.405 ns; Loc. = LC_X19_Y14_N7; Fanout = 10; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1946 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 29.56 % ) " "Info: Total cell delay = 0.711 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 70.44 % ) " "Info: Total interconnect delay = 1.694 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1946 46 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.775 ns + Longest register pin " "Info: + Longest register to pin delay is 12.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[0\] 1 REG LC_X19_Y14_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y14_N7; Fanout = 10; REG Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s025bo:U14\|OPC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1946 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.590 ns) 1.868 ns CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s022bo:U1\|LODEC~418 2 COMB LC_X23_Y14_N1 22 " "Info: 2: + IC(1.278 ns) + CELL(0.590 ns) = 1.868 ns; Loc. = LC_X23_Y14_N1; Fanout = 22; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s004bo:U3\|m3s022bo:U1\|LODEC~418'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~418 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 280 57 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.590 ns) 3.827 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|SELC~41 3 COMB LC_X23_Y18_N2 1 " "Info: 3: + IC(1.369 ns) + CELL(0.590 ns) = 3.827 ns; Loc. = LC_X23_Y18_N2; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|SELC~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~418 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELC~41 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1826 44 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.442 ns) 5.476 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|CE\[0\]~457 4 COMB LC_X24_Y17_N6 4 " "Info: 4: + IC(1.207 ns) + CELL(0.442 ns) = 5.476 ns; Loc. = LC_X24_Y17_N6; Fanout = 4; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|CE\[0\]~457'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELC~41 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1827 46 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(0.114 ns) 8.174 ns CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|L_OC\[1\]~1641 5 COMB LC_X24_Y7_N6 1 " "Info: 5: + IC(2.584 ns) + CELL(0.114 ns) = 8.174 ns; Loc. = LC_X24_Y7_N6; Fanout = 1; COMB Node = 'CPU_Core:inst\|MCU80512:inst3\|m3s018bo:U10\|L_OC\[1\]~1641'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 } "NODE_NAME" } } { "CPU_Core.vqm" "" { Text "E:/51实验90/motor90/CPU_Core.vqm" 1853 49 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.477 ns) + CELL(2.124 ns) 12.775 ns P2O\[1\] 6 PIN PIN_133 0 " "Info: 6: + IC(2.477 ns) + CELL(2.124 ns) = 12.775 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'P2O\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 P2O[1] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 448 1312 1488 464 "P2O\[0\]" "" } { 464 1312 1488 480 "P2O\[1\]" "" } { 480 1312 1488 496 "P2O\[2\]" "" } { 496 1312 1488 512 "P2O\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.860 ns ( 30.22 % ) " "Info: Total cell delay = 3.860 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.915 ns ( 69.78 % ) " "Info: Total interconnect delay = 8.915 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.775 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~418 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELC~41 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 P2O[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.775 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~418 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELC~41 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 {} P2O[1] {} } { 0.000ns 1.278ns 1.369ns 1.207ns 2.584ns 2.477ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] {} } { 0.000ns 1.694ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.775 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~418 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELC~41 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 P2O[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.775 ns" { CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0] {} CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~418 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELC~41 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457 {} CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 {} P2O[1] {} } { 0.000ns 1.278ns 1.369ns 1.207ns 2.584ns 2.477ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RST POE\[4\] 13.346 ns Longest " "Info: Longest tpd from source pin \"RST\" to destination pin \"POE\[4\]\" is 13.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RST 1 PIN PIN_169 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 16; PIN Node = 'RST'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 344 544 712 360 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.753 ns) + CELL(2.124 ns) 13.346 ns POE\[4\] 2 PIN PIN_55 0 " "Info: 2: + IC(9.753 ns) + CELL(2.124 ns) = 13.346 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'POE\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.877 ns" { RST POE[4] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.593 ns ( 26.92 % ) " "Info: Total cell delay = 3.593 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.753 ns ( 73.08 % ) " "Info: Total interconnect delay = 9.753 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.346 ns" { RST POE[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.346 ns" { RST {} RST~out0 {} POE[4] {} } { 0.000ns 0.000ns 9.753ns } { 0.000ns 1.469ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] altera_internal_jtag altera_internal_jtag~TCKUTAP 3.846 ns register " "Info: th for register \"ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.298 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 295 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 295; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.587 ns) + CELL(0.711 ns) 5.298 ns ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] 2 REG LC_X12_Y10_N7 3 " "Info: 2: + IC(4.587 ns) + CELL(0.711 ns) = 5.298 ns; Loc. = LC_X12_Y10_N7; Fanout = 3; REG Node = 'ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { altera_internal_jtag~TCKUTAP ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.42 % ) " "Info: Total cell delay = 0.711 ns ( 13.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 86.58 % ) " "Info: Total interconnect delay = 4.587 ns ( 86.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { altera_internal_jtag~TCKUTAP ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { altera_internal_jtag~TCKUTAP {} ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 4.587ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.467 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y10_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 12; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.115 ns) 1.467 ns ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] 2 REG LC_X12_Y10_N7 3 " "Info: 2: + IC(1.352 ns) + CELL(0.115 ns) = 1.467 ns; Loc. = LC_X12_Y10_N7; Fanout = 3; REG Node = 'ram256:inst1\|altsyncram:altsyncram_component\|altsyncram_it91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { altera_internal_jtag ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 7.84 % ) " "Info: Total cell delay = 0.115 ns ( 7.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 92.16 % ) " "Info: Total interconnect delay = 1.352 ns ( 92.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { altera_internal_jtag ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { altera_internal_jtag {} ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 1.352ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { altera_internal_jtag~TCKUTAP ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { altera_internal_jtag~TCKUTAP {} ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 4.587ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { altera_internal_jtag ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { altera_internal_jtag {} ram256:inst1|altsyncram:altsyncram_component|altsyncram_it91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 1.352ns } { 0.000ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLK POE\[3\] pll50:inst17\|altpll:altpll_component\|_clk0 2.769 ns clock " "Info: Minimum tco from clock \"CLK\" to destination pin \"POE\[3\]\" through clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is 2.769 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK pll50:inst17\|altpll:altpll_component\|_clk0 -1.885 ns + " "Info: + Offset between input clock \"CLK\" and output clock \"pll50:inst17\|altpll:altpll_component\|_clk0\" is -1.885 ns" {  } { { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 128 552 720 144 "CLK" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.654 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll50:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 614 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 614; CLK Node = 'pll50:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(2.108 ns) 4.654 ns POE\[3\] 2 PIN PIN_223 0 " "Info: 2: + IC(2.546 ns) + CELL(2.108 ns) = 4.654 ns; Loc. = PIN_223; Fanout = 0; PIN Node = 'POE\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "MCU8951.bdf" "" { Schematic "E:/51实验90/motor90/MCU8951.bdf" { { 632 832 1008 648 "POE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 45.29 % ) " "Info: Total cell delay = 2.108 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 54.71 % ) " "Info: Total interconnect delay = 2.546 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 POE[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { pll50:inst17|altpll:altpll_component|_clk0 {} POE[3] {} } { 0.000ns 2.546ns } { 0.000ns 2.108ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 09:59:09 2013 " "Info: Processing ended: Thu Mar 14 09:59:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
