#region LGPL License

/*
Axiom Graphics Engine Library
Copyright © 2003-2011 Axiom Project Team

The overall design, and a majority of the core engine and rendering code 
contained within this library is a derivative of the open source Object Oriented 
Graphics Engine OGRE, which can be found at http://ogre.sourceforge.net.  
Many thanks to the OGRE team for maintaining such a high quality project.

This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.

This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public
License along with this library; if not, write to the Free Software
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/

#endregion

#region SVN Version Information

// <file>
//     <license see="http://axiom3d.net/wiki/index.php/license.txt"/>
//     <id value="$Id$"/>
// </file>

#endregion SVN Version Information

#region Namespace Declarations

using System;

using Tao.OpenGl;

#endregion Namespace Declarations

namespace Axiom.RenderSystems.OpenGL.ATI
{
	/// <summary>
	///    Rule symbol group types for ASM Pixel Shader 1.x instructions.
	/// </summary>
	[Flags]
	public enum RuleSymbol
	{
		Any = 0xffff,
		Register = 0x1,
		Constant = 0x2,
		Color = 0x4,
		Texture = 0x8,
		OpInstruction = 0x10,
		Mask = 0x20,
		TexSwizzle = 0x40,
		DestMod = 0x80,
		ArgMod = 0x100,
		NumVal = 0x200,
		Seperator = 0x400,
		TexRegister = 0x800,
		// Combined semantic rules to make bit fields used for semantic checks on each Token instruction
		ParameterLeft = OpInstruction | Seperator | DestMod | Mask | ArgMod,
		ParameterRight = Seperator | ArgMod | Mask | OpInstruction | DestMod,
		Argument = Register | Constant | Color | TexRegister,
		MaskRepLeft = Argument | ArgMod,
		MaskRepRight = ArgMod | Seperator | OpInstruction | DestMod,
		OpLeft = Argument | DestMod | Mask | ArgMod | NumVal | TexSwizzle | Texture,
		TempRegister = Register | TexRegister
	}

	/// <summary>
	/// 
	/// </summary>
	public enum Bits
	{
		RGB = 0x7,
		Alpha = 0x8
	}

	/// <summary>
	/// 
	/// </summary>
	[Flags]
	public enum ContextKeyPattern
	{
		PS_BASE = 0x1,
		PS_1_1 = 0x2,
		PS_1_2 = 0x4,
		PS_1_3 = 0x8,
		PS_1_4 = 0x10,
		PS_1_4_BASE = PS_BASE + PS_1_4
	}

	public enum MachineInstruction
	{
		ColorOp1,
		ColorOp2,
		ColorOp3,
		AlphaOp1,
		AlphaOp2,
		AlphaOp3,
		SetConstants,
		PassTexCoord,
		SampleMap,
		Tex,
		TexCoord,
		TexReg2RGB,
		Nop
	}

	public enum Symbol
	{
		// DirectX pixel shader source formats 
		PS_1_4,
		PS_1_1,
		PS_1_2,
		PS_1_3,

		// Base
		C0,
		C1,
		C2,
		C3,
		C4,
		C5,
		C6,
		C7,
		V0,
		V1,
		ADD,
		SUB,
		MUL,
		MAD,
		LRP,
		MOV,
		CMP,
		CND,
		DP3,
		DP4,
		DEF,
		R,
		RA,
		G,
		GA,
		B,
		BA,
		A,
		RGBA,
		RGB,
		RG,
		RGA,
		RB,
		RBA,
		GB,
		GBA,
		RRRR,
		GGGG,
		BBBB,
		AAAA,
		X2,
		X4,
		D2,
		SAT,
		BIAS,
		INVERT,
		NEGATE,
		BX2,
		COMMA,
		VALUE,

		//PS_1_4
		R0,
		R1,
		R2,
		R3,
		R4,
		R5,
		T0,
		T1,
		T2,
		T3,
		T4,
		T5,
		DP2ADD,
		X8,
		D8,
		D4,
		TEXCRD,
		TEXLD,
		STR,
		STQ,
		STRDR,
		STQDQ,
		BEM,
		PHASE,

		//PS_1_1
		R0_1,
		R1_1,
		T0_1,
		T1_1,
		T2_1,
		T3_1,
		TEX,
		TEXCOORD,
		TEXM3X2PAD,
		TEXM3X2TEX,
		TEXM3X3PAD,
		TEXM3X3TEX,
		TEXM3X3SPEC,
		TEXM3X3VSPEC,
		TEXREG2AR,
		TEXREG2GB,

		// PS_1_2
		TEXREG2RGB,
		TEXDP3,
		TEXDP3TEX,

		// common
		SKIP,
		PLUS,

		// non-terminal tokens section
		PROGRAM,
		PROGRAMTYPE,
		DECLCONSTS,
		DEFCONST,
		CONSTANT,
		COLOR,
		TEXSWIZZLE,
		UNARYOP,
		NUMVAL,
		SEPERATOR,
		ALUOPS,
		TEXMASK,
		TEXOP_PS1_1_3,
		TEXOP_PS1_4,
		ALU_STATEMENT,
		DSTMODSAT,
		UNARYOP_ARGS,
		REG_PS1_4,
		TEX_PS1_4,
		REG_PS1_1_3,
		TEX_PS1_1_3,
		DSTINFO,
		SRCINFO,
		BINARYOP_ARGS,
		TERNARYOP_ARGS,
		TEMPREG,
		DSTMASK,
		PRESRCMOD,
		SRCNAME,
		SRCREP,
		POSTSRCMOD,
		DSTMOD,
		DSTSAT,
		BINARYOP,
		TERNARYOP,
		TEXOPS_PHASE1,
		COISSUE,
		PHASEMARKER,
		TEXOPS_PHASE2,
		TEXREG_PS1_4,
		TEXOPS_PS1_4,
		TEXOPS_PS1_1_3,
		TEXCISCOP_PS1_1_3,

		// Base
		R_BASE = ( R0 - Gl.GL_REG_0_ATI ),
		C_BASE = ( C0 - Gl.GL_CON_0_ATI ),
		T_BASE = ( T0_1 - Gl.GL_REG_0_ATI ),

		Invalid = 999
	}

	/// <summary>
	///     BNF operation types.
	/// </summary>
	public enum OperationType
	{
		Rule,
		And,
		Or,
		Optional,
		Repeat,
		End
	}

	/// <summary>
	///    There are 2 phases with 2 subphases each.
	/// </summary>
	public enum PhaseType
	{
		PHASE1TEX,
		PHASE1ALU,
		PHASE2TEX,
		PHASE2ALU
	}
}
