////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : OExp05_DataPath.vf
// /___/   /\     Timestamp : 05/19/2018 17:36:48
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath D:/Documents/GitHub/First/Xilinx-Projects/DataPath/OExp05-DataPath/Code/CPU -sympath D:/Documents/GitHub/First/Xilinx-Projects/DataPath/OExp05-DataPath/Code/IO -sympath D:/Documents/GitHub/First/Xilinx-Projects/DataPath/OExp05-DataPath/ipcore_dir -intstyle ise -family kintex7 -verilog D:/Documents/GitHub/First/Xilinx-Projects/DataPath/OExp05-DataPath/OExp05_DataPath.vf -w D:/Documents/GitHub/First/Xilinx-Projects/DataPath/OExp05-DataPath/Code/OExp05_DataPath.sch
//Design Name: OExp05_DataPath
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module OExp05_DataPath(clk200N, 
                       clk200P, 
                       K_COL, 
                       RSTN, 
                       SW, 
                       AN, 
                       CR, 
                       K_ROW, 
                       LED, 
                       LEDCLK, 
                       LEDDT, 
                       LEDEN, 
                       RDY, 
                       readn, 
                       SEGCLK, 
                       SEGDT, 
                       SEGEN, 
                       SEGMENT);

    input clk200N;
    input clk200P;
    input [3:0] K_COL;
    input RSTN;
   (* LOC = "K13,K14,J13,J14,H13,H14,G12,F12" *) 
    input [15:0] SW;
   output [3:0] AN;
   output CR;
   output [4:0] K_ROW;
   output [7:0] LED;
   output LEDCLK;
   output LEDDT;
   output LEDEN;
   output RDY;
   output readn;
   output SEGCLK;
   output SEGDT;
   output SEGEN;
   output [7:0] SEGMENT;
   
   wire [31:0] Addr_out;
   wire [31:0] Ai;
   wire [31:0] Bi;
   wire [7:0] blink;
   wire [3:0] BTN_OK;
   wire Clk_CPU;
   wire clk_100mhz;
   wire [31:0] Counter_out;
   wire [31:0] CPU2IO;
   wire [31:0] Data_in;
   wire [31:0] Data_out;
   wire [31:0] Disp_num;
   wire [31:0] Div;
   wire GPIOF0;
   wire [31:0] inst;
   wire IO_clk;
   wire [15:0] LED_out;
   wire [7:0] LE_out;
   wire N0;
   wire [31:0] PC;
   wire [7:0] point_out;
   wire [3:0] Pulse;
   wire rst;
   wire [15:0] SW_OK;
   wire V5;
   wire XLXN_153;
   wire XLXN_154;
   wire [1:0] XLXN_219;
   wire [4:0] XLXN_444;
   wire XLXN_541;
   wire XLXN_544;
   wire [31:0] XLXN_556;
   wire [0:0] XLXN_557;
   wire [9:0] XLXN_558;
   wire [31:0] XLXN_559;
   wire XLXN_560;
   wire XLXN_579;
   wire RDY_DUMMY;
   wire readn_DUMMY;
   
   assign RDY = RDY_DUMMY;
   assign readn = readn_DUMMY;
   SEnter_2_32  M4 (.BTN(BTN_OK[2:0]), 
                   .clk(clk_100mhz), 
                   .Ctrl({SW_OK[7:5], SW_OK[15], SW_OK[0]}), 
                   .Din(XLXN_444[4:0]), 
                   .D_ready(RDY_DUMMY), 
                   .Ai(Ai[31:0]), 
                   .Bi(Bi[31:0]), 
                   .blink(blink[7:0]), 
                   .readn(readn_DUMMY));
   ROM_D  U2 (.a(PC[11:2]), 
             .spo(inst[31:0]));
   RAM_B  U3 (.addra(XLXN_558[9:0]), 
             .clka(clk_100mhz), 
             .dina(XLXN_556[31:0]), 
             .wea(XLXN_557[0]), 
             .douta(XLXN_559[31:0]));
   MIO_BUS  U4 (.addr_bus(Addr_out[31:0]), 
               .BTN(BTN_OK[3:0]), 
               .clk(clk_100mhz), 
               .counter_out(Counter_out[31:0]), 
               .counter0_out(XLXN_579), 
               .counter1_out(XLXN_153), 
               .counter2_out(XLXN_154), 
               .Cpu_data2bus(Data_out[31:0]), 
               .led_out(LED_out[15:0]), 
               .mem_w(XLXN_544), 
               .ram_data_out(XLXN_559[31:0]), 
               .rst(rst), 
               .SW(SW_OK[15:0]), 
               .counter_we(XLXN_560), 
               .Cpu_data4bus(Data_in[31:0]), 
               .data_ram_we(XLXN_557[0]), 
               .GPIOe0000000_we(XLXN_541), 
               .GPIOf0000000_we(GPIOF0), 
               .Peripheral_in(CPU2IO[31:0]), 
               .ram_addr(XLXN_558[9:0]), 
               .ram_data_in(XLXN_556[31:0]));
   Multi_8CH32  U5 (.clk(IO_clk), 
                   .Data0(CPU2IO[31:0]), 
                   .data1({N0, N0, PC[31:2]}), 
                   .data2(inst[31:0]), 
                   .data3(Counter_out[31:0]), 
                   .data4(Addr_out[31:0]), 
                   .data5(Data_out[31:0]), 
                   .data6(Data_in[31:0]), 
                   .data7(PC[31:0]), 
                   .EN(XLXN_541), 
                   .LES({N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, 
         N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, 
         N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, 
         N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0, N0}), 
                   .point_in({Div[31:0], Div[31:0]}), 
                   .rst(rst), 
                   .Test(SW_OK[7:5]), 
                   .Disp_num(Disp_num[31:0]), 
                   .LE_out(LE_out[7:0]), 
                   .point_out(point_out[7:0]));
   Display  U6 (.clk(clk_100mhz), 
               .flash(Div[25]), 
               .Hexs(Disp_num[31:0]), 
               .LES(LE_out[7:0]), 
               .points(point_out[7:0]), 
               .rst(rst), 
               .Start(Div[20]), 
               .Text(SW_OK[0]), 
               .segclk(SEGCLK), 
               .segclrn(), 
               .SEGEN(SEGEN), 
               .segsout(SEGDT));
   GPIO  U7 (.clk(IO_clk), 
            .EN(GPIOF0), 
            .P_Data(CPU2IO[31:0]), 
            .rst(rst), 
            .Start(Div[20]), 
            .counter_set(XLXN_219[1:0]), 
            .GPIOf0(), 
            .ledclk(LEDCLK), 
            .ledclrn(), 
            .LEDEN(LEDEN), 
            .ledsout(LEDDT), 
            .LED_out(LED_out[15:0]));
   clk_div  U8 (.clk200N(clk200N), 
               .clk200P(clk200P), 
               .rst(rst), 
               .STEP(SW_OK[2]), 
               .clkdiv(Div[31:0]), 
               .Clk_CPU(Clk_CPU), 
               .clk100MHz(clk_100mhz));
   SAnti_jitter  U9 (.clk(clk_100mhz), 
                    .Key_y(K_COL[3:0]), 
                    .readn(readn_DUMMY), 
                    .RSTN(RSTN), 
                    .SW(SW[15:0]), 
                    .BTN_OK(BTN_OK[3:0]), 
                    .CR(CR), 
                    .Key_out(XLXN_444[4:0]), 
                    .Key_ready(RDY_DUMMY), 
                    .Key_x(K_ROW[4:0]), 
                    .pulse_out(Pulse[3:0]), 
                    .rst(rst), 
                    .SW_OK(SW_OK[15:0]));
   Counter  U10 (.clk(IO_clk), 
                .clk0(Div[4]), 
                .clk1(Div[9]), 
                .clk2(Div[11]), 
                .counter_ch(XLXN_219[1:0]), 
                .counter_val(CPU2IO[31:0]), 
                .counter_we(XLXN_560), 
                .rst(rst), 
                .counter_out(Counter_out[31:0]), 
                .counter0_OUT(XLXN_579), 
                .counter1_OUT(XLXN_153), 
                .counter2_OUT(XLXN_154));
   Seg7_Dev  U61 (.flash(Div[25]), 
                 .Hexs(Disp_num[31:0]), 
                 .LES(LE_out[7:0]), 
                 .point(point_out[7:0]), 
                 .Scan({SW_OK[1], Div[19:18]}), 
                 .SW0(SW_OK[0]), 
                 .AN(AN[3:0]), 
                 .SEGMENT(SEGMENT[7:0]));
   PIO  U71 (.clk(IO_clk), 
            .EN(GPIOF0), 
            .PData_in(CPU2IO[31:0]), 
            .rst(rst), 
            .counter_set(), 
            .GPIOf0(), 
            .LED_out(LED[7:0]));
   VCC  XLXI_1 (.P(V5));
   GND  XLXI_2 (.G(N0));
   INV  XLXI_72 (.I(Clk_CPU), 
                .O(IO_clk));
endmodule
