TRACE::2023-10-13.01:29:12::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:12::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:12::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:14::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:14::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.01:29:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-10-13.01:29:16::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat"
		}]
}
TRACE::2023-10-13.01:29:16::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-10-13.01:29:16::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.01:29:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.01:29:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:16::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.01:29:16::SCWPlatform::Generating the sources  .
TRACE::2023-10-13.01:29:16::SCWBDomain::Generating boot domain sources.
TRACE::2023-10-13.01:29:16::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.01:29:16::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:16::SCWMssOS::mss does not exists at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:16::SCWMssOS::Creating sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:16::SCWMssOS::Adding the swdes entry, created swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:16::SCWMssOS::updating the scw layer changes to swdes at   D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:16::SCWMssOS::Writing mss at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:16::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-10-13.01:29:16::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-10-13.01:29:16::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-10-13.01:29:16::SCWBDomain::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-10-13.01:29:23::SCWPlatform::Generating sources Done.
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:23::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2023-10-13.01:29:23::SCWMssOS::Could not open the swdb for D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2023-10-13.01:29:23::SCWMssOS::Could not open the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2023-10-13.01:29:23::SCWMssOS::Cleared the swdb table entry
TRACE::2023-10-13.01:29:23::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.01:29:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.01:29:23::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:23::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:23::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:23::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:23::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:23::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:23::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:23::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.01:29:23::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.01:29:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.01:29:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:23::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:23::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::mss does not exists at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Creating sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Adding the swdes entry, created swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::updating the scw layer changes to swdes at   D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Writing mss at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:23::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.01:29:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-10-13.01:29:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-10-13.01:29:23::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.01:29:23::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-10-13.01:29:24::SCWMssOS::Could not open the swdb for D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2023-10-13.01:29:24::SCWMssOS::Could not open the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2023-10-13.01:29:24::SCWMssOS::Cleared the swdb table entry
TRACE::2023-10-13.01:29:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.01:29:24::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-10-13.01:29:24::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.01:29:24::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.01:29:24::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.01:29:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.01:29:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.01:29:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.01:29:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.01:29:24::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.01:29:24::SCWSystem::Not a boot domain 
LOG::2023-10-13.01:29:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.01:29:24::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.01:29:24::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.01:29:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.01:29:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.01:29:24::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.01:29:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.01:29:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.01:29:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.01:29:24::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.01:29:24::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.01:29:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.01:29:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-10-13.01:29:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-10-13.01:29:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.01:29:24::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.01:29:24::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.01:29:24::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.01:29:24::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.01:29:24::SCWSystem::dir created 
TRACE::2023-10-13.01:29:24::SCWSystem::Writing the bif 
TRACE::2023-10-13.01:29:24::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.01:29:24::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.01:29:24::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.01:29:24::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-10-13.01:29:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:24::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.01:29:25::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.01:29:25::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.01:29:25::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.01:29:25::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:25::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:25::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.01:29:25::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.01:29:25::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:25::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:25::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:25::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.01:29:27::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.01:29:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.01:29:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.01:29:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.01:29:27::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.01:29:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.01:29:27::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.01:29:27::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:27::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.01:29:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWReader::No isolation master present  
TRACE::2023-10-13.01:29:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.01:29:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.01:29:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:27::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.01:29:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.01:29:27::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:29:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:29:27::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:29:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.01:29:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:29:27::SCWReader::No isolation master present  
LOG::2023-10-13.01:29:33::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.01:29:33::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.01:29:33::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.01:29:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.01:29:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.01:29:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.01:29:33::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-10-13.01:29:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:29:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:29:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:29:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:29:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:29:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:29:33::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:29:33::SCWBDomain::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-10-13.01:29:33::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.01:29:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.01:29:33::SCWBDomain::System Command Ran  D:&  cd  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl & make 
TRACE::2023-10-13.01:29:33::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2023-10-13.01:29:33::SCWBDomain::make[1]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-10-13.01:29:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2023-10-13.01:29:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-10-13.01:29:34::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-10-13.01:29:34::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:34::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:34::SCWBDomain::a9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2023-10-13.01:29:34::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:34::SCWBDomain::9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2023-10-13.01:29:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2023-10-13.01:29:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-10-13.01:29:34::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-10-13.01:29:34::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:34::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:34::SCWBDomain::a9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2023-10-13.01:29:35::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:35::SCWBDomain::9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2023-10-13.01:29:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2023-10-13.01:29:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-10-13.01:29:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-10-13.01:29:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:35::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:35::SCWBDomain::a9_0/libsrc/ddrps_v1_1/src'

TRACE::2023-10-13.01:29:36::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:36::SCWBDomain::9_0/libsrc/ddrps_v1_1/src'

TRACE::2023-10-13.01:29:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2023-10-13.01:29:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:29:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:29:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:36::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:36::SCWBDomain::a9_0/libsrc/devcfg_v3_6/src'

TRACE::2023-10-13.01:29:37::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:37::SCWBDomain::9_0/libsrc/devcfg_v3_6/src'

TRACE::2023-10-13.01:29:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2023-10-13.01:29:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-10-13.01:29:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-10-13.01:29:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:38::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:38::SCWBDomain::a9_0/libsrc/dmaps_v2_6/src'

TRACE::2023-10-13.01:29:39::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:39::SCWBDomain::9_0/libsrc/dmaps_v2_6/src'

TRACE::2023-10-13.01:29:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2023-10-13.01:29:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-10-13.01:29:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-10-13.01:29:39::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:39::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:39::SCWBDomain::a9_0/libsrc/gpio_v4_6/src'

TRACE::2023-10-13.01:29:40::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:40::SCWBDomain::9_0/libsrc/gpio_v4_6/src'

TRACE::2023-10-13.01:29:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2023-10-13.01:29:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:29:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:29:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:40::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:40::SCWBDomain::a9_0/libsrc/scugic_v4_2/src'

TRACE::2023-10-13.01:29:41::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:41::SCWBDomain::9_0/libsrc/scugic_v4_2/src'

TRACE::2023-10-13.01:29:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2023-10-13.01:29:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-10-13.01:29:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-10-13.01:29:41::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:41::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:41::SCWBDomain::a9_0/libsrc/scutimer_v2_2/src'

TRACE::2023-10-13.01:29:42::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:42::SCWBDomain::9_0/libsrc/scutimer_v2_2/src'

TRACE::2023-10-13.01:29:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2023-10-13.01:29:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:29:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:29:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:43::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:43::SCWBDomain::a9_0/libsrc/scuwdt_v2_2/src'

TRACE::2023-10-13.01:29:44::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:44::SCWBDomain::9_0/libsrc/scuwdt_v2_2/src'

TRACE::2023-10-13.01:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spi_v4_6/src"

TRACE::2023-10-13.01:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spi_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:29:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:29:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:29:44::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:44::SCWBDomain::a9_0/libsrc/spi_v4_6/src'

TRACE::2023-10-13.01:29:46::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:46::SCWBDomain::9_0/libsrc/spi_v4_6/src'

TRACE::2023-10-13.01:29:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2023-10-13.01:29:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-10-13.01:29:46::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-10-13.01:29:46::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:46::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:46::SCWBDomain::a9_0/libsrc/standalone_v7_2/src'

TRACE::2023-10-13.01:29:56::SCWBDomain::make[3]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:56::SCWBDomain::a9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2023-10-13.01:29:56::SCWBDomain::make[3]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:56::SCWBDomain::9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2023-10-13.01:29:56::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:56::SCWBDomain::9_0/libsrc/standalone_v7_2/src'

TRACE::2023-10-13.01:29:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2023-10-13.01:29:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:29:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:29:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:57::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:57::SCWBDomain::a9_0/libsrc/uartps_v3_9/src'

TRACE::2023-10-13.01:29:57::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:57::SCWBDomain::9_0/libsrc/uartps_v3_9/src'

TRACE::2023-10-13.01:29:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2023-10-13.01:29:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:29:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:29:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:29:58::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:29:58::SCWBDomain::a9_0/libsrc/xadcps_v2_4/src'

TRACE::2023-10-13.01:29:59::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:29:59::SCWBDomain::9_0/libsrc/xadcps_v2_4/src'

TRACE::2023-10-13.01:29:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2023-10-13.01:29:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:29:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:29:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:00::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:00::SCWBDomain::a9_0/libsrc/xilffs_v4_3/src'

TRACE::2023-10-13.01:30:01::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:01::SCWBDomain::9_0/libsrc/xilffs_v4_3/src'

TRACE::2023-10-13.01:30:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-10-13.01:30:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:30:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:30:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:01::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:01::SCWBDomain::a9_0/libsrc/xilrsa_v1_6/src'

TRACE::2023-10-13.01:30:01::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:01::SCWBDomain::9_0/libsrc/xilrsa_v1_6/src'

TRACE::2023-10-13.01:30:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2023-10-13.01:30:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-10-13.01:30:02::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-10-13.01:30:02::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:02::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:02::SCWBDomain::a9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2023-10-13.01:30:02::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2023-10-13.01:30:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:06::SCWBDomain::9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2023-10-13.01:30:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2023-10-13.01:30:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-10-13.01:30:07::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-10-13.01:30:07::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:07::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:07::SCWBDomain::a9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2023-10-13.01:30:07::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2023-10-13.01:30:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:07::SCWBDomain::9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2023-10-13.01:30:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2023-10-13.01:30:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-10-13.01:30:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-10-13.01:30:08::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:08::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:08::SCWBDomain::a9_0/libsrc/ddrps_v1_1/src'

TRACE::2023-10-13.01:30:08::SCWBDomain::"Compiling ddrps"

TRACE::2023-10-13.01:30:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:08::SCWBDomain::9_0/libsrc/ddrps_v1_1/src'

TRACE::2023-10-13.01:30:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2023-10-13.01:30:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:30:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:30:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:30:09::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:09::SCWBDomain::a9_0/libsrc/devcfg_v3_6/src'

TRACE::2023-10-13.01:30:09::SCWBDomain::"Compiling devcfg"

TRACE::2023-10-13.01:30:16::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:16::SCWBDomain::9_0/libsrc/devcfg_v3_6/src'

TRACE::2023-10-13.01:30:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2023-10-13.01:30:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-10-13.01:30:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-10-13.01:30:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:17::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:17::SCWBDomain::a9_0/libsrc/dmaps_v2_6/src'

TRACE::2023-10-13.01:30:17::SCWBDomain::"Compiling dmaps"

TRACE::2023-10-13.01:30:23::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:23::SCWBDomain::9_0/libsrc/dmaps_v2_6/src'

TRACE::2023-10-13.01:30:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2023-10-13.01:30:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-10-13.01:30:23::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-10-13.01:30:23::SCWBDomain::les -g -Wall -Wextra"

TRACE::2023-10-13.01:30:23::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:23::SCWBDomain::a9_0/libsrc/gpio_v4_6/src'

TRACE::2023-10-13.01:30:24::SCWBDomain::"Compiling gpio"

TRACE::2023-10-13.01:30:30::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:30::SCWBDomain::9_0/libsrc/gpio_v4_6/src'

TRACE::2023-10-13.01:30:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2023-10-13.01:30:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:30:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:30:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:30:31::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:31::SCWBDomain::a9_0/libsrc/scugic_v4_2/src'

TRACE::2023-10-13.01:30:31::SCWBDomain::"Compiling scugic"

TRACE::2023-10-13.01:30:38::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:38::SCWBDomain::9_0/libsrc/scugic_v4_2/src'

TRACE::2023-10-13.01:30:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2023-10-13.01:30:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-10-13.01:30:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-10-13.01:30:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:39::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:39::SCWBDomain::a9_0/libsrc/scutimer_v2_2/src'

TRACE::2023-10-13.01:30:39::SCWBDomain::"Compiling scutimer"

TRACE::2023-10-13.01:30:43::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:43::SCWBDomain::9_0/libsrc/scutimer_v2_2/src'

TRACE::2023-10-13.01:30:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2023-10-13.01:30:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:30:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:30:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:30:44::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:44::SCWBDomain::a9_0/libsrc/scuwdt_v2_2/src'

TRACE::2023-10-13.01:30:44::SCWBDomain::"Compiling scuwdt"

TRACE::2023-10-13.01:30:49::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:49::SCWBDomain::9_0/libsrc/scuwdt_v2_2/src'

TRACE::2023-10-13.01:30:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/spi_v4_6/src"

TRACE::2023-10-13.01:30:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spi_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-10-13.01:30:49::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-10-13.01:30:49::SCWBDomain::es -g -Wall -Wextra"

TRACE::2023-10-13.01:30:50::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:50::SCWBDomain::a9_0/libsrc/spi_v4_6/src'

TRACE::2023-10-13.01:30:50::SCWBDomain::"Compiling spi"

TRACE::2023-10-13.01:30:56::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:30:56::SCWBDomain::9_0/libsrc/spi_v4_6/src'

TRACE::2023-10-13.01:30:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2023-10-13.01:30:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-10-13.01:30:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-10-13.01:30:56::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:30:57::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:30:57::SCWBDomain::a9_0/libsrc/standalone_v7_2/src'

TRACE::2023-10-13.01:30:57::SCWBDomain::"Compiling standalone"

TRACE::2023-10-13.01:31:23::SCWBDomain::make[3]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:31:23::SCWBDomain::a9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2023-10-13.01:31:23::SCWBDomain::make[3]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:31:23::SCWBDomain::9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2023-10-13.01:31:23::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:31:23::SCWBDomain::9_0/libsrc/standalone_v7_2/src'

TRACE::2023-10-13.01:31:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2023-10-13.01:31:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:31:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:31:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:31:23::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:31:23::SCWBDomain::a9_0/libsrc/uartps_v3_9/src'

TRACE::2023-10-13.01:31:23::SCWBDomain::"Compiling uartps"

TRACE::2023-10-13.01:31:29::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:31:29::SCWBDomain::9_0/libsrc/uartps_v3_9/src'

TRACE::2023-10-13.01:31:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2023-10-13.01:31:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:31:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:31:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:31:29::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:31:29::SCWBDomain::a9_0/libsrc/xadcps_v2_4/src'

TRACE::2023-10-13.01:31:29::SCWBDomain::"Compiling xadcps"

TRACE::2023-10-13.01:31:33::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:31:33::SCWBDomain::9_0/libsrc/xadcps_v2_4/src'

TRACE::2023-10-13.01:31:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2023-10-13.01:31:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:31:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:31:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:31:34::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:31:34::SCWBDomain::a9_0/libsrc/xilffs_v4_3/src'

TRACE::2023-10-13.01:31:34::SCWBDomain::"Compiling XilFFs Library"

TRACE::2023-10-13.01:31:38::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:31:38::SCWBDomain::9_0/libsrc/xilffs_v4_3/src'

TRACE::2023-10-13.01:31:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-10-13.01:31:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:31:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:31:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-10-13.01:31:38::SCWBDomain::make[2]: Entering directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2023-10-13.01:31:38::SCWBDomain::a9_0/libsrc/xilrsa_v1_6/src'

TRACE::2023-10-13.01:31:38::SCWBDomain::make[2]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2023-10-13.01:31:38::SCWBDomain::9_0/libsrc/xilrsa_v1_6/src'

TRACE::2023-10-13.01:31:38::SCWBDomain::'Finished building libraries'

TRACE::2023-10-13.01:31:38::SCWBDomain::make[1]: Leaving directory 'D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-10-13.01:31:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-10-13.01:31:38::SCWBDomain::exa9_0/include -I.

TRACE::2023-10-13.01:31:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-10-13.01:31:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-10-13.01:31:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-10-13.01:31:40::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-10-13.01:31:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-10-13.01:31:41::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-10-13.01:31:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-10-13.01:31:41::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-10-13.01:31:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-10-13.01:31:42::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-10-13.01:31:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-10-13.01:31:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-10-13.01:31:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-10-13.01:31:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-10-13.01:31:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-10-13.01:31:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-10-13.01:31:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-10-13.01:31:45::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-10-13.01:31:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-10-13.01:31:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-10-13.01:31:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-10-13.01:31:46::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-10-13.01:31:47::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2023-10-13.01:31:47::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-10-13.01:31:47::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2023-10-13.01:31:47::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lz
TRACE::2023-10-13.01:31:47::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-10-13.01:31:49::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.01:31:49::SCWSystem::Not a boot domain 
LOG::2023-10-13.01:31:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.01:31:49::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.01:31:49::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.01:31:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.01:31:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.01:31:49::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.01:31:49::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:31:49::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:31:49::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:31:49::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:31:49::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:31:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:31:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:31:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:31:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:31:49::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:31:49::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:31:49::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:31:49::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.01:31:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:31:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.01:31:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.01:31:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-10-13.01:31:49::SCWMssOS::doing bsp build ... 
TRACE::2023-10-13.01:31:49::SCWMssOS::System Command Ran  D: & cd  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2023-10-13.01:31:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2023-10-13.01:31:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-10-13.01:31:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-10-13.01:31:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2023-10-13.01:31:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-10-13.01:31:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-10-13.01:31:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2023-10-13.01:31:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-10-13.01:31:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-10-13.01:31:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2023-10-13.01:31:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:31:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:31:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2023-10-13.01:31:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-10-13.01:31:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-10-13.01:31:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2023-10-13.01:31:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-10-13.01:31:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-10-13.01:31:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2023-10-13.01:31:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:31:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:31:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2023-10-13.01:31:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-10-13.01:31:54::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-10-13.01:31:54::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2023-10-13.01:31:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:31:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:31:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:31:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spi_v4_6/src"

TRACE::2023-10-13.01:31:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spi_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:31:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:31:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-10-13.01:31:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2023-10-13.01:31:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-10-13.01:31:56::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-10-13.01:31:56::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2023-10-13.01:32:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:32:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:32:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2023-10-13.01:32:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-10-13.01:32:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-10-13.01:32:06::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2023-10-13.01:32:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-10-13.01:32:07::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-10-13.01:32:07::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:07::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2023-10-13.01:32:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2023-10-13.01:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-10-13.01:32:08::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-10-13.01:32:08::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:08::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2023-10-13.01:32:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2023-10-13.01:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-10-13.01:32:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-10-13.01:32:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:09::SCWMssOS::"Compiling ddrps"

TRACE::2023-10-13.01:32:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2023-10-13.01:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:32:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:32:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-10-13.01:32:09::SCWMssOS::"Compiling devcfg"

TRACE::2023-10-13.01:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2023-10-13.01:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-10-13.01:32:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-10-13.01:32:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:14::SCWMssOS::"Compiling dmaps"

TRACE::2023-10-13.01:32:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2023-10-13.01:32:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-10-13.01:32:18::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-10-13.01:32:18::SCWMssOS::les -g -Wall -Wextra"

TRACE::2023-10-13.01:32:18::SCWMssOS::"Compiling gpio"

TRACE::2023-10-13.01:32:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2023-10-13.01:32:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:32:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:32:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-10-13.01:32:23::SCWMssOS::"Compiling scugic"

TRACE::2023-10-13.01:32:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2023-10-13.01:32:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-10-13.01:32:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-10-13.01:32:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:28::SCWMssOS::"Compiling scutimer"

TRACE::2023-10-13.01:32:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2023-10-13.01:32:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:32:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:32:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-10-13.01:32:31::SCWMssOS::"Compiling scuwdt"

TRACE::2023-10-13.01:32:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spi_v4_6/src"

TRACE::2023-10-13.01:32:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spi_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-10-13.01:32:34::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-10-13.01:32:34::SCWMssOS::es -g -Wall -Wextra"

TRACE::2023-10-13.01:32:34::SCWMssOS::"Compiling spi"

TRACE::2023-10-13.01:32:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2023-10-13.01:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-10-13.01:32:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-10-13.01:32:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-10-13.01:32:39::SCWMssOS::"Compiling standalone"

TRACE::2023-10-13.01:33:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2023-10-13.01:33:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:33:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:33:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-10-13.01:33:04::SCWMssOS::"Compiling uartps"

TRACE::2023-10-13.01:33:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2023-10-13.01:33:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-10-13.01:33:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-10-13.01:33:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-10-13.01:33:10::SCWMssOS::"Compiling xadcps"

TRACE::2023-10-13.01:33:14::SCWMssOS::'Finished building libraries'

TRACE::2023-10-13.01:33:14::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.01:33:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.01:33:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.01:33:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.01:33:14::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.01:33:14::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.01:33:14::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.01:33:14::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.01:33:14::SCWSystem::dir created 
TRACE::2023-10-13.01:33:14::SCWSystem::Writing the bif 
TRACE::2023-10-13.01:33:14::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.01:33:14::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.01:33:14::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.01:33:14::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:33:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:33:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:33:14::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:33:14::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:33:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.01:33:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.01:33:14::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.01:33:14::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:33:14::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:33:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:33:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:33:14::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:33:14::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:33:14::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.01:33:14::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:33:14::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:33:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:33:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:33:14::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:33:14::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:33:14::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:33:14::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.01:33:14::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.01:33:14::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.01:33:14::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.01:33:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.01:33:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.01:33:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.01:33:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.01:33:14::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.01:33:14::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.01:33:14::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:34::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:34::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:34::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:34::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:34::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.02:05:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.02:05:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:34::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:34::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:34::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:05:34::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:36::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:36::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:36::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-10-13.02:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2023-10-13.02:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:36::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:36::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2023-10-13.02:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:36::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:05:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:05:36::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:36::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.02:05:36::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:05:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:05:36::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.02:05:36::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.02:05:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2023-10-13.02:05:38::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-13.02:05:38::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-13.02:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:38::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.02:05:38::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.02:05:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:05:38::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:05:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:05:38::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:38::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.02:05:38::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:38::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-13.02:05:38::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-13.02:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:38::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:38::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2023-10-13.02:05:38::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2023-10-13.02:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:38::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:38::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:38::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.02:05:39::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.02:05:39::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.02:05:39::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.02:05:39::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:39::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:39::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.02:05:39::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.02:05:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:39::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.02:05:41::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.02:05:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.02:05:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.02:05:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.02:05:41::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.02:05:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:05:41::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.02:05:41::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:05:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:05:41::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.02:05:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWReader::No isolation master present  
TRACE::2023-10-13.02:05:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.02:05:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.02:05:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:41::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.02:05:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:05:41::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:05:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:05:41::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.02:05:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2023-10-13.02:05:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:41::SCWReader::No isolation master present  
LOG::2023-10-13.02:05:46::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.02:05:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.02:05:46::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.02:05:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.02:05:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.02:05:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.02:05:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.02:05:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.02:05:46::SCWSystem::Not a boot domain 
LOG::2023-10-13.02:05:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.02:05:46::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.02:05:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.02:05:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.02:05:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.02:05:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2023-10-13.02:05:46::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.02:05:46::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.02:05:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2023-10-13.02:05:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.02:05:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.02:05:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.02:05:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.02:05:46::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.02:05:46::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.02:05:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.02:05:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.02:05:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.02:05:46::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.02:05:46::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.02:05:46::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.02:05:46::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.02:05:46::SCWSystem::dir created 
TRACE::2023-10-13.02:05:46::SCWSystem::Writing the bif 
TRACE::2023-10-13.02:05:46::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.02:05:46::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.02:05:46::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.02:05:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:05:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:05:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:05:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:05:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:05:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:05:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:05:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:05:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.02:05:46::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:05:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:05:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:05:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:05:46::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:05:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:05:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:05:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:05:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:22:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:22:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:22:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:22:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:57::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:22:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:22:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:22:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:59::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:22:59::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2023-10-13.02:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:22:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:22:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-10-13.02:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:59::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:22:59::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2023-10-13.02:22:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:22:59::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:22:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:22:59::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:22:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.02:22:59::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:22:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:22:59::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:22:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.02:22:59::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:22:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:22:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:22:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:22:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.02:23:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2023-10-13.02:23:01::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:01::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-10-13.02:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-10-13.02:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:01::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.02:23:01::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.02:23:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:23:01::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:23:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:23:01::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:23:01::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.02:23:01::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:23:01::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:01::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-10-13.02:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-10-13.02:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:01::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:01::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:01::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2023-10-13.02:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2023-10-13.02:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:01::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:01::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:01::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.02:23:02::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.02:23:02::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.02:23:02::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.02:23:02::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:02::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:02::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.02:23:02::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.02:23:02::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:02::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:02::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:02::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.02:23:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.02:23:03::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.02:23:03::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.02:23:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.02:23:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:03::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.02:23:03::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:03::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:03::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:03::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.02:23:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:23:04::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:04::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:04::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:04::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:04::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.02:23:04::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:23:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:23:04::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:23:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.02:23:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:04::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:04::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWReader::No isolation master present  
TRACE::2023-10-13.02:23:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.02:23:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.02:23:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:04::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:04::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.02:23:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:23:04::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:23:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:23:04::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:23:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.02:23:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2023-10-13.02:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:04::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:04::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:04::SCWReader::No isolation master present  
LOG::2023-10-13.02:23:31::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.02:23:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.02:23:31::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.02:23:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.02:23:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.02:23:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.02:23:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.02:23:31::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.02:23:31::SCWSystem::Not a boot domain 
LOG::2023-10-13.02:23:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.02:23:31::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.02:23:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.02:23:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.02:23:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.02:23:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2023-10-13.02:23:31::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.02:23:31::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.02:23:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2023-10-13.02:23:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.02:23:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.02:23:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.02:23:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.02:23:31::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.02:23:31::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.02:23:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.02:23:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.02:23:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.02:23:31::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.02:23:31::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.02:23:31::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.02:23:31::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.02:23:31::SCWSystem::dir created 
TRACE::2023-10-13.02:23:31::SCWSystem::Writing the bif 
TRACE::2023-10-13.02:23:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.02:23:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.02:23:31::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.02:23:31::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:23:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:23:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:23:31::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:23:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:23:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:23:31::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:23:31::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.02:23:31::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:23:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:23:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:23:31::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:23:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:23:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:23:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:57:28::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:57:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:29::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:57:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:30::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:30::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:30::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:30::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_14
TRACE::2023-10-13.02:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:30::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2023-10-13.02:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:30::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:30::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:30::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:30::SCWPlatform::update - Opened existing hwdb design_1_wrapper_14
TRACE::2023-10-13.02:57:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:30::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:57:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:57:30::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:30::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.02:57:30::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:30::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:57:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:57:30::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:30::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.02:57:30::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.02:57:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2023-10-13.02:57:32::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:32::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-10-13.02:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-10-13.02:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:32::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.02:57:32::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.02:57:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:57:32::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:57:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:57:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:32::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.02:57:32::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:32::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:32::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-10-13.02:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-10-13.02:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:32::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:32::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:32::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-10-13.02:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-10-13.02:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:32::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:32::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:32::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.02:57:33::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.02:57:33::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.02:57:33::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.02:57:33::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:33::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:33::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.02:57:33::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.02:57:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:33::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:33::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:34::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:34::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:34::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:34::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:34::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.02:57:35::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.02:57:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.02:57:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.02:57:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.02:57:35::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.02:57:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:57:35::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.02:57:35::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:57:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:57:35::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.02:57:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWReader::No isolation master present  
TRACE::2023-10-13.02:57:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.02:57:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.02:57:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:35::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.02:57:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.02:57:35::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:57:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:57:35::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.02:57:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2023-10-13.02:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:35::SCWReader::No isolation master present  
LOG::2023-10-13.02:57:48::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.02:57:48::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.02:57:48::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.02:57:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.02:57:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.02:57:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.02:57:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.02:57:48::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.02:57:48::SCWSystem::Not a boot domain 
LOG::2023-10-13.02:57:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.02:57:48::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.02:57:48::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.02:57:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.02:57:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.02:57:48::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2023-10-13.02:57:48::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.02:57:48::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.02:57:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2023-10-13.02:57:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.02:57:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.02:57:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.02:57:48::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.02:57:48::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.02:57:48::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.02:57:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.02:57:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.02:57:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.02:57:48::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.02:57:48::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.02:57:48::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.02:57:48::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.02:57:48::SCWSystem::dir created 
TRACE::2023-10-13.02:57:48::SCWSystem::Writing the bif 
TRACE::2023-10-13.02:57:48::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.02:57:48::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.02:57:48::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.02:57:48::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:57:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:57:48::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:48::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.02:57:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.02:57:48::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.02:57:48::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.02:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.02:57:48::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.02:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.02:57:48::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.02:57:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.02:57:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.02:57:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.02:57:48::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.02:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.02:57:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.02:57:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.02:57:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:20::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:20::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:20::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:20::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:20::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.03:27:20::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.03:27:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:20::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:20::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:20::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.03:27:20::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:22::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:22::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2023-10-13.03:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2023-10-13.03:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:22::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:22::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2023-10-13.03:27:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:22::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:27:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:27:22::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.03:27:22::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:27:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:27:22::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.03:27:22::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.03:27:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2023-10-13.03:27:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-10-13.03:27:24::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-10-13.03:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.03:27:24::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.03:27:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.03:27:24::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:27:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:27:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.03:27:24::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-10-13.03:27:24::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-10-13.03:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2023-10-13.03:27:24::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2023-10-13.03:27:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:24::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.03:27:25::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.03:27:25::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.03:27:25::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.03:27:25::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:25::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:25::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.03:27:25::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.03:27:25::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:25::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:25::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:25::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.03:27:27::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.03:27:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.03:27:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.03:27:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.03:27:27::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.03:27:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.03:27:27::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.03:27:27::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:27:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:27:27::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.03:27:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWReader::No isolation master present  
TRACE::2023-10-13.03:27:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.03:27:27::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.03:27:27::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:27::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.03:27:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.03:27:27::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:27:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:27:27::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.03:27:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2023-10-13.03:27:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:27::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:27::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:27::SCWReader::No isolation master present  
LOG::2023-10-13.03:27:31::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.03:27:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.03:27:31::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.03:27:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.03:27:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.03:27:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.03:27:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.03:27:31::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.03:27:31::SCWSystem::Not a boot domain 
LOG::2023-10-13.03:27:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.03:27:31::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.03:27:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.03:27:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.03:27:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.03:27:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2023-10-13.03:27:31::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.03:27:31::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.03:27:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_22
TRACE::2023-10-13.03:27:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.03:27:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.03:27:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.03:27:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.03:27:31::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.03:27:31::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.03:27:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.03:27:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.03:27:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.03:27:31::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.03:27:31::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.03:27:31::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.03:27:31::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.03:27:31::SCWSystem::dir created 
TRACE::2023-10-13.03:27:31::SCWSystem::Writing the bif 
TRACE::2023-10-13.03:27:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.03:27:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.03:27:31::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.03:27:31::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:27:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:27:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:31::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:27:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:27:31::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.03:27:31::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:27:31::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:27:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:27:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:27:31::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:27:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:27:31::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:59:46::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:47::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.03:59:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_24
TRACE::2023-10-13.03:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2023-10-13.03:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_24
TRACE::2023-10-13.03:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:48::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:59:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:59:48::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:59:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.03:59:48::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:59:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:59:48::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:59:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.03:59:48::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.03:59:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_25
TRACE::2023-10-13.03:59:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-10-13.03:59:50::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-10-13.03:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.03:59:50::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.03:59:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.03:59:50::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:59:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:59:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:59:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.03:59:50::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:59:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-10-13.03:59:50::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-10-13.03:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2023-10-13.03:59:50::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2023-10-13.03:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:50::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.03:59:51::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.03:59:51::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.03:59:51::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.03:59:51::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:51::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:51::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.03:59:51::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.03:59:51::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:51::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:51::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:51::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.03:59:53::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.03:59:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.03:59:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.03:59:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.03:59:53::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.03:59:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.03:59:53::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.03:59:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:59:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:59:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:59:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.03:59:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWReader::No isolation master present  
TRACE::2023-10-13.03:59:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.03:59:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.03:59:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:53::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.03:59:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.03:59:53::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.03:59:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.03:59:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.03:59:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.03:59:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.03:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.03:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.03:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2023-10-13.03:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.03:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.03:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.03:59:53::SCWReader::No isolation master present  
LOG::2023-10-13.04:00:00::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.04:00:00::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.04:00:00::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.04:00:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.04:00:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.04:00:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.04:00:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.04:00:00::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.04:00:00::SCWSystem::Not a boot domain 
LOG::2023-10-13.04:00:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.04:00:00::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.04:00:00::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.04:00:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.04:00:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.04:00:00::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:00:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2023-10-13.04:00:00::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.04:00:00::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.04:00:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_27
TRACE::2023-10-13.04:00:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:00:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.04:00:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.04:00:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.04:00:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.04:00:00::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.04:00:00::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.04:00:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.04:00:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.04:00:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.04:00:00::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.04:00:00::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.04:00:00::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.04:00:00::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.04:00:00::SCWSystem::dir created 
TRACE::2023-10-13.04:00:00::SCWSystem::Writing the bif 
TRACE::2023-10-13.04:00:00::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.04:00:00::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.04:00:00::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.04:00:00::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:00:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:00:00::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:00:00::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:00:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:00:00::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:00:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:00:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:00:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:00:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:00:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:00:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.04:00:00::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:00:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:00:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:00:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:00:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:00:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:41:50::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:41:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:50::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.04:41:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_29
TRACE::2023-10-13.04:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Opened existing hwdb design_1_wrapper_27
TRACE::2023-10-13.04:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_29
TRACE::2023-10-13.04:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:41:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:41:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:41:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.04:41:52::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:41:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:41:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:41:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.04:41:52::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.04:41:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_30
TRACE::2023-10-13.04:41:54::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:54::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-10-13.04:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-10-13.04:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:54::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.04:41:54::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.04:41:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.04:41:54::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:41:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:41:54::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:41:54::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.04:41:54::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:41:54::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:54::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-10-13.04:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-10-13.04:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:54::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:54::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:54::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_30
TRACE::2023-10-13.04:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_30
TRACE::2023-10-13.04:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:54::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:54::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:54::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.04:41:55::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.04:41:55::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.04:41:55::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.04:41:55::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:55::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:55::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.04:41:55::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.04:41:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:55::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.04:41:57::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.04:41:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.04:41:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.04:41:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.04:41:57::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.04:41:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.04:41:57::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:57::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:57::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.04:41:57::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:41:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:41:57::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:41:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.04:41:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:57::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWReader::No isolation master present  
TRACE::2023-10-13.04:41:57::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.04:41:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.04:41:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:57::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.04:41:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.04:41:57::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:41:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:41:57::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:41:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.04:41:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:41:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:41:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Opened existing hwdb design_1_wrapper_31
TRACE::2023-10-13.04:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:41:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:41:57::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:41:57::SCWReader::No isolation master present  
LOG::2023-10-13.04:43:50::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.04:43:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.04:43:50::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.04:43:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.04:43:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.04:43:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.04:43:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.04:43:50::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.04:43:50::SCWSystem::Not a boot domain 
LOG::2023-10-13.04:43:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.04:43:50::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.04:43:50::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.04:43:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.04:43:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.04:43:50::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:43:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_31
TRACE::2023-10-13.04:43:50::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.04:43:50::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.04:43:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_32
TRACE::2023-10-13.04:43:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:43:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.04:43:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.04:43:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.04:43:50::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.04:43:50::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.04:43:50::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.04:43:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.04:43:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.04:43:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.04:43:50::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.04:43:50::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.04:43:50::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.04:43:50::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.04:43:50::SCWSystem::dir created 
TRACE::2023-10-13.04:43:50::SCWSystem::Writing the bif 
TRACE::2023-10-13.04:43:50::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.04:43:50::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.04:43:50::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.04:43:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:43:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:43:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:43:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:43:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:43:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:43:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:43:50::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:43:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:43:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:43:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:43:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:43:50::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:43:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:43:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:43:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.04:43:50::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:43:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:43:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:43:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:43:50::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:43:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:43:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:43:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:43:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:54:46::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:46::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.04:54:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_34
TRACE::2023-10-13.04:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2023-10-13.04:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:48::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:48::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_34
TRACE::2023-10-13.04:54:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:48::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:54:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:54:48::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.04:54:48::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:54:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:54:48::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.04:54:48::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:48::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:48::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.04:54:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_35
TRACE::2023-10-13.04:54:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2023-10-13.04:54:50::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2023-10-13.04:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.04:54:50::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.04:54:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.04:54:50::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:54:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:54:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.04:54:50::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2023-10-13.04:54:50::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2023-10-13.04:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_35
TRACE::2023-10-13.04:54:50::SCWPlatform::Opened existing hwdb design_1_wrapper_35
TRACE::2023-10-13.04:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:50::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.04:54:51::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.04:54:51::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.04:54:51::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.04:54:51::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:51::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:51::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.04:54:51::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.04:54:51::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:51::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:51::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:51::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.04:54:53::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.04:54:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.04:54:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.04:54:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.04:54:53::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.04:54:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.04:54:53::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.04:54:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:54:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:54:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.04:54:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWReader::No isolation master present  
TRACE::2023-10-13.04:54:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.04:54:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.04:54:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:53::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.04:54:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.04:54:53::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:54:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:54:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.04:54:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2023-10-13.04:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:53::SCWReader::No isolation master present  
LOG::2023-10-13.04:54:57::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.04:54:57::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.04:54:57::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.04:54:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.04:54:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.04:54:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.04:54:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.04:54:57::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.04:54:57::SCWSystem::Not a boot domain 
LOG::2023-10-13.04:54:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.04:54:57::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.04:54:57::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.04:54:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.04:54:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.04:54:57::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.04:54:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2023-10-13.04:54:57::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.04:54:57::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.04:54:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_37
TRACE::2023-10-13.04:54:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:57::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:57::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.04:54:57::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.04:54:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.04:54:57::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.04:54:57::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.04:54:57::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.04:54:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.04:54:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.04:54:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.04:54:58::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.04:54:58::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.04:54:58::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.04:54:58::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.04:54:58::SCWSystem::dir created 
TRACE::2023-10-13.04:54:58::SCWSystem::Writing the bif 
TRACE::2023-10-13.04:54:58::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.04:54:58::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.04:54:58::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.04:54:58::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:54:58::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:58::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.04:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.04:54:58::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.04:54:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.04:54:58::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.04:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.04:54:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.04:54:58::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.04:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:58::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.04:54:58::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.04:54:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.04:54:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.04:54:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.04:54:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.04:54:58::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.04:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.04:54:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.04:54:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.04:54:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.05:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.05:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:03::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.05:16:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:05::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:05::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_39
TRACE::2023-10-13.05:16:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2023-10-13.05:16:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:05::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:05::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_39
TRACE::2023-10-13.05:16:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:05::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:16:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:16:05::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.05:16:05::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:16:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:16:05::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.05:16:05::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.05:16:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_40
TRACE::2023-10-13.05:16:07::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:07::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-10-13.05:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-10-13.05:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:07::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.05:16:07::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.05:16:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.05:16:07::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:16:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:16:07::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:07::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.05:16:07::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:07::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:07::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-10-13.05:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-10-13.05:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:07::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:07::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:07::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2023-10-13.05:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2023-10-13.05:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:07::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:07::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:07::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.05:16:08::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.05:16:08::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.05:16:08::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.05:16:08::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:08::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:08::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.05:16:08::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.05:16:08::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:08::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:08::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:08::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.05:16:10::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.05:16:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.05:16:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.05:16:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.05:16:10::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.05:16:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.05:16:10::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.05:16:10::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:16:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:16:10::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.05:16:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWReader::No isolation master present  
TRACE::2023-10-13.05:16:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.05:16:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.05:16:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:10::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.05:16:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.05:16:10::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:16:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:16:10::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.05:16:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2023-10-13.05:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:10::SCWReader::No isolation master present  
LOG::2023-10-13.05:16:19::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.05:16:19::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.05:16:19::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.05:16:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.05:16:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.05:16:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.05:16:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.05:16:19::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.05:16:19::SCWSystem::Not a boot domain 
LOG::2023-10-13.05:16:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.05:16:19::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.05:16:19::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.05:16:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.05:16:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.05:16:19::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:19::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2023-10-13.05:16:19::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.05:16:19::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.05:16:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_42
TRACE::2023-10-13.05:16:19::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:19::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.05:16:19::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.05:16:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.05:16:19::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.05:16:19::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.05:16:19::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.05:16:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.05:16:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.05:16:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.05:16:19::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.05:16:19::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.05:16:19::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.05:16:19::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.05:16:19::SCWSystem::dir created 
TRACE::2023-10-13.05:16:19::SCWSystem::Writing the bif 
TRACE::2023-10-13.05:16:19::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.05:16:19::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.05:16:19::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.05:16:19::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:16:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:16:19::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:19::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:16:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:16:19::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:19::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:16:19::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:16:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:19::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:19::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:19::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:16:19::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:16:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:19::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:19::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.05:16:19::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:16:19::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:16:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:16:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:16:19::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:16:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:16:19::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:16:19::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:16:19::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:31:53::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:53::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.05:31:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:55::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:55::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:31:55::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_44
TRACE::2023-10-13.05:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_42
TRACE::2023-10-13.05:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:55::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:31:55::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_44
TRACE::2023-10-13.05:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:55::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:31:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:31:55::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:31:55::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.05:31:55::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:31:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:31:55::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:31:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.05:31:55::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.05:31:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_45
TRACE::2023-10-13.05:31:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-10-13.05:31:57::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-10-13.05:31:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.05:31:57::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.05:31:57::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.05:31:57::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:31:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:31:57::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:31:57::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.05:31:57::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:31:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-10-13.05:31:57::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-10-13.05:31:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:31:57::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:57::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_45
TRACE::2023-10-13.05:31:57::SCWPlatform::Opened existing hwdb design_1_wrapper_45
TRACE::2023-10-13.05:31:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:31:57::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:31:57::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:57::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.05:31:58::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.05:31:58::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.05:31:58::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.05:31:58::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:31:58::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:31:58::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.05:31:58::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.05:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:58::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:31:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.05:32:00::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.05:32:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.05:32:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.05:32:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.05:32:00::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.05:32:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.05:32:00::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.05:32:00::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:32:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:32:00::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:32:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.05:32:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWReader::No isolation master present  
TRACE::2023-10-13.05:32:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.05:32:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.05:32:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:00::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.05:32:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.05:32:00::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:32:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:32:00::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:32:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.05:32:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Opened existing hwdb design_1_wrapper_46
TRACE::2023-10-13.05:32:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:00::SCWReader::No isolation master present  
LOG::2023-10-13.05:32:46::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.05:32:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.05:32:46::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.05:32:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.05:32:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.05:32:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.05:32:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.05:32:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.05:32:46::SCWSystem::Not a boot domain 
LOG::2023-10-13.05:32:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.05:32:46::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.05:32:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.05:32:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.05:32:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.05:32:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_46
TRACE::2023-10-13.05:32:46::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.05:32:46::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.05:32:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_47
TRACE::2023-10-13.05:32:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.05:32:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.05:32:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.05:32:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.05:32:46::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.05:32:46::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.05:32:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.05:32:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.05:32:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.05:32:46::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.05:32:46::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.05:32:46::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.05:32:46::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.05:32:46::SCWSystem::dir created 
TRACE::2023-10-13.05:32:46::SCWSystem::Writing the bif 
TRACE::2023-10-13.05:32:46::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.05:32:46::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.05:32:46::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.05:32:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:32:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:32:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:32:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.05:32:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.05:32:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.05:32:46::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.05:32:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.05:32:46::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.05:32:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.05:32:46::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.05:32:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.05:32:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.05:32:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.05:32:46::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.05:32:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.05:32:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.05:32:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.05:32:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.06:20:23::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.06:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:23::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.06:20:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:26::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:26::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:26::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_49
TRACE::2023-10-13.06:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2023-10-13.06:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:26::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:26::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_49
TRACE::2023-10-13.06:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:26::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:20:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:20:26::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:26::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.06:20:26::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:20:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:20:26::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.06:20:26::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.06:20:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_50
TRACE::2023-10-13.06:20:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2023-10-13.06:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2023-10-13.06:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.06:20:29::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.06:20:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.06:20:29::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:20:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:20:29::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:29::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.06:20:29::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2023-10-13.06:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2023-10-13.06:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:29::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2023-10-13.06:20:29::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2023-10-13.06:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:29::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:29::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.06:20:30::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.06:20:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.06:20:30::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.06:20:30::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:30::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:30::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.06:20:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.06:20:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:30::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.06:20:33::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.06:20:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.06:20:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.06:20:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.06:20:33::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.06:20:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.06:20:33::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:33::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:33::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.06:20:33::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:20:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:20:33::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.06:20:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:33::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWReader::No isolation master present  
TRACE::2023-10-13.06:20:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.06:20:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.06:20:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:33::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.06:20:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.06:20:33::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:20:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:20:33::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.06:20:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2023-10-13.06:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:33::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:33::SCWReader::No isolation master present  
LOG::2023-10-13.06:20:39::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.06:20:39::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.06:20:39::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.06:20:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.06:20:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.06:20:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.06:20:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.06:20:39::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.06:20:39::SCWSystem::Not a boot domain 
LOG::2023-10-13.06:20:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.06:20:39::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.06:20:39::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.06:20:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.06:20:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.06:20:39::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2023-10-13.06:20:39::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.06:20:39::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.06:20:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_52
TRACE::2023-10-13.06:20:39::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:39::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.06:20:39::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.06:20:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.06:20:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.06:20:39::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.06:20:39::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.06:20:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.06:20:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.06:20:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.06:20:39::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.06:20:39::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.06:20:39::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.06:20:39::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.06:20:39::SCWSystem::dir created 
TRACE::2023-10-13.06:20:39::SCWSystem::Writing the bif 
TRACE::2023-10-13.06:20:39::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.06:20:39::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.06:20:39::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.06:20:39::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:20:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:20:39::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:39::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:20:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:20:39::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:20:39::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:20:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:39::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:39::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:20:39::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:20:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:39::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:39::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.06:20:39::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:20:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:20:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:20:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:20:39::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:20:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:20:39::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:20:39::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:20:39::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:01::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:01::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:01::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:01::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:01::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:54:01::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:01::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:01::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:01::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.06:54:01::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:03::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:03::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:03::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_54
TRACE::2023-10-13.06:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_52
TRACE::2023-10-13.06:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:03::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:03::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:03::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:03::SCWPlatform::update - Opened existing hwdb design_1_wrapper_54
TRACE::2023-10-13.06:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:03::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:54:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:54:03::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:54:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.06:54:03::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:03::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:54:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:54:03::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:54:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.06:54:03::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.06:54:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_55
TRACE::2023-10-13.06:54:06::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:06::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_55
TRACE::2023-10-13.06:54:06::SCWPlatform::Opened existing hwdb design_1_wrapper_55
TRACE::2023-10-13.06:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:06::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.06:54:06::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.06:54:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.06:54:06::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:54:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:54:06::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:54:06::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.06:54:06::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:54:06::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:06::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_55
TRACE::2023-10-13.06:54:06::SCWPlatform::Opened existing hwdb design_1_wrapper_55
TRACE::2023-10-13.06:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:06::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:06::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:06::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_55
TRACE::2023-10-13.06:54:06::SCWPlatform::Opened existing hwdb design_1_wrapper_55
TRACE::2023-10-13.06:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:06::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:06::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:06::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.06:54:07::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.06:54:07::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.06:54:07::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.06:54:07::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:07::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:07::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.06:54:07::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.06:54:07::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:07::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:07::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:07::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.06:54:10::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.06:54:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.06:54:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.06:54:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.06:54:10::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.06:54:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.06:54:10::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.06:54:10::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:54:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:54:10::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:54:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.06:54:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWReader::No isolation master present  
TRACE::2023-10-13.06:54:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.06:54:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.06:54:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:10::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.06:54:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.06:54:10::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.06:54:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.06:54:10::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.06:54:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.06:54:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.06:54:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.06:54:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.06:54:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Opened existing hwdb design_1_wrapper_56
TRACE::2023-10-13.06:54:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.06:54:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.06:54:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.06:54:10::SCWReader::No isolation master present  
LOG::2023-10-13.07:06:59::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.07:06:59::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.07:06:59::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.07:06:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.07:06:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.07:06:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.07:06:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.07:06:59::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.07:06:59::SCWSystem::Not a boot domain 
LOG::2023-10-13.07:06:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.07:06:59::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.07:06:59::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.07:06:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.07:06:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.07:06:59::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:06:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_56
TRACE::2023-10-13.07:06:59::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.07:06:59::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.07:06:59::SCWPlatform::Opened new HwDB with name design_1_wrapper_57
TRACE::2023-10-13.07:06:59::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:06:59::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.07:06:59::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.07:06:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.07:06:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.07:06:59::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.07:06:59::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.07:06:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.07:06:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.07:06:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.07:06:59::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.07:06:59::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.07:06:59::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.07:06:59::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.07:06:59::SCWSystem::dir created 
TRACE::2023-10-13.07:06:59::SCWSystem::Writing the bif 
TRACE::2023-10-13.07:06:59::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.07:06:59::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.07:06:59::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.07:06:59::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:06:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:06:59::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:06:59::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:06:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:06:59::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:06:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:06:59::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:06:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:06:59::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:06:59::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:06:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:06:59::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:06:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:06:59::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:06:59::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.07:06:59::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:06:59::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:06:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:06:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:06:59::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:06:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:06:59::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:06:59::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:06:59::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:31:50::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:31:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:50::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.07:31:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_59
TRACE::2023-10-13.07:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Opened existing hwdb design_1_wrapper_57
TRACE::2023-10-13.07:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_59
TRACE::2023-10-13.07:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:31:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:31:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:31:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.07:31:52::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:31:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:31:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:31:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.07:31:52::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.07:31:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_60
TRACE::2023-10-13.07:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_60
TRACE::2023-10-13.07:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_60
TRACE::2023-10-13.07:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:55::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.07:31:55::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.07:31:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.07:31:55::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:31:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:31:55::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:31:55::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.07:31:55::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_60
TRACE::2023-10-13.07:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_60
TRACE::2023-10-13.07:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:55::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:55::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:55::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_60
TRACE::2023-10-13.07:31:55::SCWPlatform::Opened existing hwdb design_1_wrapper_60
TRACE::2023-10-13.07:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:55::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:55::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:55::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.07:31:56::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.07:31:56::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.07:31:56::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.07:31:56::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:56::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:56::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.07:31:56::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.07:31:56::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:56::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:56::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:56::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.07:31:58::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.07:31:58::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.07:31:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.07:31:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.07:31:58::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.07:31:58::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.07:31:58::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.07:31:58::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:31:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:31:58::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:31:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.07:31:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWReader::No isolation master present  
TRACE::2023-10-13.07:31:58::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.07:31:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.07:31:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:58::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.07:31:58::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.07:31:58::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:31:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:31:58::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:31:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.07:31:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:31:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:31:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:31:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Opened existing hwdb design_1_wrapper_61
TRACE::2023-10-13.07:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:31:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:31:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:31:58::SCWReader::No isolation master present  
LOG::2023-10-13.07:32:16::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.07:32:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.07:32:16::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.07:32:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.07:32:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.07:32:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.07:32:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.07:32:16::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.07:32:16::SCWSystem::Not a boot domain 
LOG::2023-10-13.07:32:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.07:32:16::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.07:32:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.07:32:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.07:32:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.07:32:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:32:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_61
TRACE::2023-10-13.07:32:16::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.07:32:16::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.07:32:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_62
TRACE::2023-10-13.07:32:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:32:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.07:32:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.07:32:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.07:32:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.07:32:16::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.07:32:16::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.07:32:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.07:32:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.07:32:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.07:32:16::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.07:32:16::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.07:32:16::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.07:32:16::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.07:32:16::SCWSystem::dir created 
TRACE::2023-10-13.07:32:16::SCWSystem::Writing the bif 
TRACE::2023-10-13.07:32:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.07:32:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.07:32:16::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.07:32:16::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:32:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:32:16::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:32:16::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.07:32:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.07:32:16::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:32:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.07:32:16::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.07:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:32:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:32:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:32:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.07:32:16::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.07:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:32:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:32:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.07:32:16::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.07:32:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.07:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.07:32:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.07:32:16::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.07:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.07:32:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.07:32:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.07:32:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:02::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:02::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:02::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:02::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:02::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.08:07:02::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.08:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:02::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:02::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:02::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:07:02::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:04::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:04::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:04::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_64
TRACE::2023-10-13.08:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Opened existing hwdb design_1_wrapper_62
TRACE::2023-10-13.08:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:04::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:04::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:04::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:04::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:04::SCWPlatform::update - Opened existing hwdb design_1_wrapper_64
TRACE::2023-10-13.08:07:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:04::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:07:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:07:04::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:07:04::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:04::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:07:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:07:04::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:07:04::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:05::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:05::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:05::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:05::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:05::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:07:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_65
TRACE::2023-10-13.08:07:06::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:06::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_65
TRACE::2023-10-13.08:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_65
TRACE::2023-10-13.08:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:06::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:07:06::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:07:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:07:06::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:07:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:07:06::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:06::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:07:06::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:06::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:06::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_65
TRACE::2023-10-13.08:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_65
TRACE::2023-10-13.08:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:06::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:06::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:06::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_65
TRACE::2023-10-13.08:07:06::SCWPlatform::Opened existing hwdb design_1_wrapper_65
TRACE::2023-10-13.08:07:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:06::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:06::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:06::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.08:07:08::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.08:07:08::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.08:07:08::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.08:07:08::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:08::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:08::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.08:07:08::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.08:07:08::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:08::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:08::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:08::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.08:07:10::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.08:07:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:07:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:07:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:07:10::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:07:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:07:10::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.08:07:10::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:07:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:07:10::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:07:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWReader::No isolation master present  
TRACE::2023-10-13.08:07:10::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:07:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:07:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:10::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:07:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:07:10::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:07:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:07:10::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:07:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:10::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Opened existing hwdb design_1_wrapper_66
TRACE::2023-10-13.08:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:10::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:10::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:10::SCWReader::No isolation master present  
LOG::2023-10-13.08:07:16::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.08:07:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.08:07:16::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.08:07:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.08:07:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.08:07:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.08:07:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.08:07:16::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.08:07:16::SCWSystem::Not a boot domain 
LOG::2023-10-13.08:07:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.08:07:16::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.08:07:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.08:07:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.08:07:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.08:07:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_66
TRACE::2023-10-13.08:07:16::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.08:07:16::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.08:07:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_67
TRACE::2023-10-13.08:07:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.08:07:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.08:07:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.08:07:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.08:07:16::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.08:07:16::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.08:07:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.08:07:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.08:07:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.08:07:16::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.08:07:16::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.08:07:16::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.08:07:16::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.08:07:16::SCWSystem::dir created 
TRACE::2023-10-13.08:07:16::SCWSystem::Writing the bif 
TRACE::2023-10-13.08:07:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.08:07:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.08:07:16::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.08:07:16::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:07:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:07:16::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:16::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:07:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:07:16::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:07:16::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:07:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:07:16::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:07:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.08:07:16::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:07:16::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:07:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:07:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:07:16::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:07:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:07:16::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:07:16::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:07:16::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:45::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:45::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:45::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:45::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:45::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:30:45::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:45::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:45::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:45::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:30:45::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:47::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:47::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_69
TRACE::2023-10-13.08:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Opened existing hwdb design_1_wrapper_67
TRACE::2023-10-13.08:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:47::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:47::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::update - Opened existing hwdb design_1_wrapper_69
TRACE::2023-10-13.08:30:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:47::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:30:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:30:47::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:30:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:30:47::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:30:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:30:47::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:30:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:30:47::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:47::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:47::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:30:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_70
TRACE::2023-10-13.08:30:49::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:49::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:49::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:49::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:49::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_70
TRACE::2023-10-13.08:30:49::SCWPlatform::Opened existing hwdb design_1_wrapper_70
TRACE::2023-10-13.08:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:49::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:30:49::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:49::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:49::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:49::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:30:49::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:30:50::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:30:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:30:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:30:50::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:30:50::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:30:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_70
TRACE::2023-10-13.08:30:50::SCWPlatform::Opened existing hwdb design_1_wrapper_70
TRACE::2023-10-13.08:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_70
TRACE::2023-10-13.08:30:50::SCWPlatform::Opened existing hwdb design_1_wrapper_70
TRACE::2023-10-13.08:30:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:50::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:50::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:50::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.08:30:51::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.08:30:51::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.08:30:51::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.08:30:51::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:51::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:51::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.08:30:51::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.08:30:51::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:51::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:51::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:51::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.08:30:53::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.08:30:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:30:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:30:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:30:53::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:30:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:30:53::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.08:30:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:30:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:30:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:30:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:30:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWReader::No isolation master present  
TRACE::2023-10-13.08:30:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:30:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:30:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:53::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:30:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:30:53::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:30:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:30:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:30:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:30:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:30:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:30:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_71
TRACE::2023-10-13.08:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:30:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:30:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:30:53::SCWReader::No isolation master present  
LOG::2023-10-13.08:31:00::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.08:31:00::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.08:31:00::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.08:31:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.08:31:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.08:31:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.08:31:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.08:31:00::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.08:31:00::SCWSystem::Not a boot domain 
LOG::2023-10-13.08:31:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.08:31:00::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.08:31:00::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.08:31:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.08:31:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.08:31:00::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:31:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_71
TRACE::2023-10-13.08:31:00::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.08:31:00::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.08:31:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_72
TRACE::2023-10-13.08:31:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:31:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.08:31:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.08:31:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.08:31:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.08:31:00::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.08:31:00::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.08:31:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.08:31:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.08:31:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.08:31:00::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.08:31:00::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.08:31:00::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.08:31:00::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.08:31:00::SCWSystem::dir created 
TRACE::2023-10-13.08:31:00::SCWSystem::Writing the bif 
TRACE::2023-10-13.08:31:00::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.08:31:00::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.08:31:00::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.08:31:00::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:31:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:31:00::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:31:00::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:31:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:31:00::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:31:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:31:00::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:31:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:31:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:31:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:31:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:31:00::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:31:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:31:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:31:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.08:31:00::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:31:00::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:31:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:31:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:31:00::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:31:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:31:00::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:31:00::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:31:00::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:38::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:38::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:39:38::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:38::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:39:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:40::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:40::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:40::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:40::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_74
TRACE::2023-10-13.08:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:40::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:40::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Opened existing hwdb design_1_wrapper_72
TRACE::2023-10-13.08:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:40::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:40::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_74
TRACE::2023-10-13.08:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:40::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:39:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:39:40::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:39:40::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:39:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:39:40::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:39:40::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:40::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:40::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:39:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_75
TRACE::2023-10-13.08:39:42::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:42::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_75
TRACE::2023-10-13.08:39:42::SCWPlatform::Opened existing hwdb design_1_wrapper_75
TRACE::2023-10-13.08:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:42::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:39:42::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:39:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:39:42::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:39:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:39:42::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:42::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:39:42::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:42::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:42::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_75
TRACE::2023-10-13.08:39:42::SCWPlatform::Opened existing hwdb design_1_wrapper_75
TRACE::2023-10-13.08:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:42::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:42::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:42::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_75
TRACE::2023-10-13.08:39:42::SCWPlatform::Opened existing hwdb design_1_wrapper_75
TRACE::2023-10-13.08:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:42::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:42::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:42::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.08:39:44::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.08:39:44::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.08:39:44::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.08:39:44::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:44::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:44::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.08:39:44::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.08:39:44::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:44::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:44::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:44::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.08:39:46::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.08:39:46::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:39:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:39:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:39:46::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:39:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:39:46::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.08:39:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:39:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:39:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWReader::No isolation master present  
TRACE::2023-10-13.08:39:46::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:39:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:39:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:46::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:39:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:39:46::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:39:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:39:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:39:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Opened existing hwdb design_1_wrapper_76
TRACE::2023-10-13.08:39:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:46::SCWReader::No isolation master present  
LOG::2023-10-13.08:39:52::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.08:39:52::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.08:39:52::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.08:39:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.08:39:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.08:39:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.08:39:52::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.08:39:52::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.08:39:52::SCWSystem::Not a boot domain 
LOG::2023-10-13.08:39:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.08:39:52::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.08:39:52::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.08:39:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.08:39:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.08:39:52::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_76
TRACE::2023-10-13.08:39:52::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.08:39:52::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.08:39:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_77
TRACE::2023-10-13.08:39:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.08:39:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.08:39:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.08:39:52::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.08:39:52::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.08:39:52::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.08:39:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.08:39:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.08:39:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.08:39:52::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.08:39:52::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.08:39:52::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.08:39:52::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.08:39:52::SCWSystem::dir created 
TRACE::2023-10-13.08:39:52::SCWSystem::Writing the bif 
TRACE::2023-10-13.08:39:52::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.08:39:52::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.08:39:52::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.08:39:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:39:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:39:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:39:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:39:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.08:39:52::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:39:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:39:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:39:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:39:52::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:39:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:39:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:39:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:39:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:21::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:21::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:21::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:21::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:21::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:21::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:21::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:21::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:59:21::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:23::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:23::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:23::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:23::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_79
TRACE::2023-10-13.08:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Opened existing hwdb design_1_wrapper_77
TRACE::2023-10-13.08:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:23::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:23::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:23::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:23::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_79
TRACE::2023-10-13.08:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:23::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:59:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:59:23::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.08:59:23::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:23::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:59:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:59:23::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.08:59:23::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:59:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_80
TRACE::2023-10-13.08:59:25::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:25::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:25::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:25::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:25::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_80
TRACE::2023-10-13.08:59:25::SCWPlatform::Opened existing hwdb design_1_wrapper_80
TRACE::2023-10-13.08:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:25::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:59:25::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:59:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:59:25::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:59:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:59:25::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:25::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:59:25::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:25::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:25::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:25::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:25::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:25::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_80
TRACE::2023-10-13.08:59:26::SCWPlatform::Opened existing hwdb design_1_wrapper_80
TRACE::2023-10-13.08:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:26::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:26::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_80
TRACE::2023-10-13.08:59:26::SCWPlatform::Opened existing hwdb design_1_wrapper_80
TRACE::2023-10-13.08:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:26::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:26::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:26::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.08:59:27::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.08:59:27::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.08:59:27::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.08:59:27::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:27::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:27::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.08:59:27::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.08:59:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:27::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:27::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.08:59:28::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.08:59:28::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:59:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:59:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.08:59:28::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.08:59:28::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:59:28::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:28::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:28::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.08:59:28::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:59:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:59:28::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:59:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:28::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWReader::No isolation master present  
TRACE::2023-10-13.08:59:28::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.08:59:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.08:59:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:28::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.08:59:28::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.08:59:28::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:59:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:59:28::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.08:59:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:28::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Opened existing hwdb design_1_wrapper_81
TRACE::2023-10-13.08:59:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:28::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:28::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:28::SCWReader::No isolation master present  
LOG::2023-10-13.08:59:53::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.08:59:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.08:59:53::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.08:59:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.08:59:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.08:59:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.08:59:53::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.08:59:53::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.08:59:53::SCWSystem::Not a boot domain 
LOG::2023-10-13.08:59:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.08:59:53::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.08:59:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.08:59:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.08:59:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.08:59:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_81
TRACE::2023-10-13.08:59:53::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.08:59:53::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.08:59:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_82
TRACE::2023-10-13.08:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.08:59:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.08:59:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.08:59:53::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.08:59:53::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.08:59:53::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.08:59:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.08:59:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.08:59:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.08:59:53::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.08:59:53::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.08:59:53::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.08:59:53::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.08:59:53::SCWSystem::dir created 
TRACE::2023-10-13.08:59:53::SCWSystem::Writing the bif 
TRACE::2023-10-13.08:59:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.08:59:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.08:59:53::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.08:59:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:59:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:59:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:53::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.08:59:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.08:59:53::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.08:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.08:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.08:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.08:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.08:59:53::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.08:59:53::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.08:59:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.08:59:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.08:59:53::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.08:59:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.08:59:53::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.08:59:53::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.08:59:53::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:30::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:30::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.09:09:30::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.09:09:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:30::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:30::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:30::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.09:09:30::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:33::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:33::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::update - Opened existing hwdb design_1_wrapper_84
TRACE::2023-10-13.09:09:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Opened existing hwdb design_1_wrapper_82
TRACE::2023-10-13.09:09:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:33::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:33::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::update - Opened existing hwdb design_1_wrapper_84
TRACE::2023-10-13.09:09:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:33::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.09:09:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.09:09:33::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:33::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.09:09:33::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.09:09:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.09:09:33::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.09:09:33::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:33::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:33::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.09:09:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_85
TRACE::2023-10-13.09:09:34::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:34::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_85
TRACE::2023-10-13.09:09:34::SCWPlatform::Opened existing hwdb design_1_wrapper_85
TRACE::2023-10-13.09:09:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:34::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.09:09:34::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.09:09:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.09:09:34::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.09:09:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.09:09:34::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:34::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.09:09:34::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:34::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:34::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_85
TRACE::2023-10-13.09:09:34::SCWPlatform::Opened existing hwdb design_1_wrapper_85
TRACE::2023-10-13.09:09:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:34::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:34::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:34::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_85
TRACE::2023-10-13.09:09:34::SCWPlatform::Opened existing hwdb design_1_wrapper_85
TRACE::2023-10-13.09:09:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:34::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:34::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:34::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.09:09:36::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.09:09:36::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.09:09:36::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.09:09:36::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:36::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:36::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.09:09:36::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.09:09:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:36::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.09:09:37::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.09:09:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.09:09:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.09:09:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.09:09:37::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.09:09:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.09:09:37::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:37::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:37::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.09:09:37::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.09:09:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.09:09:37::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.09:09:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:37::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWReader::No isolation master present  
TRACE::2023-10-13.09:09:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.09:09:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.09:09:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:37::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.09:09:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.09:09:37::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.09:09:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.09:09:37::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.09:09:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:37::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Opened existing hwdb design_1_wrapper_86
TRACE::2023-10-13.09:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:37::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:37::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:37::SCWReader::No isolation master present  
LOG::2023-10-13.09:09:43::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.09:09:43::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.09:09:43::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.09:09:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.09:09:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.09:09:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.09:09:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.09:09:43::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.09:09:43::SCWSystem::Not a boot domain 
LOG::2023-10-13.09:09:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.09:09:43::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.09:09:43::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.09:09:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.09:09:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.09:09:43::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:43::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_86
TRACE::2023-10-13.09:09:43::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.09:09:43::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.09:09:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_87
TRACE::2023-10-13.09:09:43::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:43::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.09:09:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.09:09:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.09:09:43::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.09:09:43::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.09:09:43::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.09:09:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.09:09:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.09:09:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.09:09:43::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.09:09:43::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.09:09:43::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.09:09:43::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.09:09:43::SCWSystem::dir created 
TRACE::2023-10-13.09:09:43::SCWSystem::Writing the bif 
TRACE::2023-10-13.09:09:43::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.09:09:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.09:09:43::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.09:09:43::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.09:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.09:09:43::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:43::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.09:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.09:09:43::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:43::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.09:09:43::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.09:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:43::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:43::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:43::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.09:09:43::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.09:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:43::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:43::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.09:09:43::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.09:09:43::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.09:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.09:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.09:09:43::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.09:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.09:09:43::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.09:09:43::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.09:09:43::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:20::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:20::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:20::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:20::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:20::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.10:53:20::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.10:53:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:20::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:20::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:20::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.10:53:20::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:22::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:22::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_89
TRACE::2023-10-13.10:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Opened existing hwdb design_1_wrapper_87
TRACE::2023-10-13.10:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:22::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:22::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_89
TRACE::2023-10-13.10:53:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:22::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:22::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.10:53:22::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:22::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.10:53:22::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:22::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:22::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.10:53:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_90
TRACE::2023-10-13.10:53:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_90
TRACE::2023-10-13.10:53:24::SCWPlatform::Opened existing hwdb design_1_wrapper_90
TRACE::2023-10-13.10:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.10:53:24::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.10:53:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.10:53:24::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:24::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.10:53:24::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_90
TRACE::2023-10-13.10:53:24::SCWPlatform::Opened existing hwdb design_1_wrapper_90
TRACE::2023-10-13.10:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:24::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_90
TRACE::2023-10-13.10:53:24::SCWPlatform::Opened existing hwdb design_1_wrapper_90
TRACE::2023-10-13.10:53:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:24::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:24::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:24::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.10:53:26::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.10:53:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.10:53:26::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.10:53:26::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:26::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:26::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.10:53:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.10:53:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:26::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:26::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.10:53:29::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.10:53:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.10:53:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.10:53:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.10:53:29::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.10:53:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.10:53:29::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:29::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:29::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.10:53:29::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:29::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.10:53:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:29::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWReader::No isolation master present  
TRACE::2023-10-13.10:53:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.10:53:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.10:53:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:29::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.10:53:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.10:53:29::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:29::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.10:53:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:29::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Opened existing hwdb design_1_wrapper_91
TRACE::2023-10-13.10:53:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:29::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:29::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:29::SCWReader::No isolation master present  
LOG::2023-10-13.10:53:35::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.10:53:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.10:53:35::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.10:53:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.10:53:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.10:53:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.10:53:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.10:53:35::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.10:53:35::SCWSystem::Not a boot domain 
LOG::2023-10-13.10:53:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.10:53:35::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.10:53:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.10:53:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.10:53:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.10:53:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_91
TRACE::2023-10-13.10:53:35::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.10:53:35::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.10:53:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_92
TRACE::2023-10-13.10:53:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.10:53:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.10:53:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.10:53:35::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.10:53:35::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.10:53:35::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.10:53:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.10:53:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.10:53:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.10:53:35::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.10:53:35::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.10:53:35::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.10:53:35::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.10:53:35::SCWSystem::dir created 
TRACE::2023-10-13.10:53:35::SCWSystem::Writing the bif 
TRACE::2023-10-13.10:53:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.10:53:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.10:53:35::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.10:53:35::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:35::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:35::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:35::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.10:53:35::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:35::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:50::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:50::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:50::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:50::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:50::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:50::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.10:53:50::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_93
TRACE::2023-10-13.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_92
TRACE::2023-10-13.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:52::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:52::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_93
TRACE::2023-10-13.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.10:53:52::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.10:53:52::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:52::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:52::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.10:53:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_94
TRACE::2023-10-13.10:53:54::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:54::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_94
TRACE::2023-10-13.10:53:54::SCWPlatform::Opened existing hwdb design_1_wrapper_94
TRACE::2023-10-13.10:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:54::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.10:53:54::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.10:53:54::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.10:53:54::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:54::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:54::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.10:53:54::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:54::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:54::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_94
TRACE::2023-10-13.10:53:54::SCWPlatform::Opened existing hwdb design_1_wrapper_94
TRACE::2023-10-13.10:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:54::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:54::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:54::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_94
TRACE::2023-10-13.10:53:54::SCWPlatform::Opened existing hwdb design_1_wrapper_94
TRACE::2023-10-13.10:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:54::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:54::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:54::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.10:53:56::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.10:53:56::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.10:53:56::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.10:53:56::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:56::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:56::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.10:53:56::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.10:53:56::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:56::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:56::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:56::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.10:53:58::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.10:53:58::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.10:53:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.10:53:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.10:53:58::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.10:53:58::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.10:53:58::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.10:53:58::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:58::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.10:53:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWReader::No isolation master present  
TRACE::2023-10-13.10:53:58::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.10:53:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.10:53:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:58::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.10:53:58::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.10:53:58::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:53:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:53:58::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:53:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.10:53:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:53:58::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:53:58::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:53:58::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:53:58::SCWReader::No isolation master present  
LOG::2023-10-13.10:54:03::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.10:54:03::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.10:54:03::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.10:54:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.10:54:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.10:54:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.10:54:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.10:54:03::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.10:54:03::SCWSystem::Not a boot domain 
LOG::2023-10-13.10:54:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.10:54:03::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.10:54:03::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.10:54:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.10:54:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.10:54:03::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:54:03::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:54:03::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.10:54:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.10:54:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.10:54:03::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.10:54:03::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.10:54:03::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.10:54:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.10:54:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.10:54:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.10:54:03::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.10:54:03::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.10:54:03::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.10:54:03::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.10:54:03::SCWSystem::dir created 
TRACE::2023-10-13.10:54:03::SCWSystem::Writing the bif 
TRACE::2023-10-13.10:54:03::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.10:54:03::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.10:54:03::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.10:54:03::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:54:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:54:03::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:54:03::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.10:54:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.10:54:03::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:54:03::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:54:03::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:54:03::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:54:03::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.10:54:03::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.10:54:03::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.10:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.10:54:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.10:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.10:54:03::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.10:54:03::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.10:54:03::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:32::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:32::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:32::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:32::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:32::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.20:37:32::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.20:37:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:32::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:32::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:32::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.20:37:32::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:35::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:35::SCWPlatform::update - Opened existing hwdb design_1_wrapper_97
TRACE::2023-10-13.20:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:35::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_95
TRACE::2023-10-13.20:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:35::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:35::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:35::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:35::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/tempdsa/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:35::SCWPlatform::update - Opened existing hwdb design_1_wrapper_97
TRACE::2023-10-13.20:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:35::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.20:37:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.20:37:35::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:35::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-10-13.20:37:35::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:35::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.20:37:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.20:37:35::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:35::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2023-10-13.20:37:35::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:36::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:36::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:36::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:36::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:36::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.20:37:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_98
TRACE::2023-10-13.20:37:38::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_98
TRACE::2023-10-13.20:37:38::SCWPlatform::Opened existing hwdb design_1_wrapper_98
TRACE::2023-10-13.20:37:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:38::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.20:37:38::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.20:37:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.20:37:38::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.20:37:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.20:37:38::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:38::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.20:37:38::SCWMssOS::Writing the mss file completed D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:38::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_98
TRACE::2023-10-13.20:37:38::SCWPlatform::Opened existing hwdb design_1_wrapper_98
TRACE::2023-10-13.20:37:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:38::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:38::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:38::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_98
TRACE::2023-10-13.20:37:38::SCWPlatform::Opened existing hwdb design_1_wrapper_98
TRACE::2023-10-13.20:37:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:38::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:38::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:38::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-10-13.20:37:39::SCWPlatform::Clearing the existing platform
TRACE::2023-10-13.20:37:39::SCWSystem::Clearing the existing sysconfig
TRACE::2023-10-13.20:37:39::SCWBDomain::clearing the fsbl build
TRACE::2023-10-13.20:37:39::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:39::SCWMssOS::Removing the swdes entry for  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:39::SCWSystem::Clearing the domains completed.
TRACE::2023-10-13.20:37:39::SCWPlatform::Clearing the opened hw db.
TRACE::2023-10-13.20:37:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform:: Platform location is D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:39::SCWPlatform::Removing the HwDB with name D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:39::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWReader::Active system found as  ltc2264_plat
TRACE::2023-10-13.20:37:41::SCWReader::Handling sysconfig ltc2264_plat
TRACE::2023-10-13.20:37:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.20:37:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.20:37:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-10-13.20:37:41::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-10-13.20:37:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.20:37:41::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-10-13.20:37:41::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.20:37:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.20:37:41::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.20:37:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWReader::No isolation master present  
TRACE::2023-10-13.20:37:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-10-13.20:37:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2023-10-13.20:37:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:41::SCWMssOS::No sw design opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::mss exists loading the mss file  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::Opened the sw design from mss  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::Adding the swdes entry D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2023-10-13.20:37:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-10-13.20:37:41::SCWMssOS::Opened the sw design.  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.20:37:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.20:37:41::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-10-13.20:37:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:41::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Opened existing hwdb design_1_wrapper_99
TRACE::2023-10-13.20:37:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:41::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:41::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:41::SCWReader::No isolation master present  
LOG::2023-10-13.20:37:46::SCWPlatform::Started generating the artifacts platform ltc2264_plat
TRACE::2023-10-13.20:37:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-10-13.20:37:46::SCWPlatform::Started generating the artifacts for system configuration ltc2264_plat
LOG::2023-10-13.20:37:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-10-13.20:37:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-10-13.20:37:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-10-13.20:37:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-10-13.20:37:46::SCWSystem::Checking the domain standalone_domain
LOG::2023-10-13.20:37:46::SCWSystem::Not a boot domain 
LOG::2023-10-13.20:37:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-10-13.20:37:46::SCWDomain::Generating domain artifcats
TRACE::2023-10-13.20:37:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-10-13.20:37:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/qemu/
TRACE::2023-10-13.20:37:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/qemu/
TRACE::2023-10-13.20:37:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_99
TRACE::2023-10-13.20:37:46::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-10-13.20:37:46::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-10-13.20:37:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_100
TRACE::2023-10-13.20:37:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::Completed writing the mss file at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2023-10-13.20:37:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-10-13.20:37:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-10-13.20:37:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-10-13.20:37:46::SCWMssOS::skipping the bsp build ... 
TRACE::2023-10-13.20:37:46::SCWMssOS::Copying to export directory.
TRACE::2023-10-13.20:37:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-10-13.20:37:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-10-13.20:37:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-10-13.20:37:46::SCWSystem::Completed Processing the sysconfig ltc2264_plat
LOG::2023-10-13.20:37:46::SCWPlatform::Completed generating the artifacts for system configuration ltc2264_plat
TRACE::2023-10-13.20:37:46::SCWPlatform::Started preparing the platform 
TRACE::2023-10-13.20:37:46::SCWSystem::Writing the bif file for system config ltc2264_plat
TRACE::2023-10-13.20:37:46::SCWSystem::dir created 
TRACE::2023-10-13.20:37:46::SCWSystem::Writing the bif 
TRACE::2023-10-13.20:37:46::SCWPlatform::Started writing the spfm file 
TRACE::2023-10-13.20:37:46::SCWPlatform::Started writing the xpfm file 
TRACE::2023-10-13.20:37:46::SCWPlatform::Completed generating the platform
TRACE::2023-10-13.20:37:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.20:37:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.20:37:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:46::SCWMssOS::Saving the mss changes D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-10-13.20:37:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-10-13.20:37:46::SCWMssOS::Commit changes completed.
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_100
TRACE::2023-10-13.20:37:46::SCWPlatform::Opened existing hwdb design_1_wrapper_100
TRACE::2023-10-13.20:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_100
TRACE::2023-10-13.20:37:46::SCWPlatform::Opened existing hwdb design_1_wrapper_100
TRACE::2023-10-13.20:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWWriter::formatted JSON is {
	"platformName":	"ltc2264_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ltc2264_plat",
	"platHandOff":	"D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ltc2264_plat",
	"systems":	[{
			"systemName":	"ltc2264_plat",
			"systemDesc":	"ltc2264_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ltc2264_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"adc5ffa918565cd280491905ad48b3f0",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"8f2f7399e8f4677d880d42f03553aa2c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-10-13.20:37:46::SCWPlatform::updated the xpfm file.
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to open the hw design at D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA given D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA absoulate path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform::DSA directory D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw
TRACE::2023-10-13.20:37:46::SCWPlatform:: Platform Path D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa
TRACE::2023-10-13.20:37:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-10-13.20:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_100
TRACE::2023-10-13.20:37:46::SCWPlatform::Opened existing hwdb design_1_wrapper_100
TRACE::2023-10-13.20:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-10-13.20:37:46::SCWMssOS::Checking the sw design at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2023-10-13.20:37:46::SCWMssOS::DEBUG:  swdes dump  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-10-13.20:37:46::SCWMssOS::Sw design exists and opened at  D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss
