<rss version="2.0">
  <channel>
    <title>GitHub Vhdl Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Vhdl Languages in GitHub</description>
    <pubDate>Sat, 05 Apr 2025 13:24:44 GMT</pubDate>
    <item>
      <title>OSVVM/OSVVM</title>
      <link>https://github.com/OSVVM/OSVVM</link>
      <description>OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...</description>
      <guid>https://github.com/OSVVM/OSVVM</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>237</stars>
      <forks>64</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1906717?s=40&amp;v=4</avatar>
          <name>JimLewis</name>
          <url>https://github.com/JimLewis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48554337?s=40&amp;v=4</avatar>
          <name>klangthomas</name>
          <url>https://github.com/klangthomas</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/97618265?s=40&amp;v=4</avatar>
          <name>riedel-ferringer</name>
          <url>https://github.com/riedel-ferringer</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/4018223?s=40&amp;v=4</avatar>
          <name>kraigher</name>
          <url>https://github.com/kraigher</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7560674?s=40&amp;v=4</avatar>
          <name>diedricm</name>
          <url>https://github.com/diedricm</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>UVVM/UVVM</title>
      <link>https://github.com/UVVM/UVVM</link>
      <description>UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC â€“ resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/</description>
      <guid>https://github.com/UVVM/UVVM</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>394</stars>
      <forks>99</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/25385511?s=40&amp;v=4</avatar>
          <name>Bitvis</name>
          <url>https://github.com/Bitvis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2212542?s=40&amp;v=4</avatar>
          <name>mariuselv</name>
          <url>https://github.com/mariuselv</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16778769?s=40&amp;v=4</avatar>
          <name>UVVM</name>
          <url>https://github.com/UVVM</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/61045960?s=40&amp;v=4</avatar>
          <name>jorgenkrohn</name>
          <url>https://github.com/jorgenkrohn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/106661494?s=40&amp;v=4</avatar>
          <name>HDLUtils</name>
          <url>https://github.com/HDLUtils</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>