============================================================
   Tang Dynasty, V4.2.285
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.285/bin/td.exe
   Built at =   11:19:28 Jul 25 2018
   Run by =     Administrator
   Run Date =   Thu Sep 13 15:07:22 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "open_project Quick_Start.al"
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.261071s wall, 1.170008s user + 0.093601s system = 1.263608s CPU (100.2%)

CMD-006 : used memory is 265 MB, reserved memory is 212 MB, peak memory is 414 MB
CMD-004 : start command "import_db Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 7 instances.
OPT-300 : Optimize round 1
RTL-100 : 350/97 useful/useless nets, 228/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 142 better
OPT-300 : Optimize round 2
RTL-100 : 343/13 useful/useless nets, 221/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 343/0 useful/useless nets, 221/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           74
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 52
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 360/0 useful/useless nets, 245/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 357/0 useful/useless nets, 242/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 473/76 useful/useless nets, 282/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 362/0 useful/useless nets, 248/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 52 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/193 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   52   out of   4480    1.16%
#le                    55
  #lut only             3   out of     55    5.45%
  #reg only            25   out of     55   45.45%
  #lut&reg             27   out of     55   49.09%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 53 instances
RUN-001 : 17 mslices, 17 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 250 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 154 nets have 2 pins
RUN-001 : 27 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 51 instances, 34 slices, 2 macros(14 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 633, tnet num: 248, tinst num: 50, tnode num: 759, tedge num: 903.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 248 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 72 clock pins, and constraint 124 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.039237s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (79.5%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 34634
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(283): len = 27462.6, overlap = 18
PLC-004 : Step(284): len = 23145.7, overlap = 18
PLC-004 : Step(285): len = 21196.2, overlap = 13.5
PLC-004 : Step(286): len = 19998.3, overlap = 15.75
PLC-004 : Step(287): len = 18632.2, overlap = 15.75
PLC-004 : Step(288): len = 17449.9, overlap = 15.75
PLC-004 : Step(289): len = 16335.3, overlap = 15.75
PLC-004 : Step(290): len = 14922.7, overlap = 13.5
PLC-004 : Step(291): len = 13808.2, overlap = 13.5
PLC-004 : Step(292): len = 12664.2, overlap = 15.75
PLC-004 : Step(293): len = 11397.2, overlap = 15.75
PLC-004 : Step(294): len = 10216.7, overlap = 15.75
PLC-004 : Step(295): len = 9005.6, overlap = 15.75
PLC-004 : Step(296): len = 7692.3, overlap = 13.5
PLC-004 : Step(297): len = 6490.8, overlap = 15.75
PLC-004 : Step(298): len = 5522.3, overlap = 15.75
PLC-004 : Step(299): len = 4581.3, overlap = 15.75
PLC-004 : Step(300): len = 3640.5, overlap = 18
PLC-004 : Step(301): len = 3085.3, overlap = 18
PLC-004 : Step(302): len = 2684, overlap = 18
PLC-004 : Step(303): len = 2418.5, overlap = 18
PLC-001 : :::1::: Try harder cell spreading with beta_ = 5.55832e-06
PLC-004 : Step(304): len = 2734.1, overlap = 18
PLC-004 : Step(305): len = 2841, overlap = 18
PLC-004 : Step(306): len = 2995.7, overlap = 18
PLC-004 : Step(307): len = 2995.7, overlap = 18
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.11166e-05
PLC-004 : Step(308): len = 2973.8, overlap = 18
PLC-004 : Step(309): len = 4658.5, overlap = 15.75
PLC-004 : Step(310): len = 4748, overlap = 15.75
PLC-004 : Step(311): len = 4292.7, overlap = 15.75
PLC-004 : Step(312): len = 4390.2, overlap = 15.75
PLC-004 : Step(313): len = 4445.9, overlap = 15.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 2.22333e-05
PLC-004 : Step(314): len = 4490, overlap = 15.75
PLC-004 : Step(315): len = 4556, overlap = 15.75
PLC-004 : Step(316): len = 4556, overlap = 15.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 4.44666e-05
PLC-004 : Step(317): len = 5762.9, overlap = 13.5
PLC-004 : Step(318): len = 5821.8, overlap = 13.5
PLC-004 : Step(319): len = 6127.5, overlap = 13.5
PLC-004 : Step(320): len = 6145.2, overlap = 13.5
PLC-004 : Step(321): len = 6189.2, overlap = 13.5
PLC-004 : Step(322): len = 6214.6, overlap = 13.5
PLC-001 : :::5::: Try harder cell spreading with beta_ = 8.89331e-05
PLC-004 : Step(323): len = 6241.4, overlap = 13.5
PLC-004 : Step(324): len = 6180.9, overlap = 13.5
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000176929
PLC-004 : Step(325): len = 6200.1, overlap = 13.5
PLC-004 : Step(326): len = 6197.5, overlap = 13.5
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000285008
PLC-004 : Step(327): len = 6202.6, overlap = 13.5
PLC-004 : Step(328): len = 6202.6, overlap = 13.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 2%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(329): len = 9745.9, overlap = 0
PLC-004 : Step(330): len = 9766.7, overlap = 0
PLC-004 : Step(331): len = 9753.6, overlap = 0
PLC-004 : Step(332): len = 9753.6, overlap = 0
PLC-004 : Step(333): len = 9744.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 2%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.79419e-05
PLC-004 : Step(334): len = 9754, overlap = 4
PLC-004 : Step(335): len = 9759.6, overlap = 4
PLC-001 : :::1::: Try harder cell spreading with beta_ = 9.58838e-05
PLC-004 : Step(336): len = 9747.6, overlap = 4
PLC-004 : Step(337): len = 9765.3, overlap = 4
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000191768
PLC-004 : Step(338): len = 9773.5, overlap = 4
PLC-004 : Step(339): len = 9789.5, overlap = 4
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000383535
PLC-004 : Step(340): len = 9842.3, overlap = 4
PLC-004 : Step(341): len = 9858.7, overlap = 3.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000767071
PLC-004 : Step(342): len = 9965.4, overlap = 3
PLC-004 : Step(343): len = 9979.4, overlap = 3
PLC-004 : Step(344): len = 9978.7, overlap = 1.75
PLC-004 : Step(345): len = 9932.4, overlap = 2.25
PLC-004 : Step(346): len = 9954.4, overlap = 1.75
PLC-004 : Step(347): len = 9889.4, overlap = 2
PLC-004 : Step(348): len = 9868.3, overlap = 2
PLC-004 : Step(349): len = 9855.1, overlap = 2
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.00153414
PLC-004 : Step(350): len = 9892.2, overlap = 2
PLC-004 : Step(351): len = 9900.3, overlap = 2
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.00306828
PLC-004 : Step(352): len = 9923.9, overlap = 2
PLC-004 : Step(353): len = 9926.7, overlap = 2
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 2%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(354): len = 10160.7, overlap = 2
PLC-004 : Step(355): len = 10079.2, overlap = 3.25
PLC-004 : Step(356): len = 10072.2, overlap = 3.75
PLC-004 : Step(357): len = 10043.8, overlap = 3.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000170382
PLC-004 : Step(358): len = 10025.2, overlap = 3.75
PLC-004 : Step(359): len = 10019.3, overlap = 3.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000340764
PLC-004 : Step(360): len = 10015, overlap = 2.75
PLC-004 : Step(361): len = 10015, overlap = 2.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 10223, Over = 0
PLC-001 : Final: Len = 10223, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 633, tnet num: 248, tinst num: 50, tnode num: 759, tedge num: 903.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.296971s wall, 1.544410s user + 0.390002s system = 1.934412s CPU (149.1%)

CMD-006 : used memory is 287 MB, reserved memory is 235 MB, peak memory is 414 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 9 to 7
RUN-001 : Pin misalignment score is improved from 7 to 7
RUN-001 : Pin local connectivity score is improved from 13 to 1
RUN-001 : Pin misalignment score is improved from 7 to 7
RUN-001 : Pin local connectivity score is improved from 2 to 1
RTE-301 : End pin swap;  0.007657s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 53 instances
RUN-001 : 17 mslices, 17 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 250 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 154 nets have 2 pins
RUN-001 : 27 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 11176, over cnt = 31(0%), over = 87, worst = 11
RTE-302 : len = 11480, over cnt = 24(0%), over = 62, worst = 7
RTE-302 : len = 11888, over cnt = 17(0%), over = 45, worst = 6
RTE-302 : len = 12776, over cnt = 11(0%), over = 25, worst = 4
RTE-302 : len = 13104, over cnt = 9(0%), over = 19, worst = 4
RTE-302 : len = 13136, over cnt = 10(0%), over = 19, worst = 4
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 248 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.075545s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (103.3%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 20% nets. 
RTE-301 : Routed 33% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 : Routed 46% nets. 
RTE-301 : Routed 52% nets. 
RTE-301 : Routed 52% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 :  0.231240s wall, 0.218401s user + 0.031200s system = 0.249602s CPU (107.9%)

RTE-302 : len = 17576, over cnt = 41(0%), over = 42, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.042956s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (72.6%)

RTE-302 : len = 17568, over cnt = 16(0%), over = 16, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.013915s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.1%)

RTE-302 : len = 17592, over cnt = 7(0%), over = 7, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.014919s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.6%)

RTE-302 : len = 17600, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.006520s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (478.5%)

RTE-302 : len = 17600, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.006037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 17600, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.005984s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 17584, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : LB ...
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.007625s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (204.6%)

RTE-302 : len = 17664, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 17664
RTE-301 : 1 feed throughs used by 1 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.628319s wall, 1.591210s user + 0.109201s system = 1.700411s CPU (104.4%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.761587s wall, 1.747211s user + 0.109201s system = 1.856412s CPU (105.4%)

CMD-006 : used memory is 281 MB, reserved memory is 229 MB, peak memory is 414 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   52   out of   4480    1.16%
#le                    55
  #lut only             3   out of     55    5.45%
  #reg only            25   out of     55   45.45%
  #lut&reg             27   out of     55   49.09%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 54
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 250, pip num: 1579
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 237 valid insts, and 3922 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  3.941399s wall, 4.945232s user + 0.109201s system = 5.054432s CPU (128.2%)

CMD-006 : used memory is 286 MB, reserved memory is 233 MB, peak memory is 414 MB
CMD-004 : start command "download -bit G:\ELF2_SOC_Release\trunk\Demo\AHB_Demo\AHB_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit" in  1.736778s wall, 1.669211s user + 0.031200s system = 1.700411s CPU (97.9%)

CMD-006 : used memory is 400 MB, reserved memory is 348 MB, peak memory is 414 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 9"
CMD-005 : finish command "program_spief2 -cable 0 -spd 9" in  41.975816s wall, 1.263608s user + 0.296402s system = 1.560010s CPU (3.7%)

CMD-006 : used memory is 402 MB, reserved memory is 350 MB, peak memory is 414 MB
CMD-004 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.702249s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (7.3%)

CMD-006 : used memory is 329 MB, reserved memory is 275 MB, peak memory is 414 MB
CMD-004 : start command "program -cable 0 -spd 1"
CMD-005 : finish command "download -bit G:\ELF2_SOC_Release\trunk\Demo\AHB_Demo\AHB_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0" in  46.091993s wall, 3.447622s user + 0.358802s system = 3.806424s CPU (8.3%)

CMD-006 : used memory is 318 MB, reserved memory is 266 MB, peak memory is 414 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 91 instances
RUN-001 : 20 mslices, 20 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 298 nets
RUN-002 WARNING: There are 83 nets with only 1 pin
RUN-001 : 170 nets have 2 pins
RUN-001 : 27 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 1 nets have [11 - 20] pins
RUN-001 : 4 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 57 instances, 40 slices, 3 macros(20 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 679, tnet num: 264, tinst num: 56, tnode num: 830, tedge num: 973.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 264 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 100 clock pins, and constraint 149 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.040261s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (77.5%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 35627.2
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.989286
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(362): len = 29328.4, overlap = 18
PLC-004 : Step(363): len = 24299.1, overlap = 18
PLC-004 : Step(364): len = 22130.6, overlap = 18
PLC-004 : Step(365): len = 20019.6, overlap = 15.75
PLC-004 : Step(366): len = 18696.7, overlap = 15.75
PLC-004 : Step(367): len = 17150.5, overlap = 15.75
PLC-004 : Step(368): len = 15917.7, overlap = 15.75
PLC-004 : Step(369): len = 14883.8, overlap = 13.5
PLC-004 : Step(370): len = 13824, overlap = 13.5
PLC-004 : Step(371): len = 12720.9, overlap = 15.75
PLC-004 : Step(372): len = 11675.2, overlap = 15.75
PLC-004 : Step(373): len = 10419.6, overlap = 15.75
PLC-004 : Step(374): len = 9178.8, overlap = 15.75
PLC-004 : Step(375): len = 7765.2, overlap = 13.5
PLC-004 : Step(376): len = 6523.7, overlap = 13.5
PLC-004 : Step(377): len = 5559.6, overlap = 15.75
PLC-004 : Step(378): len = 4510.4, overlap = 15.75
PLC-004 : Step(379): len = 3443, overlap = 18
PLC-004 : Step(380): len = 3007, overlap = 18
PLC-004 : Step(381): len = 2524.7, overlap = 18
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.84585e-06
PLC-004 : Step(382): len = 2821.8, overlap = 18
PLC-004 : Step(383): len = 2991.7, overlap = 18
PLC-004 : Step(384): len = 2952, overlap = 18
PLC-004 : Step(385): len = 2887.2, overlap = 18
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.6917e-06
PLC-004 : Step(386): len = 2944.8, overlap = 18
PLC-004 : Step(387): len = 4595, overlap = 15.75
PLC-004 : Step(388): len = 4707.2, overlap = 15.75
PLC-004 : Step(389): len = 4290.5, overlap = 15.75
PLC-004 : Step(390): len = 4330.3, overlap = 15.75
PLC-004 : Step(391): len = 4381.1, overlap = 15.75
PLC-004 : Step(392): len = 4394.1, overlap = 15.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.53834e-05
PLC-004 : Step(393): len = 4524.5, overlap = 15.75
PLC-004 : Step(394): len = 4513.7, overlap = 15.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 3.05706e-05
PLC-004 : Step(395): len = 4645.5, overlap = 15.75
PLC-004 : Step(396): len = 4651.4, overlap = 15.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 6.11413e-05
PLC-004 : Step(397): len = 6580.4, overlap = 13.5
PLC-004 : Step(398): len = 6624, overlap = 13.5
PLC-004 : Step(399): len = 6249.9, overlap = 13.5
PLC-004 : Step(400): len = 6187.1, overlap = 13.5
PLC-004 : Step(401): len = 6255, overlap = 13.5
PLC-001 : :::6::: Try harder cell spreading with beta_ = 9.78465e-05
PLC-004 : Step(402): len = 6229, overlap = 13.5
PLC-004 : Step(403): len = 6206.8, overlap = 13.5
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000106186
PLC-004 : Step(404): len = 6241.8, overlap = 13.5
PLC-004 : Step(405): len = 6263.6, overlap = 13.5
PLC-001 : :::8::: Try harder cell spreading with beta_ = 0.000212372
PLC-004 : Step(406): len = 6269.2, overlap = 13.5
PLC-004 : Step(407): len = 6269.2, overlap = 13.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 2%, beta_incr = 0.989286
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(408): len = 9861.7, overlap = 0
PLC-004 : Step(409): len = 9894.4, overlap = 0
PLC-004 : Step(410): len = 9866.2, overlap = 0
PLC-004 : Step(411): len = 9866.2, overlap = 0
PLC-004 : Step(412): len = 9861.9, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 2%, beta_incr = 0.989286
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.88273e-05
PLC-004 : Step(413): len = 9857.7, overlap = 3.25
PLC-004 : Step(414): len = 9857.7, overlap = 3.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 2%, beta_incr = 0.989286
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00156142
PLC-004 : Step(415): len = 10575.5, overlap = 1
PLC-004 : Step(416): len = 10578.4, overlap = 1.25
PLC-004 : Step(417): len = 10544, overlap = 1
PLC-004 : Step(418): len = 10489.9, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00312284
PLC-004 : Step(419): len = 10526.4, overlap = 1.25
PLC-004 : Step(420): len = 10527.3, overlap = 1.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00624569
PLC-004 : Step(421): len = 10553.9, overlap = 1.5
PLC-004 : Step(422): len = 10562.5, overlap = 1.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 10483.4, Over = 0
PLC-001 : Final: Len = 10483.4, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 679, tnet num: 264, tinst num: 56, tnode num: 830, tedge num: 973.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.221447s wall, 1.185608s user + 0.421203s system = 1.606810s CPU (131.5%)

CMD-006 : used memory is 310 MB, reserved memory is 258 MB, peak memory is 414 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 8 to 6
RUN-001 : Pin misalignment score is improved from 6 to 6
RUN-001 : Pin local connectivity score is improved from 14 to 1
RUN-001 : Pin misalignment score is improved from 6 to 6
RUN-001 : Pin local connectivity score is improved from 3 to 1
RTE-301 : End pin swap;  0.006434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 91 instances
RUN-001 : 20 mslices, 20 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 298 nets
RUN-002 WARNING: There are 83 nets with only 1 pin
RUN-001 : 170 nets have 2 pins
RUN-001 : 27 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 1 nets have [11 - 20] pins
RUN-001 : 4 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 11312, over cnt = 35(0%), over = 89, worst = 12
RTE-302 : len = 11608, over cnt = 22(0%), over = 58, worst = 6
RTE-302 : len = 11872, over cnt = 18(0%), over = 44, worst = 5
RTE-302 : len = 12728, over cnt = 10(0%), over = 22, worst = 4
RTE-302 : len = 12984, over cnt = 8(0%), over = 18, worst = 4
RTE-302 : len = 13016, over cnt = 9(0%), over = 18, worst = 4
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 264 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.109857s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (71.0%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 17% nets. 
RTE-301 : Routed 30% nets. 
RTE-301 : Routed 39% nets. 
RTE-301 : Routed 39% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 : Routed 47% nets. 
RTE-301 : Routed 47% nets. 
RTE-301 :  0.329091s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (118.5%)

RTE-302 : len = 19016, over cnt = 31(0%), over = 31, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.030940s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (151.3%)

RTE-302 : len = 18928, over cnt = 14(0%), over = 14, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.013356s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 18928, over cnt = 8(0%), over = 8, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.010077s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 18920, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.006123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 18920, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.015775s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 18920, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.007910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 18920, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.009302s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 18920, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.030175s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (51.7%)

RTE-302 : len = 18920, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.017205s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.7%)

RTE-302 : len = 18920, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.010909s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (143.0%)

RTE-302 : len = 18952, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 18952
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.354993s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (99.0%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.515779s wall, 1.419609s user + 0.046800s system = 1.466409s CPU (96.7%)

CMD-006 : used memory is 305 MB, reserved memory is 253 MB, peak memory is 414 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 91
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 298, pip num: 1662
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 245 valid insts, and 4257 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.136830s wall, 4.789231s user + 0.124801s system = 4.914032s CPU (118.8%)

CMD-006 : used memory is 311 MB, reserved memory is 257 MB, peak memory is 414 MB
CMD-004 : start command "import_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
GUI-001 : User opens chip watcher ...
GUI-001 : Disable bus trigger net u_mem/addrb success
GUI-001 : Disable bus trigger net u_mem/dob success
GUI-001 : Enable bus trigger u_mem/addrb success
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 11 trigger nets, 43 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=55) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=55) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_11 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=11,STOP_LEN=682) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_11
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=55)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=55)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_11"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=11,STOP_LEN=682)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=682)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=55)
FLT-300 : Flatten model register(CTRL_REG_LEN=55)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_11
FLT-300 : Flatten model trigger_node(DET_NUM=11,STOP_LEN=682)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=682)
FLT-300 : Flatten model write_ctrl(STOP_LEN=682)
MRG-300 : Merged 61 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1091/75 useful/useless nets, 844/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 237 better
OPT-300 : Optimize round 2
RTL-100 : 928/164 useful/useless nets, 681/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1015/0 useful/useless nets, 768/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1015/0 useful/useless nets, 768/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1311/117 useful/useless nets, 970/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 166 (3.84), #lev = 7 (2.57)
GAT-100 : Mapper mapped 393 instances into 166 LUTs, name keeping = 42%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 983/0 useful/useless nets, 736/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 236 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 166 LUT to BLE ...
PAK-BLE-302 : Packed 166 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 181 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (181 nodes)...
PAK-SEQ-302 : #1: Packed 69 SEQ (937 nodes)...
PAK-SEQ-303 : Packed 69 SEQ with LUT/SLICE
PAK-SEQ-304 : 49 single LUT's are left
PAK-SEQ-304 : 181 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 278/530 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (80 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.083399s wall, 0.873606s user + 0.187201s system = 1.060807s CPU (97.9%)

CMD-006 : used memory is 330 MB, reserved memory is 279 MB, peak memory is 414 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.353805s wall, 1.138807s user + 0.234002s system = 1.372809s CPU (101.4%)

CMD-006 : used memory is 330 MB, reserved memory is 279 MB, peak memory is 414 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 268 instances
RUN-001 : 121 mslices, 122 lslices, 4 pads, 13 brams, 0 dsps
RUN-001 : There are total 766 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 398 nets have 2 pins
RUN-001 : 268 nets have [3 - 5] pins
RUN-001 : 22 nets have [6 - 10] pins
RUN-001 : 14 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 2 nets have 100+ pins
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
GUI-001 : User closes chip watcher ...
GUI-001 : User opens chip watcher ...
GUI-001 : Enable bus trigger u_mem/dob success
CMD-004 : start command "import_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 43 trigger nets, 43 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=151) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=151) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_43 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=43,STOP_LEN=682) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_43
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=151)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=151)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_43"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=43,STOP_LEN=682)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=682)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=151)
FLT-300 : Flatten model register(CTRL_REG_LEN=151)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_43
FLT-300 : Flatten model trigger_node(DET_NUM=43,STOP_LEN=682)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=682)
FLT-300 : Flatten model write_ctrl(STOP_LEN=682)
MRG-300 : Merged 221 instances.
MRG-300 : Merged 442 instances.
OPT-300 : Optimize round 1
RTL-100 : 1453/75 useful/useless nets, 1205/17 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/level_1_r_reg
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/ctl_last_reg
MUX-301 : Optimized 0 mux instances.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 433 better
OPT-300 : Optimize round 2
RTL-100 : 1087/356 useful/useless nets, 839/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 8 better
OPT-300 : Optimize round 3
RTL-100 : 1087/0 useful/useless nets, 839/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1174/0 useful/useless nets, 926/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1174/0 useful/useless nets, 926/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1662/117 useful/useless nets, 1320/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 197 (4.21), #lev = 7 (2.57)
GAT-100 : Mapper mapped 683 instances into 197 LUTs, name keeping = 37%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1075/0 useful/useless nets, 827/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 429 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 197 LUT to BLE ...
PAK-BLE-302 : Packed 197 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 374 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (374 nodes)...
PAK-SEQ-302 : #1: Packed 91 SEQ (1588 nodes)...
PAK-SEQ-303 : Packed 91 SEQ with LUT/SLICE
PAK-SEQ-304 : 58 single LUT's are left
PAK-SEQ-304 : 374 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 480/599 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (187 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.559892s wall, 1.591210s user + 0.031200s system = 1.622410s CPU (104.0%)

CMD-006 : used memory is 340 MB, reserved memory is 290 MB, peak memory is 414 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  2.056098s wall, 2.152814s user + 0.078001s system = 2.230814s CPU (108.5%)

CMD-006 : used memory is 340 MB, reserved memory is 290 MB, peak memory is 414 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 370 instances
RUN-001 : 173 mslices, 173 lslices, 4 pads, 13 brams, 0 dsps
RUN-001 : There are total 939 nets
RUN-001 : 499 nets have 2 pins
RUN-001 : 388 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 17 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
GUI-001 : Disable bus trigger net u_mem/addrb success
GUI-001 : Disable bus trigger net u_mem/dob success
GUI-001 : Enable net trigger u_mem/addrb[0] success
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 1 trigger nets, 43 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=25) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=25) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_1 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=1,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_1
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=25)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=25)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_1"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=1,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=25)
FLT-300 : Flatten model register(CTRL_REG_LEN=25)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_1
FLT-300 : Flatten model trigger_node(DET_NUM=1,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 11 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 801/75 useful/useless nets, 554/16 useful/useless insts
MUX-301 : Optimized 1 mux instances.
OPT-301 : Optimize round 1, 178 better
OPT-300 : Optimize round 2
RTL-100 : 694/107 useful/useless nets, 447/3 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 5 better
OPT-300 : Optimize round 3
RTL-100 : 694/0 useful/useless nets, 447/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 779/0 useful/useless nets, 532/0 useful/useless insts
RTL-100 : Optimize round 1, 4 better
RTL-100 : Optimize round 2
RTL-100 : 779/0 useful/useless nets, 532/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1015/117 useful/useless nets, 674/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 99 (3.75), #lev = 5 (2.51)
GAT-100 : Mapper mapped 189 instances into 99 LUTs, name keeping = 59%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 824/0 useful/useless nets, 577/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 144 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 99 LUT to BLE ...
PAK-BLE-302 : Packed 99 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 89 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (89 nodes)...
PAK-SEQ-302 : #1: Packed 29 SEQ (577 nodes)...
PAK-SEQ-303 : Packed 29 SEQ with LUT/SLICE
PAK-SEQ-304 : 22 single LUT's are left
PAK-SEQ-304 : 89 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 159/411 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
RUN-001 : ChipWatcher: Clear obsolete physical data.
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 204 instances
RUN-001 : 89 mslices, 90 lslices, 4 pads, 13 brams, 0 dsps
RUN-001 : There are total 607 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 346 nets have 2 pins
RUN-001 : 163 nets have [3 - 5] pins
RUN-001 : 24 nets have [6 - 10] pins
RUN-001 : 13 nets have [11 - 20] pins
RUN-001 : 9 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
GUI-001 : Disable bus data u_mem/dob success
GUI-001 : Disable bus data u_mem/addrb success
GUI-001 : Enable data bus u_mem/addrb success
GUI-001 : Disable bus data u_mem/addrb success
GUI-001 : Enable bus trigger u_mem/addrb success
GUI-001 : Enable data bus u_mem/addrb success
GUI-001 : Disable bus data u_mem/addrb success
GUI-001 : Enable data bus u_mem/dob success
GUI-001 : Disable bus trigger net u_mem/addrb success
GUI-001 : Enable bus trigger u_mem/dob success
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 32 trigger nets, 32 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=118) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=118) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_32 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=32,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_32
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=118)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=118)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_32"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=32,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=118)
FLT-300 : Flatten model register(CTRL_REG_LEN=118)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_32
FLT-300 : Flatten model trigger_node(DET_NUM=32,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 166 instances.
MRG-300 : Merged 442 instances.
OPT-300 : Optimize round 1
RTL-100 : 1266/75 useful/useless nets, 1018/16 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/level_1_r_reg
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/ctl_last_reg
MUX-301 : Optimized 0 mux instances.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 366 better
OPT-300 : Optimize round 2
RTL-100 : 966/290 useful/useless nets, 718/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 8 better
OPT-300 : Optimize round 3
RTL-100 : 966/0 useful/useless nets, 718/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1053/0 useful/useless nets, 805/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1053/0 useful/useless nets, 805/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1475/117 useful/useless nets, 1133/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 148 (4.01), #lev = 7 (2.57)
GAT-100 : Mapper mapped 463 instances into 148 LUTs, name keeping = 41%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1059/0 useful/useless nets, 811/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 330 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 148 LUT to BLE ...
PAK-BLE-302 : Packed 148 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 275 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (275 nodes)...
PAK-SEQ-302 : #1: Packed 59 SEQ (1183 nodes)...
PAK-SEQ-303 : Packed 59 SEQ with LUT/SLICE
PAK-SEQ-304 : 41 single LUT's are left
PAK-SEQ-304 : 275 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 364/615 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (145 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.041194s wall, 0.936006s user + 0.109201s system = 1.045207s CPU (100.4%)

CMD-006 : used memory is 345 MB, reserved memory is 295 MB, peak memory is 414 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.419344s wall, 1.310408s user + 0.109201s system = 1.419609s CPU (100.0%)

CMD-006 : used memory is 345 MB, reserved memory is 295 MB, peak memory is 414 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 310 instances
RUN-001 : 143 mslices, 143 lslices, 4 pads, 12 brams, 0 dsps
RUN-001 : There are total 842 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 452 nets have 2 pins
RUN-001 : 290 nets have [3 - 5] pins
RUN-001 : 26 nets have [6 - 10] pins
RUN-001 : 9 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 308 instances, 286 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2954, tnet num: 840, tinst num: 307, tnode num: 3956, tedge num: 4797.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 840 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 482 clock pins, and constraint 1000 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.120460s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (116.6%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 117110
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 12%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(423): len = 91107.3, overlap = 27
PLC-004 : Step(424): len = 80175.2, overlap = 27
PLC-004 : Step(425): len = 71641.7, overlap = 26.5
PLC-004 : Step(426): len = 64405.4, overlap = 28
PLC-004 : Step(427): len = 58032.4, overlap = 27.25
PLC-004 : Step(428): len = 52432.8, overlap = 28
PLC-004 : Step(429): len = 47075.5, overlap = 29.5
PLC-004 : Step(430): len = 40488.3, overlap = 27.5
PLC-004 : Step(431): len = 35678.1, overlap = 31
PLC-004 : Step(432): len = 31839.5, overlap = 31.75
PLC-004 : Step(433): len = 25145, overlap = 35.75
PLC-004 : Step(434): len = 20450.8, overlap = 37.25
PLC-004 : Step(435): len = 17493.6, overlap = 41.5
PLC-004 : Step(436): len = 12827.2, overlap = 48.5
PLC-004 : Step(437): len = 10589.7, overlap = 52
PLC-004 : Step(438): len = 9736.8, overlap = 53.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 8.1968e-06
PLC-004 : Step(439): len = 10325.7, overlap = 53.25
PLC-004 : Step(440): len = 10569.6, overlap = 53.25
PLC-004 : Step(441): len = 10237.6, overlap = 52.75
PLC-004 : Step(442): len = 10012.2, overlap = 44.5
PLC-004 : Step(443): len = 10030.5, overlap = 44.5
PLC-004 : Step(444): len = 10411.9, overlap = 43.75
PLC-004 : Step(445): len = 10492.9, overlap = 43.75
PLC-004 : Step(446): len = 10393.9, overlap = 43.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.63936e-05
PLC-004 : Step(447): len = 10354.9, overlap = 43.75
PLC-004 : Step(448): len = 10659.1, overlap = 43
PLC-001 : :::3::: Try harder cell spreading with beta_ = 2.47096e-05
PLC-004 : Step(449): len = 10799.9, overlap = 43
PLC-004 : Step(450): len = 10882.6, overlap = 42
PLC-004 : Step(451): len = 11040.2, overlap = 40.75
PLC-004 : Step(452): len = 11695.7, overlap = 40.25
PLC-004 : Step(453): len = 11786.4, overlap = 39.5
PLC-004 : Step(454): len = 12048.8, overlap = 38.25
PLC-004 : Step(455): len = 12057.3, overlap = 37.25
PLC-004 : Step(456): len = 12165.5, overlap = 35.75
PLC-004 : Step(457): len = 12497.5, overlap = 35.5
PLC-001 : :::4::: Try harder cell spreading with beta_ = 4.94192e-05
PLC-004 : Step(458): len = 12478.7, overlap = 35.25
PLC-004 : Step(459): len = 12534.3, overlap = 35
PLC-001 : :::5::: Try harder cell spreading with beta_ = 4.97628e-05
PLC-004 : Step(460): len = 12581.9, overlap = 35
PLC-004 : Step(461): len = 12776.7, overlap = 34.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 5.75128e-05
PLC-004 : Step(462): len = 12768.9, overlap = 34
PLC-004 : Step(463): len = 13230.2, overlap = 32.5
PLC-004 : Step(464): len = 13598.8, overlap = 32.25
PLC-004 : Step(465): len = 13464, overlap = 32.25
PLC-004 : Step(466): len = 13444.4, overlap = 32
PLC-004 : Step(467): len = 13461.6, overlap = 32
PLC-001 : :::7::: Try harder cell spreading with beta_ = 8.53808e-05
PLC-004 : Step(468): len = 13467.6, overlap = 32.25
PLC-004 : Step(469): len = 16148.7, overlap = 27
PLC-004 : Step(470): len = 16232.3, overlap = 27
PLC-004 : Step(471): len = 16041.5, overlap = 24.75
PLC-004 : Step(472): len = 15999, overlap = 25.5
PLC-004 : Step(473): len = 15878.1, overlap = 25.5
PLC-004 : Step(474): len = 15747.9, overlap = 25.25
PLC-001 : :::8::: Try harder cell spreading with beta_ = 0.000154044
PLC-004 : Step(475): len = 15799.2, overlap = 25.25
PLC-004 : Step(476): len = 15809.5, overlap = 25.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.71795e-06
PLC-004 : Step(477): len = 20999.8, overlap = 14.75
PLC-004 : Step(478): len = 20925, overlap = 15.5
PLC-004 : Step(479): len = 20529.7, overlap = 15.25
PLC-004 : Step(480): len = 19900.5, overlap = 16.5
PLC-004 : Step(481): len = 19207, overlap = 18.75
PLC-004 : Step(482): len = 18804.2, overlap = 17.75
PLC-004 : Step(483): len = 18666.8, overlap = 17.25
PLC-004 : Step(484): len = 18647.5, overlap = 17.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 7.4359e-06
PLC-004 : Step(485): len = 18550.2, overlap = 17.75
PLC-004 : Step(486): len = 18550.2, overlap = 17.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.48718e-05
PLC-004 : Step(487): len = 18656.3, overlap = 17.25
PLC-004 : Step(488): len = 18785, overlap = 16.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.06379e-05
PLC-004 : Step(489): len = 18782.5, overlap = 42.75
PLC-004 : Step(490): len = 18943.8, overlap = 42.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.12758e-05
PLC-004 : Step(491): len = 19290.2, overlap = 40
PLC-004 : Step(492): len = 20245.6, overlap = 36
PLC-004 : Step(493): len = 20263.2, overlap = 34
PLC-004 : Step(494): len = 20236, overlap = 34
PLC-004 : Step(495): len = 20258.4, overlap = 34.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 4.25517e-05
PLC-004 : Step(496): len = 20384.9, overlap = 33.5
PLC-004 : Step(497): len = 20740.2, overlap = 33.5
PLC-004 : Step(498): len = 21044.8, overlap = 33
PLC-001 : :::3::: Try harder cell spreading with beta_ = 8.51033e-05
PLC-004 : Step(499): len = 21346.7, overlap = 32
PLC-004 : Step(500): len = 21765.2, overlap = 28.5
PLC-004 : Step(501): len = 22005.7, overlap = 29.5
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000170207
PLC-004 : Step(502): len = 22294.2, overlap = 30
PLC-004 : Step(503): len = 22745.9, overlap = 29.5
PLC-004 : Step(504): len = 22927.3, overlap = 28.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000340413
PLC-004 : Step(505): len = 23158.2, overlap = 27.75
PLC-004 : Step(506): len = 23864.3, overlap = 27
PLC-004 : Step(507): len = 24140.2, overlap = 26
PLC-004 : Step(508): len = 24103.1, overlap = 26
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000680826
PLC-004 : Step(509): len = 24460.4, overlap = 26.25
PLC-004 : Step(510): len = 24867.1, overlap = 26
PLC-004 : Step(511): len = 25094.4, overlap = 26.25
PLC-004 : Step(512): len = 25080, overlap = 25.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000582424
PLC-004 : Step(513): len = 26236.9, overlap = 7
PLC-004 : Step(514): len = 26010.6, overlap = 9.5
PLC-004 : Step(515): len = 25633.3, overlap = 12.75
PLC-004 : Step(516): len = 25308, overlap = 13.75
PLC-004 : Step(517): len = 25118, overlap = 15.5
PLC-004 : Step(518): len = 25041.8, overlap = 15
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00115659
PLC-004 : Step(519): len = 25261.3, overlap = 16
PLC-004 : Step(520): len = 25394.7, overlap = 16
PLC-004 : Step(521): len = 25449.2, overlap = 16.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00226146
PLC-004 : Step(522): len = 25625.1, overlap = 16
PLC-004 : Step(523): len = 25761.8, overlap = 15.5
PLC-004 : Step(524): len = 25818.3, overlap = 15
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 26712.8, Over = 0
PLC-001 : Spreading special nets. 10 overflows in 750 tiles.
PLC-001 : 15 instances has been re-located, deltaX = 12, deltaY = 9.
PLC-001 : Final: Len = 27186.8, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2954, tnet num: 840, tinst num: 307, tnode num: 3956, tedge num: 4797.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 297 has valid locations, 8 needs to be replaced
PLC-001 : design contains 315 instances, 293 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2975, tnet num: 847, tinst num: 314, tnode num: 3991, tedge num: 4825.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 847 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 496 clock pins, and constraint 1014 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.115247s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (94.8%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 27467.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(525): len = 27287.7, overlap = 0
PLC-004 : Step(526): len = 27287.7, overlap = 0
PLC-004 : Step(527): len = 27287.7, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 8.64488e-06
PLC-004 : Step(528): len = 27227.6, overlap = 0.5
PLC-004 : Step(529): len = 27227.6, overlap = 0.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.72898e-05
PLC-004 : Step(530): len = 27237.2, overlap = 0.25
PLC-004 : Step(531): len = 27237.2, overlap = 0.25
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.54857e-05
PLC-004 : Step(532): len = 27227.6, overlap = 1.5
PLC-004 : Step(533): len = 27227.6, overlap = 1.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.98002e-05
PLC-004 : Step(534): len = 27206.6, overlap = 1.25
PLC-004 : Step(535): len = 27206.6, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 27222.6, Over = 0
PLC-001 : Spreading special nets. 3 overflows in 750 tiles.
PLC-001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PLC-001 : Final: Len = 27310.6, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  2.422185s wall, 2.917219s user + 1.014007s system = 3.931225s CPU (162.3%)

CMD-006 : used memory is 357 MB, reserved memory is 303 MB, peak memory is 414 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 175 to 140
RUN-001 : Pin misalignment score is improved from 140 to 137
RUN-001 : Pin misalignment score is improved from 137 to 137
RUN-001 : Pin local connectivity score is improved from 62 to 1
RUN-001 : Pin misalignment score is improved from 143 to 132
RUN-001 : Pin misalignment score is improved from 132 to 133
RUN-001 : Pin local connectivity score is improved from 8 to 1
RTE-301 : End pin swap;  0.134766s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (104.2%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 317 instances
RUN-001 : 150 mslices, 143 lslices, 4 pads, 12 brams, 0 dsps
RUN-001 : There are total 849 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 451 nets have 2 pins
RUN-001 : 290 nets have [3 - 5] pins
RUN-001 : 27 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 13 nets have [21 - 99] pins
RUN-001 : 2 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 30256, over cnt = 124(1%), over = 253, worst = 12
RTE-302 : len = 31152, over cnt = 81(1%), over = 151, worst = 7
RTE-302 : len = 31728, over cnt = 74(0%), over = 110, worst = 6
RTE-302 : len = 33616, over cnt = 16(0%), over = 30, worst = 4
RTE-302 : len = 34176, over cnt = 12(0%), over = 22, worst = 3
RTE-302 : len = 34192, over cnt = 11(0%), over = 21, worst = 3
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2975, tnet num: 847, tinst num: 314, tnode num: 3991, tedge num: 4825.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 847 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 496 clock pins, and constraint 1014 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.256863s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (97.2%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 53% nets. 
RTE-301 : Routed 61% nets. 
RTE-301 : Routed 64% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 :  0.891394s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (136.5%)

RTE-302 : len = 59008, over cnt = 226(0%), over = 235, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.294737s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (111.2%)

RTE-302 : len = 57640, over cnt = 108(0%), over = 110, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.092552s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (118.0%)

RTE-302 : len = 57584, over cnt = 50(0%), over = 51, worst = 2
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.121059s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.1%)

RTE-302 : len = 57496, over cnt = 18(0%), over = 18, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.054556s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (114.4%)

RTE-302 : len = 57528, over cnt = 10(0%), over = 10, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.033735s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.5%)

RTE-302 : len = 57528, over cnt = 8(0%), over = 8, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.038503s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (121.6%)

RTE-302 : len = 57408, over cnt = 8(0%), over = 8, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.035762s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.2%)

RTE-302 : len = 57408, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.029313s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.4%)

RTE-302 : len = 57408, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.030020s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (155.9%)

RTE-302 : len = 57432, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.023586s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (132.3%)

RTE-302 : len = 57472, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  0.009463s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (164.9%)

RTE-302 : len = 57488, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 57488
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  2.753195s wall, 3.073220s user + 0.062400s system = 3.135620s CPU (113.9%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.192480s wall, 3.525623s user + 0.062400s system = 3.588023s CPU (112.4%)

CMD-006 : used memory is 364 MB, reserved memory is 308 MB, peak memory is 446 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  277   out of   4480    6.18%
#reg                  400   out of   4480    8.93%
#le                   528
  #lut only           128   out of    528   24.24%
  #reg only           251   out of    528   47.54%
  #lut&reg            149   out of    528   28.22%
#dsp                    0   out of     15    0.00%
#bram                  12   out of     12  100.00%
  #bram9k              12
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011001001010101100100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 317
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 849, pip num: 6386
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 422 valid insts, and 17038 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011001001010101100100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.219822s wall, 6.739243s user + 0.140401s system = 6.879644s CPU (163.0%)

CMD-006 : used memory is 369 MB, reserved memory is 313 MB, peak memory is 446 MB
CMD-004 : start command "download -bit G:\ELF2_SOC_Release\trunk\Demo\AHB_Demo\AHB_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit" in  1.646282s wall, 1.622410s user + 0.031200s system = 1.653611s CPU (100.4%)

CMD-006 : used memory is 472 MB, reserved memory is 417 MB, peak memory is 476 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 9"
CMD-005 : finish command "program_spief2 -cable 0 -spd 9" in  41.897988s wall, 1.450809s user + 0.062400s system = 1.513210s CPU (3.6%)

CMD-006 : used memory is 474 MB, reserved memory is 419 MB, peak memory is 477 MB
CMD-004 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.660207s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (5.6%)

CMD-006 : used memory is 402 MB, reserved memory is 347 MB, peak memory is 477 MB
CMD-004 : start command "program -cable 0 -spd 1"
CMD-005 : finish command "download -bit G:\ELF2_SOC_Release\trunk\Demo\AHB_Demo\AHB_FPGA144\Quick_Start.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0" in  45.854829s wall, 3.494422s user + 0.124801s system = 3.619223s CPU (7.9%)

CMD-006 : used memory is 387 MB, reserved memory is 334 MB, peak memory is 477 MB
GUI-001 : Download success!
GUI-001 : User closes chip watcher ...
GUI-001 : User opens chip watcher ...
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
GUI-001 : User closes chip watcher ...
GUI-001 : User opens chip watcher ...
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 850, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.697482s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (7.4%)

CMD-006 : used memory is 403 MB, reserved memory is 348 MB, peak memory is 477 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.846018s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (25.2%)

CMD-006 : used memory is 391 MB, reserved memory is 336 MB, peak memory is 477 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 32 trigger nets, 32 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=118) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=118) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_32 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=32,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_32
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=118)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=118)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_32"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=32,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=118)
FLT-300 : Flatten model register(CTRL_REG_LEN=118)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_32
FLT-300 : Flatten model trigger_node(DET_NUM=32,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 166 instances.
MRG-300 : Merged 442 instances.
OPT-300 : Optimize round 1
RTL-100 : 1266/75 useful/useless nets, 1018/16 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/level_1_r_reg
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/ctl_last_reg
MUX-301 : Optimized 0 mux instances.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 366 better
OPT-300 : Optimize round 2
RTL-100 : 966/290 useful/useless nets, 718/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 8 better
OPT-300 : Optimize round 3
RTL-100 : 966/0 useful/useless nets, 718/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1053/0 useful/useless nets, 805/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1053/0 useful/useless nets, 805/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1475/117 useful/useless nets, 1133/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 148 (4.01), #lev = 7 (2.57)
GAT-100 : Mapper mapped 463 instances into 148 LUTs, name keeping = 41%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1059/0 useful/useless nets, 811/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 330 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 148 LUT to BLE ...
PAK-BLE-302 : Packed 148 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 275 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (275 nodes)...
PAK-SEQ-302 : #1: Packed 59 SEQ (1183 nodes)...
PAK-SEQ-303 : Packed 59 SEQ with LUT/SLICE
PAK-SEQ-304 : 41 single LUT's are left
PAK-SEQ-304 : 275 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 364/615 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (145 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.162486s wall, 1.060807s user + 0.140401s system = 1.201208s CPU (103.3%)

CMD-006 : used memory is 392 MB, reserved memory is 336 MB, peak memory is 477 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.600757s wall, 1.591210s user + 0.171601s system = 1.762811s CPU (110.1%)

CMD-006 : used memory is 392 MB, reserved memory is 336 MB, peak memory is 477 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 310 instances
RUN-001 : 143 mslices, 143 lslices, 4 pads, 12 brams, 0 dsps
RUN-001 : There are total 842 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 452 nets have 2 pins
RUN-001 : 290 nets have [3 - 5] pins
RUN-001 : 26 nets have [6 - 10] pins
RUN-001 : 9 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 308 instances, 286 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2954, tnet num: 840, tinst num: 307, tnode num: 3956, tedge num: 4797.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 840 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 482 clock pins, and constraint 1000 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.132709s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (164.6%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 117110
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 12%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(536): len = 91107.3, overlap = 27
PLC-004 : Step(537): len = 80175.2, overlap = 27
PLC-004 : Step(538): len = 71641.7, overlap = 26.5
PLC-004 : Step(539): len = 64405.4, overlap = 28
PLC-004 : Step(540): len = 58032.4, overlap = 27.25
PLC-004 : Step(541): len = 52432.8, overlap = 28
PLC-004 : Step(542): len = 47075.5, overlap = 29.5
PLC-004 : Step(543): len = 40488.3, overlap = 27.5
PLC-004 : Step(544): len = 35678.1, overlap = 31
PLC-004 : Step(545): len = 31839.5, overlap = 31.75
PLC-004 : Step(546): len = 25145, overlap = 35.75
PLC-004 : Step(547): len = 20450.8, overlap = 37.25
PLC-004 : Step(548): len = 17493.6, overlap = 41.5
PLC-004 : Step(549): len = 12827.2, overlap = 48.5
PLC-004 : Step(550): len = 10589.7, overlap = 52
PLC-004 : Step(551): len = 9736.8, overlap = 53.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 8.1968e-06
PLC-004 : Step(552): len = 10325.7, overlap = 53.25
PLC-004 : Step(553): len = 10569.6, overlap = 53.25
PLC-004 : Step(554): len = 10237.6, overlap = 52.75
PLC-004 : Step(555): len = 10012.2, overlap = 44.5
PLC-004 : Step(556): len = 10030.5, overlap = 44.5
PLC-004 : Step(557): len = 10411.9, overlap = 43.75
PLC-004 : Step(558): len = 10492.9, overlap = 43.75
PLC-004 : Step(559): len = 10393.9, overlap = 43.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.63936e-05
PLC-004 : Step(560): len = 10354.9, overlap = 43.75
PLC-004 : Step(561): len = 10659.1, overlap = 43
PLC-001 : :::3::: Try harder cell spreading with beta_ = 2.47096e-05
PLC-004 : Step(562): len = 10799.9, overlap = 43
PLC-004 : Step(563): len = 10882.6, overlap = 42
PLC-004 : Step(564): len = 11040.2, overlap = 40.75
PLC-004 : Step(565): len = 11695.7, overlap = 40.25
PLC-004 : Step(566): len = 11786.4, overlap = 39.5
PLC-004 : Step(567): len = 12048.8, overlap = 38.25
PLC-004 : Step(568): len = 12057.3, overlap = 37.25
PLC-004 : Step(569): len = 12165.5, overlap = 35.75
PLC-004 : Step(570): len = 12497.5, overlap = 35.5
PLC-001 : :::4::: Try harder cell spreading with beta_ = 4.94192e-05
PLC-004 : Step(571): len = 12478.7, overlap = 35.25
PLC-004 : Step(572): len = 12534.3, overlap = 35
PLC-001 : :::5::: Try harder cell spreading with beta_ = 4.97628e-05
PLC-004 : Step(573): len = 12581.9, overlap = 35
PLC-004 : Step(574): len = 12776.7, overlap = 34.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 5.75128e-05
PLC-004 : Step(575): len = 12768.9, overlap = 34
PLC-004 : Step(576): len = 13230.2, overlap = 32.5
PLC-004 : Step(577): len = 13598.8, overlap = 32.25
PLC-004 : Step(578): len = 13464, overlap = 32.25
PLC-004 : Step(579): len = 13444.4, overlap = 32
PLC-004 : Step(580): len = 13461.6, overlap = 32
PLC-001 : :::7::: Try harder cell spreading with beta_ = 8.53808e-05
PLC-004 : Step(581): len = 13467.6, overlap = 32.25
PLC-004 : Step(582): len = 16148.7, overlap = 27
PLC-004 : Step(583): len = 16232.3, overlap = 27
PLC-004 : Step(584): len = 16041.5, overlap = 24.75
PLC-004 : Step(585): len = 15999, overlap = 25.5
PLC-004 : Step(586): len = 15878.1, overlap = 25.5
PLC-004 : Step(587): len = 15747.9, overlap = 25.25
PLC-001 : :::8::: Try harder cell spreading with beta_ = 0.000154044
PLC-004 : Step(588): len = 15799.2, overlap = 25.25
PLC-004 : Step(589): len = 15809.5, overlap = 25.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.71795e-06
PLC-004 : Step(590): len = 20999.8, overlap = 14.75
PLC-004 : Step(591): len = 20925, overlap = 15.5
PLC-004 : Step(592): len = 20529.7, overlap = 15.25
PLC-004 : Step(593): len = 19900.5, overlap = 16.5
PLC-004 : Step(594): len = 19207, overlap = 18.75
PLC-004 : Step(595): len = 18804.2, overlap = 17.75
PLC-004 : Step(596): len = 18666.8, overlap = 17.25
PLC-004 : Step(597): len = 18647.5, overlap = 17.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 7.4359e-06
PLC-004 : Step(598): len = 18550.2, overlap = 17.75
PLC-004 : Step(599): len = 18550.2, overlap = 17.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.48718e-05
PLC-004 : Step(600): len = 18656.3, overlap = 17.25
PLC-004 : Step(601): len = 18785, overlap = 16.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.06379e-05
PLC-004 : Step(602): len = 18782.5, overlap = 42.75
PLC-004 : Step(603): len = 18943.8, overlap = 42.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.12758e-05
PLC-004 : Step(604): len = 19290.2, overlap = 40
PLC-004 : Step(605): len = 20245.6, overlap = 36
PLC-004 : Step(606): len = 20263.2, overlap = 34
PLC-004 : Step(607): len = 20236, overlap = 34
PLC-004 : Step(608): len = 20258.4, overlap = 34.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 4.25517e-05
PLC-004 : Step(609): len = 20384.9, overlap = 33.5
PLC-004 : Step(610): len = 20740.2, overlap = 33.5
PLC-004 : Step(611): len = 21044.8, overlap = 33
PLC-001 : :::3::: Try harder cell spreading with beta_ = 8.51033e-05
PLC-004 : Step(612): len = 21346.7, overlap = 32
PLC-004 : Step(613): len = 21765.2, overlap = 28.5
PLC-004 : Step(614): len = 22005.7, overlap = 29.5
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000170207
PLC-004 : Step(615): len = 22294.2, overlap = 30
PLC-004 : Step(616): len = 22745.9, overlap = 29.5
PLC-004 : Step(617): len = 22927.3, overlap = 28.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000340413
PLC-004 : Step(618): len = 23158.2, overlap = 27.75
PLC-004 : Step(619): len = 23864.3, overlap = 27
PLC-004 : Step(620): len = 24140.2, overlap = 26
PLC-004 : Step(621): len = 24103.1, overlap = 26
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000680826
PLC-004 : Step(622): len = 24460.4, overlap = 26.25
PLC-004 : Step(623): len = 24867.1, overlap = 26
PLC-004 : Step(624): len = 25094.4, overlap = 26.25
PLC-004 : Step(625): len = 25080, overlap = 25.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.923393
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000582424
PLC-004 : Step(626): len = 26236.9, overlap = 7
PLC-004 : Step(627): len = 26010.6, overlap = 9.5
PLC-004 : Step(628): len = 25633.3, overlap = 12.75
PLC-004 : Step(629): len = 25308, overlap = 13.75
PLC-004 : Step(630): len = 25118, overlap = 15.5
PLC-004 : Step(631): len = 25041.8, overlap = 15
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00115659
PLC-004 : Step(632): len = 25261.3, overlap = 16
PLC-004 : Step(633): len = 25394.7, overlap = 16
PLC-004 : Step(634): len = 25449.2, overlap = 16.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00226146
PLC-004 : Step(635): len = 25625.1, overlap = 16
PLC-004 : Step(636): len = 25761.8, overlap = 15.5
PLC-004 : Step(637): len = 25818.3, overlap = 15
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 26712.8, Over = 0
PLC-001 : Spreading special nets. 10 overflows in 750 tiles.
PLC-001 : 15 instances has been re-located, deltaX = 12, deltaY = 9.
PLC-001 : Final: Len = 27186.8, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2954, tnet num: 840, tinst num: 307, tnode num: 3956, tedge num: 4797.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 297 has valid locations, 8 needs to be replaced
PLC-001 : design contains 315 instances, 293 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2975, tnet num: 847, tinst num: 314, tnode num: 3991, tedge num: 4825.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 847 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 496 clock pins, and constraint 1014 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.117158s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (119.8%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 27467.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(638): len = 27287.7, overlap = 0
PLC-004 : Step(639): len = 27287.7, overlap = 0
PLC-004 : Step(640): len = 27287.7, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 8.64488e-06
PLC-004 : Step(641): len = 27227.6, overlap = 0.5
PLC-004 : Step(642): len = 27227.6, overlap = 0.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.72898e-05
PLC-004 : Step(643): len = 27237.2, overlap = 0.25
PLC-004 : Step(644): len = 27237.2, overlap = 0.25
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.54857e-05
PLC-004 : Step(645): len = 27227.6, overlap = 1.5
PLC-004 : Step(646): len = 27227.6, overlap = 1.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.921518
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.98002e-05
PLC-004 : Step(647): len = 27206.6, overlap = 1.25
PLC-004 : Step(648): len = 27206.6, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 27222.6, Over = 0
PLC-001 : Spreading special nets. 3 overflows in 750 tiles.
PLC-001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PLC-001 : Final: Len = 27310.6, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  2.627160s wall, 3.354021s user + 0.920406s system = 4.274427s CPU (162.7%)

CMD-006 : used memory is 392 MB, reserved memory is 336 MB, peak memory is 477 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 175 to 140
RUN-001 : Pin misalignment score is improved from 140 to 137
RUN-001 : Pin misalignment score is improved from 137 to 137
RUN-001 : Pin local connectivity score is improved from 62 to 1
RUN-001 : Pin misalignment score is improved from 143 to 132
RUN-001 : Pin misalignment score is improved from 132 to 133
RUN-001 : Pin local connectivity score is improved from 8 to 1
RTE-301 : End pin swap;  0.146454s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (106.5%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 317 instances
RUN-001 : 150 mslices, 143 lslices, 4 pads, 12 brams, 0 dsps
RUN-001 : There are total 849 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 451 nets have 2 pins
RUN-001 : 290 nets have [3 - 5] pins
RUN-001 : 27 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 13 nets have [21 - 99] pins
RUN-001 : 2 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 30256, over cnt = 124(1%), over = 253, worst = 12
RTE-302 : len = 31152, over cnt = 81(1%), over = 151, worst = 7
RTE-302 : len = 31728, over cnt = 74(0%), over = 110, worst = 6
RTE-302 : len = 33616, over cnt = 16(0%), over = 30, worst = 4
RTE-302 : len = 34176, over cnt = 12(0%), over = 22, worst = 3
RTE-302 : len = 34192, over cnt = 11(0%), over = 21, worst = 3
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2975, tnet num: 847, tinst num: 314, tnode num: 3991, tedge num: 4825.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 847 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 496 clock pins, and constraint 1014 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.320254s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (97.4%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 53% nets. 
RTE-301 : Routed 61% nets. 
RTE-301 : Routed 64% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 :  0.991700s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (127.4%)

RTE-302 : len = 59008, over cnt = 226(0%), over = 235, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.301599s wall, 0.296402s user + 0.062400s system = 0.358802s CPU (119.0%)

RTE-302 : len = 57640, over cnt = 108(0%), over = 110, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.109049s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (128.8%)

RTE-302 : len = 57584, over cnt = 50(0%), over = 51, worst = 2
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.136382s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (114.4%)

RTE-302 : len = 57496, over cnt = 18(0%), over = 18, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.057709s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (108.1%)

RTE-302 : len = 57528, over cnt = 10(0%), over = 10, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.042435s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.3%)

RTE-302 : len = 57528, over cnt = 8(0%), over = 8, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.104728s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (104.3%)

RTE-302 : len = 57408, over cnt = 8(0%), over = 8, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.042170s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (74.0%)

RTE-302 : len = 57408, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.063205s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.7%)

RTE-302 : len = 57408, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.030481s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (102.4%)

RTE-302 : len = 57432, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.025897s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (120.5%)

RTE-302 : len = 57472, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  0.015606s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.0%)

RTE-302 : len = 57488, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 57488
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.126624s wall, 3.400822s user + 0.140401s system = 3.541223s CPU (113.3%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.644398s wall, 3.915625s user + 0.140401s system = 4.056026s CPU (111.3%)

CMD-006 : used memory is 380 MB, reserved memory is 324 MB, peak memory is 477 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  277   out of   4480    6.18%
#reg                  400   out of   4480    8.93%
#le                   528
  #lut only           128   out of    528   24.24%
  #reg only           251   out of    528   47.54%
  #lut&reg            149   out of    528   28.22%
#dsp                    0   out of     15    0.00%
#bram                  12   out of     12  100.00%
  #bram9k              12
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011001001010101100100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 317
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 849, pip num: 6386
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 422 valid insts, and 17038 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011001001010101100100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.285662s wall, 6.520842s user + 0.093601s system = 6.614442s CPU (154.3%)

CMD-006 : used memory is 386 MB, reserved memory is 331 MB, peak memory is 477 MB
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 850, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.654921s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (8.5%)

CMD-006 : used memory is 419 MB, reserved memory is 364 MB, peak memory is 477 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.831003s wall, 0.717605s user + 0.046800s system = 0.764405s CPU (27.0%)

CMD-006 : used memory is 406 MB, reserved memory is 351 MB, peak memory is 477 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000100
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
CMD-004 : start command "rdbk_bram -bram =0x000F -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000F successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101101000000100000000000000000
GUI-001 : Enable data bus u_mem/addrb success
GUI-001 : User closes chip watcher ...
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 32 trigger nets, 43 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=118) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=118) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_32 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=32,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_32
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=118)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=118)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_32"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=32,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=118)
FLT-300 : Flatten model register(CTRL_REG_LEN=118)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_32
FLT-300 : Flatten model trigger_node(DET_NUM=32,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 166 instances.
MRG-300 : Merged 442 instances.
OPT-300 : Optimize round 1
RTL-100 : 1266/75 useful/useless nets, 1019/16 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/level_1_r_reg
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/ctl_last_reg
MUX-301 : Optimized 0 mux instances.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 366 better
OPT-300 : Optimize round 2
RTL-100 : 966/290 useful/useless nets, 719/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 8 better
OPT-300 : Optimize round 3
RTL-100 : 966/0 useful/useless nets, 719/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1053/0 useful/useless nets, 806/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1053/0 useful/useless nets, 806/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1475/117 useful/useless nets, 1134/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 148 (4.01), #lev = 7 (2.57)
GAT-100 : Mapper mapped 463 instances into 148 LUTs, name keeping = 41%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1059/0 useful/useless nets, 812/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 330 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 148 LUT to BLE ...
PAK-BLE-302 : Packed 148 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 275 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (275 nodes)...
PAK-SEQ-302 : #1: Packed 59 SEQ (1191 nodes)...
PAK-SEQ-303 : Packed 59 SEQ with LUT/SLICE
PAK-SEQ-304 : 41 single LUT's are left
PAK-SEQ-304 : 275 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 364/616 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (145 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.141049s wall, 1.029607s user + 0.124801s system = 1.154407s CPU (101.2%)

CMD-006 : used memory is 400 MB, reserved memory is 345 MB, peak memory is 477 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.581926s wall, 1.528810s user + 0.156001s system = 1.684811s CPU (106.5%)

CMD-006 : used memory is 400 MB, reserved memory is 345 MB, peak memory is 477 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 311 instances
RUN-001 : 143 mslices, 143 lslices, 4 pads, 13 brams, 0 dsps
RUN-001 : There are total 842 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 441 nets have 2 pins
RUN-001 : 301 nets have [3 - 5] pins
RUN-001 : 20 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
GUI-001 : User opens chip watcher ...
GUI-001 : Disable net data u_mem/dob[31] success
GUI-001 : Disable net data u_mem/dob[30] success
GUI-001 : Enable data bus u_mem/dob success
GUI-001 : Disable bus data u_mem/dob success
GUI-001 : Enable net data u_mem/dob[0] success
GUI-001 : Enable net data u_mem/dob[1] success
GUI-001 : Enable net data u_mem/dob[2] success
GUI-001 : Enable net data u_mem/dob[4] success
GUI-001 : Disable bus trigger net u_mem/dob success
GUI-001 : Enable net data u_mem/dob[3] success
GUI-001 : Enable net data u_mem/dob[7] success
GUI-001 : Enable net data u_mem/dob[6] success
GUI-001 : Enable net data u_mem/dob[5] success
GUI-001 : Enable net trigger u_mem/dob[7] success
GUI-001 : Enable net trigger u_mem/dob[6] success
GUI-001 : Enable net trigger u_mem/dob[5] success
GUI-001 : Enable net trigger u_mem/dob[4] success
GUI-001 : Enable net trigger u_mem/dob[3] success
GUI-001 : Enable net trigger u_mem/dob[2] success
GUI-001 : Enable net trigger u_mem/dob[1] success
GUI-001 : Enable net trigger u_mem/dob[0] success
GUI-001 : Enable bus trigger u_mem/addrb success
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 19 trigger nets, 19 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_19 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=19,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_19
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_19"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=19,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=79)
FLT-300 : Flatten model register(CTRL_REG_LEN=79)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_19
FLT-300 : Flatten model trigger_node(DET_NUM=19,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 101 instances.
MRG-300 : Merged 106 instances.
OPT-300 : Optimize round 1
RTL-100 : 1225/75 useful/useless nets, 976/16 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/level_1_r_reg
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/ctl_last_reg
MUX-301 : Optimized 0 mux instances.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 288 better
OPT-300 : Optimize round 2
RTL-100 : 1003/212 useful/useless nets, 754/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 8 better
OPT-300 : Optimize round 3
RTL-100 : 1003/0 useful/useless nets, 754/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1090/0 useful/useless nets, 841/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1090/0 useful/useless nets, 841/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1434/117 useful/useless nets, 1091/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 160 (4.06), #lev = 6 (2.56)
GAT-100 : Mapper mapped 467 instances into 160 LUTs, name keeping = 45%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1026/0 useful/useless nets, 777/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 285 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 160 LUT to BLE ...
PAK-BLE-302 : Packed 160 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 230 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (230 nodes)...
PAK-SEQ-302 : #1: Packed 68 SEQ (1124 nodes)...
PAK-SEQ-303 : Packed 68 SEQ with LUT/SLICE
PAK-SEQ-304 : 44 single LUT's are left
PAK-SEQ-304 : 230 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 322/572 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (107 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.291477s wall, 1.185608s user + 0.140401s system = 1.326008s CPU (102.7%)

CMD-006 : used memory is 408 MB, reserved memory is 352 MB, peak memory is 477 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 288 instances
RUN-001 : 133 mslices, 132 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 809 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 411 nets have 2 pins
RUN-001 : 295 nets have [3 - 5] pins
RUN-001 : 33 nets have [6 - 10] pins
RUN-001 : 7 nets have [11 - 20] pins
RUN-001 : 9 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 286 instances, 265 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2857, tnet num: 807, tinst num: 285, tnode num: 3729, tedge num: 4647.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 807 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 437 clock pins, and constraint 870 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.101409s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (107.7%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 114379
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 11%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(649): len = 91363.4, overlap = 24.75
PLC-004 : Step(650): len = 80461.8, overlap = 24.75
PLC-004 : Step(651): len = 72105.7, overlap = 22.5
PLC-004 : Step(652): len = 65171.3, overlap = 20.25
PLC-004 : Step(653): len = 59562.5, overlap = 20.25
PLC-004 : Step(654): len = 54225.1, overlap = 21.5
PLC-004 : Step(655): len = 48820, overlap = 22
PLC-004 : Step(656): len = 43812.3, overlap = 22.75
PLC-004 : Step(657): len = 39332.2, overlap = 25.5
PLC-004 : Step(658): len = 33948.9, overlap = 33.25
PLC-004 : Step(659): len = 29099.2, overlap = 38.75
PLC-004 : Step(660): len = 25696.5, overlap = 40
PLC-004 : Step(661): len = 19622.1, overlap = 39.75
PLC-004 : Step(662): len = 15765.2, overlap = 43.5
PLC-004 : Step(663): len = 14436.4, overlap = 44.25
PLC-004 : Step(664): len = 10668.7, overlap = 49.25
PLC-004 : Step(665): len = 10597.4, overlap = 49
PLC-004 : Step(666): len = 8903.9, overlap = 51.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.18982e-05
PLC-004 : Step(667): len = 9413.8, overlap = 47
PLC-004 : Step(668): len = 11215.9, overlap = 44.25
PLC-004 : Step(669): len = 11636.7, overlap = 44.25
PLC-004 : Step(670): len = 10954.4, overlap = 44.5
PLC-004 : Step(671): len = 10458.6, overlap = 44.5
PLC-004 : Step(672): len = 10265.2, overlap = 46.5
PLC-004 : Step(673): len = 10190, overlap = 44.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 2.09831e-05
PLC-004 : Step(674): len = 10407, overlap = 44
PLC-004 : Step(675): len = 10660.2, overlap = 43.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 2.89479e-05
PLC-004 : Step(676): len = 10541.6, overlap = 43.25
PLC-004 : Step(677): len = 10522.6, overlap = 42.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 15%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.27174e-06
PLC-004 : Step(678): len = 17612, overlap = 27.25
PLC-004 : Step(679): len = 17646.4, overlap = 27.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.54348e-06
PLC-004 : Step(680): len = 17451, overlap = 27.5
PLC-004 : Step(681): len = 17416, overlap = 27.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 5.08696e-06
PLC-004 : Step(682): len = 17430.7, overlap = 27
PLC-004 : Step(683): len = 17430.7, overlap = 27
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.01739e-05
PLC-004 : Step(684): len = 17458.1, overlap = 26
PLC-004 : Step(685): len = 17523.9, overlap = 25.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.03479e-05
PLC-004 : Step(686): len = 17596.5, overlap = 25.25
PLC-004 : Step(687): len = 17997.4, overlap = 23.75
PLC-004 : Step(688): len = 19816.3, overlap = 17
PLC-004 : Step(689): len = 19562.7, overlap = 17.25
PLC-004 : Step(690): len = 19448.8, overlap = 16.75
PLC-004 : Step(691): len = 19507, overlap = 16.25
PLC-004 : Step(692): len = 19327.4, overlap = 16
PLC-004 : Step(693): len = 19275.4, overlap = 15.75
PLC-004 : Step(694): len = 19242, overlap = 16.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 4.06957e-05
PLC-004 : Step(695): len = 19111.8, overlap = 16.5
PLC-004 : Step(696): len = 19153.4, overlap = 16.5
PLC-004 : Step(697): len = 19374.3, overlap = 16.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 8.13914e-05
PLC-004 : Step(698): len = 19488.3, overlap = 16.75
PLC-004 : Step(699): len = 19773.4, overlap = 16.5
PLC-004 : Step(700): len = 19946, overlap = 16.5
PLC-004 : Step(701): len = 20031.1, overlap = 16.5
PLC-004 : Step(702): len = 20106.8, overlap = 15.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 15%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.80831e-05
PLC-004 : Step(703): len = 20188.8, overlap = 37.75
PLC-004 : Step(704): len = 20354.1, overlap = 36
PLC-004 : Step(705): len = 20201.9, overlap = 33.25
PLC-004 : Step(706): len = 20143.6, overlap = 33.25
PLC-004 : Step(707): len = 20132.6, overlap = 32.75
PLC-004 : Step(708): len = 20125.9, overlap = 31.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.61661e-05
PLC-004 : Step(709): len = 20036.9, overlap = 32.25
PLC-004 : Step(710): len = 20064.8, overlap = 32.25
PLC-004 : Step(711): len = 20041.5, overlap = 31.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.23323e-05
PLC-004 : Step(712): len = 20478.8, overlap = 28.75
PLC-004 : Step(713): len = 20764, overlap = 27.75
PLC-004 : Step(714): len = 20751, overlap = 28
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000144665
PLC-004 : Step(715): len = 21124.6, overlap = 29.75
PLC-004 : Step(716): len = 21561.6, overlap = 27.5
PLC-004 : Step(717): len = 21647.9, overlap = 27.5
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000289329
PLC-004 : Step(718): len = 22063.2, overlap = 25.75
PLC-004 : Step(719): len = 22663.2, overlap = 23.5
PLC-004 : Step(720): len = 22694.9, overlap = 24.5
PLC-004 : Step(721): len = 22731, overlap = 25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000552409
PLC-004 : Step(722): len = 23029.5, overlap = 23.75
PLC-004 : Step(723): len = 23367.7, overlap = 23.75
PLC-004 : Step(724): len = 23635.5, overlap = 23.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 14%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000704131
PLC-004 : Step(725): len = 25092.9, overlap = 5.5
PLC-004 : Step(726): len = 24794, overlap = 6.75
PLC-004 : Step(727): len = 24308.8, overlap = 11.5
PLC-004 : Step(728): len = 23974.2, overlap = 14.25
PLC-004 : Step(729): len = 23847.3, overlap = 14.25
PLC-004 : Step(730): len = 23723, overlap = 15.25
PLC-004 : Step(731): len = 23555.1, overlap = 16.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00140826
PLC-004 : Step(732): len = 23753, overlap = 14.75
PLC-004 : Step(733): len = 23876.4, overlap = 14.5
PLC-004 : Step(734): len = 23872.6, overlap = 14.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00280583
PLC-004 : Step(735): len = 23993.4, overlap = 13.75
PLC-004 : Step(736): len = 24072.4, overlap = 14
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 25091.2, Over = 0
PLC-001 : Spreading special nets. 13 overflows in 750 tiles.
PLC-001 : 18 instances has been re-located, deltaX = 18, deltaY = 6.
PLC-001 : Final: Len = 25571.2, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2857, tnet num: 807, tinst num: 285, tnode num: 3729, tedge num: 4647.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 275 has valid locations, 6 needs to be replaced
PLC-001 : design contains 291 instances, 270 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2872, tnet num: 812, tinst num: 290, tnode num: 3754, tedge num: 4667.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 812 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 447 clock pins, and constraint 880 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.102385s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (91.4%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 25837.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 12%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(737): len = 25708.9, overlap = 0
PLC-004 : Step(738): len = 25708.9, overlap = 0
PLC-004 : Step(739): len = 25653.4, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 15%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(740): len = 25636.9, overlap = 0.25
PLC-004 : Step(741): len = 25636.9, overlap = 0.25
PLC-004 : Step(742): len = 25650.9, overlap = 0.25
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 15%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.02083e-05
PLC-004 : Step(743): len = 25660.3, overlap = 1
PLC-004 : Step(744): len = 25660.3, overlap = 1
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 15%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000135307
PLC-004 : Step(745): len = 25671.4, overlap = 0.5
PLC-004 : Step(746): len = 25671.4, overlap = 0.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 25681.6, Over = 0
PLC-001 : Spreading special nets. 1 overflows in 750 tiles.
PLC-001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PLC-001 : Final: Len = 25689.6, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  1.863123s wall, 2.464816s user + 0.780005s system = 3.244821s CPU (174.2%)

CMD-006 : used memory is 409 MB, reserved memory is 354 MB, peak memory is 477 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 249 to 211
RUN-001 : Pin misalignment score is improved from 211 to 209
RUN-001 : Pin misalignment score is improved from 209 to 209
RUN-001 : Pin local connectivity score is improved from 44 to 2
RUN-001 : Pin misalignment score is improved from 213 to 209
RUN-001 : Pin misalignment score is improved from 209 to 208
RUN-001 : Pin misalignment score is improved from 208 to 208
RUN-001 : Pin local connectivity score is improved from 11 to 2
RTE-301 : End pin swap;  0.134026s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (93.1%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 293 instances
RUN-001 : 138 mslices, 132 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 814 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 410 nets have 2 pins
RUN-001 : 295 nets have [3 - 5] pins
RUN-001 : 34 nets have [6 - 10] pins
RUN-001 : 11 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 2 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 28304, over cnt = 108(1%), over = 238, worst = 11
RTE-302 : len = 29016, over cnt = 86(1%), over = 162, worst = 7
RTE-302 : len = 29616, over cnt = 76(0%), over = 116, worst = 6
RTE-302 : len = 31512, over cnt = 16(0%), over = 31, worst = 5
RTE-302 : len = 31848, over cnt = 11(0%), over = 24, worst = 4
RTE-302 : len = 31880, over cnt = 11(0%), over = 24, worst = 4
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2872, tnet num: 812, tinst num: 290, tnode num: 3754, tedge num: 4667.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 812 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 447 clock pins, and constraint 880 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.267102s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (99.3%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 53% nets. 
RTE-301 : Routed 62% nets. 
RTE-301 : Routed 63% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 :  1.065647s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (128.8%)

RTE-302 : len = 57752, over cnt = 215(0%), over = 227, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.330359s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.2%)

RTE-302 : len = 56784, over cnt = 111(0%), over = 111, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.178980s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (104.6%)

RTE-302 : len = 56816, over cnt = 42(0%), over = 42, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.082217s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (132.8%)

RTE-302 : len = 56912, over cnt = 19(0%), over = 19, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.083634s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (93.3%)

RTE-302 : len = 56864, over cnt = 9(0%), over = 9, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.031353s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.5%)

RTE-302 : len = 56872, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.025871s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (120.6%)

RTE-302 : len = 56888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.020955s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.4%)

RTE-302 : len = 56888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.067775s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (115.1%)

RTE-302 : len = 56888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.021610s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.2%)

RTE-302 : len = 56896, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.011670s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (133.7%)

RTE-302 : len = 56920, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 56920
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  2.959693s wall, 3.260421s user + 0.046800s system = 3.307221s CPU (111.7%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.408371s wall, 3.697224s user + 0.046800s system = 3.744024s CPU (109.8%)

CMD-006 : used memory is 399 MB, reserved memory is 343 MB, peak memory is 492 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  292   out of   4480    6.52%
#reg                  353   out of   4480    7.88%
#le                   487
  #lut only           134   out of    487   27.52%
  #reg only           195   out of    487   40.04%
  #lut&reg            158   out of    487   32.44%
#dsp                    0   out of     15    0.00%
#bram                  11   out of     12   91.67%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 293
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 814, pip num: 6169
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 401 valid insts, and 16381 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.195690s wall, 6.676843s user + 0.062400s system = 6.739243s CPU (160.6%)

CMD-006 : used memory is 406 MB, reserved memory is 351 MB, peak memory is 492 MB
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 850, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.708032s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (7.3%)

CMD-006 : used memory is 442 MB, reserved memory is 387 MB, peak memory is 492 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.851538s wall, 0.655204s user + 0.062400s system = 0.717605s CPU (25.2%)

CMD-006 : used memory is 431 MB, reserved memory is 376 MB, peak memory is 492 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
GUI-001 : User closes chip watcher ...
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 346/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/274 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 19 trigger nets, 19 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_19 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=19,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_19
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_19"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=19,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
MRG-300 : Merged 32 instances.
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=79)
FLT-300 : Flatten model register(CTRL_REG_LEN=79)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_19
FLT-300 : Flatten model trigger_node(DET_NUM=19,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 101 instances.
MRG-300 : Merged 106 instances.
OPT-300 : Optimize round 1
RTL-100 : 1225/75 useful/useless nets, 976/16 useful/useless insts
SEQ-300 : Remove 2 const input seq instances
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/level_1_r_reg
SEQ-301 :     trig_node/trigger_node_int_0/U1$0$_ins_detector/ins_detec/ctl_last_reg
MUX-301 : Optimized 0 mux instances.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 288 better
OPT-300 : Optimize round 2
RTL-100 : 1003/212 useful/useless nets, 754/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 8 better
OPT-300 : Optimize round 3
RTL-100 : 1003/0 useful/useless nets, 754/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1090/0 useful/useless nets, 841/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1090/0 useful/useless nets, 841/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1434/117 useful/useless nets, 1091/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 160 (4.06), #lev = 6 (2.56)
GAT-100 : Mapper mapped 467 instances into 160 LUTs, name keeping = 45%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1026/0 useful/useless nets, 777/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 285 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 160 LUT to BLE ...
PAK-BLE-302 : Packed 160 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 230 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (230 nodes)...
PAK-SEQ-302 : #1: Packed 68 SEQ (1124 nodes)...
PAK-SEQ-303 : Packed 68 SEQ with LUT/SLICE
PAK-SEQ-304 : 44 single LUT's are left
PAK-SEQ-304 : 230 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 322/572 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (107 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.292991s wall, 1.232408s user + 0.109201s system = 1.341609s CPU (103.8%)

CMD-006 : used memory is 427 MB, reserved memory is 371 MB, peak memory is 492 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 288 instances
RUN-001 : 133 mslices, 132 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 809 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 411 nets have 2 pins
RUN-001 : 295 nets have [3 - 5] pins
RUN-001 : 33 nets have [6 - 10] pins
RUN-001 : 7 nets have [11 - 20] pins
RUN-001 : 9 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 286 instances, 265 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2857, tnet num: 807, tinst num: 285, tnode num: 3729, tedge num: 4647.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 807 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 437 clock pins, and constraint 870 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.105723s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (88.5%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 114379
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 11%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(747): len = 91363.4, overlap = 24.75
PLC-004 : Step(748): len = 80461.8, overlap = 24.75
PLC-004 : Step(749): len = 72105.7, overlap = 22.5
PLC-004 : Step(750): len = 65171.3, overlap = 20.25
PLC-004 : Step(751): len = 59562.5, overlap = 20.25
PLC-004 : Step(752): len = 54225.1, overlap = 21.5
PLC-004 : Step(753): len = 48820, overlap = 22
PLC-004 : Step(754): len = 43812.3, overlap = 22.75
PLC-004 : Step(755): len = 39332.2, overlap = 25.5
PLC-004 : Step(756): len = 33948.9, overlap = 33.25
PLC-004 : Step(757): len = 29099.2, overlap = 38.75
PLC-004 : Step(758): len = 25696.5, overlap = 40
PLC-004 : Step(759): len = 19622.1, overlap = 39.75
PLC-004 : Step(760): len = 15765.2, overlap = 43.5
PLC-004 : Step(761): len = 14436.4, overlap = 44.25
PLC-004 : Step(762): len = 10668.7, overlap = 49.25
PLC-004 : Step(763): len = 10597.4, overlap = 49
PLC-004 : Step(764): len = 8903.9, overlap = 51.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.18982e-05
PLC-004 : Step(765): len = 9413.8, overlap = 47
PLC-004 : Step(766): len = 11215.9, overlap = 44.25
PLC-004 : Step(767): len = 11636.7, overlap = 44.25
PLC-004 : Step(768): len = 10954.4, overlap = 44.5
PLC-004 : Step(769): len = 10458.6, overlap = 44.5
PLC-004 : Step(770): len = 10265.2, overlap = 46.5
PLC-004 : Step(771): len = 10190, overlap = 44.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 2.09831e-05
PLC-004 : Step(772): len = 10407, overlap = 44
PLC-004 : Step(773): len = 10660.2, overlap = 43.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 2.89479e-05
PLC-004 : Step(774): len = 10541.6, overlap = 43.25
PLC-004 : Step(775): len = 10522.6, overlap = 42.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 15%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.27174e-06
PLC-004 : Step(776): len = 17612, overlap = 27.25
PLC-004 : Step(777): len = 17646.4, overlap = 27.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.54348e-06
PLC-004 : Step(778): len = 17451, overlap = 27.5
PLC-004 : Step(779): len = 17416, overlap = 27.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 5.08696e-06
PLC-004 : Step(780): len = 17430.7, overlap = 27
PLC-004 : Step(781): len = 17430.7, overlap = 27
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.01739e-05
PLC-004 : Step(782): len = 17458.1, overlap = 26
PLC-004 : Step(783): len = 17523.9, overlap = 25.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.03479e-05
PLC-004 : Step(784): len = 17596.5, overlap = 25.25
PLC-004 : Step(785): len = 17997.4, overlap = 23.75
PLC-004 : Step(786): len = 19816.3, overlap = 17
PLC-004 : Step(787): len = 19562.7, overlap = 17.25
PLC-004 : Step(788): len = 19448.8, overlap = 16.75
PLC-004 : Step(789): len = 19507, overlap = 16.25
PLC-004 : Step(790): len = 19327.4, overlap = 16
PLC-004 : Step(791): len = 19275.4, overlap = 15.75
PLC-004 : Step(792): len = 19242, overlap = 16.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 4.06957e-05
PLC-004 : Step(793): len = 19111.8, overlap = 16.5
PLC-004 : Step(794): len = 19153.4, overlap = 16.5
PLC-004 : Step(795): len = 19374.3, overlap = 16.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 8.13914e-05
PLC-004 : Step(796): len = 19488.3, overlap = 16.75
PLC-004 : Step(797): len = 19773.4, overlap = 16.5
PLC-004 : Step(798): len = 19946, overlap = 16.5
PLC-004 : Step(799): len = 20031.1, overlap = 16.5
PLC-004 : Step(800): len = 20106.8, overlap = 15.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 15%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.80831e-05
PLC-004 : Step(801): len = 20188.8, overlap = 37.75
PLC-004 : Step(802): len = 20354.1, overlap = 36
PLC-004 : Step(803): len = 20201.9, overlap = 33.25
PLC-004 : Step(804): len = 20143.6, overlap = 33.25
PLC-004 : Step(805): len = 20132.6, overlap = 32.75
PLC-004 : Step(806): len = 20125.9, overlap = 31.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.61661e-05
PLC-004 : Step(807): len = 20036.9, overlap = 32.25
PLC-004 : Step(808): len = 20064.8, overlap = 32.25
PLC-004 : Step(809): len = 20041.5, overlap = 31.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.23323e-05
PLC-004 : Step(810): len = 20478.8, overlap = 28.75
PLC-004 : Step(811): len = 20764, overlap = 27.75
PLC-004 : Step(812): len = 20751, overlap = 28
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000144665
PLC-004 : Step(813): len = 21124.6, overlap = 29.75
PLC-004 : Step(814): len = 21561.6, overlap = 27.5
PLC-004 : Step(815): len = 21647.9, overlap = 27.5
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000289329
PLC-004 : Step(816): len = 22063.2, overlap = 25.75
PLC-004 : Step(817): len = 22663.2, overlap = 23.5
PLC-004 : Step(818): len = 22694.9, overlap = 24.5
PLC-004 : Step(819): len = 22731, overlap = 25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000552409
PLC-004 : Step(820): len = 23029.5, overlap = 23.75
PLC-004 : Step(821): len = 23367.7, overlap = 23.75
PLC-004 : Step(822): len = 23635.5, overlap = 23.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 14%, beta_incr = 0.929018
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000704131
PLC-004 : Step(823): len = 25092.9, overlap = 5.5
PLC-004 : Step(824): len = 24794, overlap = 6.75
PLC-004 : Step(825): len = 24308.8, overlap = 11.5
PLC-004 : Step(826): len = 23974.2, overlap = 14.25
PLC-004 : Step(827): len = 23847.3, overlap = 14.25
PLC-004 : Step(828): len = 23723, overlap = 15.25
PLC-004 : Step(829): len = 23555.1, overlap = 16.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00140826
PLC-004 : Step(830): len = 23753, overlap = 14.75
PLC-004 : Step(831): len = 23876.4, overlap = 14.5
PLC-004 : Step(832): len = 23872.6, overlap = 14.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00280583
PLC-004 : Step(833): len = 23993.4, overlap = 13.75
PLC-004 : Step(834): len = 24072.4, overlap = 14
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 25091.2, Over = 0
PLC-001 : Spreading special nets. 13 overflows in 750 tiles.
PLC-001 : 18 instances has been re-located, deltaX = 18, deltaY = 6.
PLC-001 : Final: Len = 25571.2, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2857, tnet num: 807, tinst num: 285, tnode num: 3729, tedge num: 4647.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 275 has valid locations, 6 needs to be replaced
PLC-001 : design contains 291 instances, 270 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2872, tnet num: 812, tinst num: 290, tnode num: 3754, tedge num: 4667.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 812 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 447 clock pins, and constraint 880 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.107431s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (101.6%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 25837.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 12%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(835): len = 25708.9, overlap = 0
PLC-004 : Step(836): len = 25708.9, overlap = 0
PLC-004 : Step(837): len = 25653.4, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 15%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(838): len = 25636.9, overlap = 0.25
PLC-004 : Step(839): len = 25636.9, overlap = 0.25
PLC-004 : Step(840): len = 25650.9, overlap = 0.25
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 15%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.02083e-05
PLC-004 : Step(841): len = 25660.3, overlap = 1
PLC-004 : Step(842): len = 25660.3, overlap = 1
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 15%, beta_incr = 0.927679
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000135307
PLC-004 : Step(843): len = 25671.4, overlap = 0.5
PLC-004 : Step(844): len = 25671.4, overlap = 0.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 25681.6, Over = 0
PLC-001 : Spreading special nets. 1 overflows in 750 tiles.
PLC-001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PLC-001 : Final: Len = 25689.6, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  2.007593s wall, 2.652017s user + 0.702005s system = 3.354021s CPU (167.1%)

CMD-006 : used memory is 430 MB, reserved memory is 374 MB, peak memory is 492 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 249 to 211
RUN-001 : Pin misalignment score is improved from 211 to 209
RUN-001 : Pin misalignment score is improved from 209 to 209
RUN-001 : Pin local connectivity score is improved from 44 to 2
RUN-001 : Pin misalignment score is improved from 213 to 209
RUN-001 : Pin misalignment score is improved from 209 to 208
RUN-001 : Pin misalignment score is improved from 208 to 208
RUN-001 : Pin local connectivity score is improved from 11 to 2
RTE-301 : End pin swap;  0.144064s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (97.5%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 293 instances
RUN-001 : 138 mslices, 132 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 814 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 410 nets have 2 pins
RUN-001 : 295 nets have [3 - 5] pins
RUN-001 : 34 nets have [6 - 10] pins
RUN-001 : 11 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 2 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 28304, over cnt = 108(1%), over = 238, worst = 11
RTE-302 : len = 29016, over cnt = 86(1%), over = 162, worst = 7
RTE-302 : len = 29616, over cnt = 76(0%), over = 116, worst = 6
RTE-302 : len = 31512, over cnt = 16(0%), over = 31, worst = 5
RTE-302 : len = 31848, over cnt = 11(0%), over = 24, worst = 4
RTE-302 : len = 31880, over cnt = 11(0%), over = 24, worst = 4
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2872, tnet num: 812, tinst num: 290, tnode num: 3754, tedge num: 4667.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 812 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 447 clock pins, and constraint 880 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.273821s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (96.9%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 53% nets. 
RTE-301 : Routed 62% nets. 
RTE-301 : Routed 63% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 :  1.111165s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (130.6%)

RTE-302 : len = 57752, over cnt = 215(0%), over = 227, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.342144s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (100.3%)

RTE-302 : len = 56784, over cnt = 111(0%), over = 111, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.188610s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (115.8%)

RTE-302 : len = 56816, over cnt = 42(0%), over = 42, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.088222s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (159.1%)

RTE-302 : len = 56912, over cnt = 19(0%), over = 19, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.087363s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (107.1%)

RTE-302 : len = 56864, over cnt = 9(0%), over = 9, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.033220s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.9%)

RTE-302 : len = 56872, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.024668s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.5%)

RTE-302 : len = 56888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.022290s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.0%)

RTE-302 : len = 56888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.023220s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (134.4%)

RTE-302 : len = 56888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.022651s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.9%)

RTE-302 : len = 56896, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.011357s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 56920, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 56920
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.015128s wall, 3.385222s user + 0.046800s system = 3.432022s CPU (113.8%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.482182s wall, 3.837625s user + 0.046800s system = 3.884425s CPU (111.6%)

CMD-006 : used memory is 411 MB, reserved memory is 355 MB, peak memory is 505 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  292   out of   4480    6.52%
#reg                  353   out of   4480    7.88%
#le                   487
  #lut only           134   out of    487   27.52%
  #reg only           195   out of    487   40.04%
  #lut&reg            158   out of    487   32.44%
#dsp                    0   out of     15    0.00%
#bram                  11   out of     12   91.67%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 293
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 814, pip num: 6169
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 401 valid insts, and 16389 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  3.997031s wall, 6.271240s user + 0.015600s system = 6.286840s CPU (157.3%)

CMD-006 : used memory is 418 MB, reserved memory is 363 MB, peak memory is 505 MB
GUI-001 : User opens chip watcher ...
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 850, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.702148s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (8.2%)

CMD-006 : used memory is 454 MB, reserved memory is 399 MB, peak memory is 505 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.838544s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (25.3%)

CMD-006 : used memory is 443 MB, reserved memory is 388 MB, peak memory is 505 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 415/129 useful/useless nets, 283/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 408/13 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 408/0 useful/useless nets, 276/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 425/0 useful/useless nets, 300/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 422/0 useful/useless nets, 297/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 550/76 useful/useless nets, 349/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 438/0 useful/useless nets, 314/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/242 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[0] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[1] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[2] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[3] useless
GAT-200 WARNING: Net u_mem/dob[4] useless
GAT-200 WARNING: Net u_mem/dob[5] useless
GAT-200 WARNING: Net u_mem/dob[6] useless
GAT-200 WARNING: Net u_mem/dob[7] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   42   out of   4480    0.94%
#reg                   63   out of   4480    1.41%
#le                    67
  #lut only             4   out of     67    5.97%
  #reg only            25   out of     67   37.31%
  #lut&reg             38   out of     67   56.72%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 19 trigger nets, 19 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_19 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=19,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_19
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_19"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=19,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=79)
FLT-300 : Flatten model register(CTRL_REG_LEN=79)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_19
FLT-300 : Flatten model trigger_node(DET_NUM=19,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 101 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1363/99 useful/useless nets, 1106/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 309 better
OPT-300 : Optimize round 2
RTL-100 : 1152/212 useful/useless nets, 895/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1239/0 useful/useless nets, 982/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1239/0 useful/useless nets, 982/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1583/117 useful/useless nets, 1232/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 219 (3.89), #lev = 8 (2.59)
GAT-100 : Mapper mapped 553 instances into 219 LUTs, name keeping = 36%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1148/0 useful/useless nets, 891/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 308 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 219 LUT to BLE ...
PAK-BLE-302 : Packed 219 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 253 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (253 nodes)...
PAK-SEQ-302 : #1: Packed 102 SEQ (1360 nodes)...
PAK-SEQ-303 : Packed 102 SEQ with LUT/SLICE
PAK-SEQ-304 : 69 single LUT's are left
PAK-SEQ-304 : 253 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 370/652 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (112 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.320006s wall, 1.216808s user + 0.093601s system = 1.310408s CPU (99.3%)

CMD-006 : used memory is 444 MB, reserved memory is 388 MB, peak memory is 505 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.614949s wall, 1.513210s user + 0.109201s system = 1.622410s CPU (100.5%)

CMD-006 : used memory is 444 MB, reserved memory is 388 MB, peak memory is 505 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 314 instances
RUN-001 : 146 mslices, 145 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 923 nets
RUN-002 WARNING: There are 75 nets with only 1 pin
RUN-001 : 452 nets have 2 pins
RUN-001 : 335 nets have [3 - 5] pins
RUN-001 : 31 nets have [6 - 10] pins
RUN-001 : 17 nets have [11 - 20] pins
RUN-001 : 9 nets have [21 - 99] pins
RUN-001 : 4 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 312 instances, 291 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3373, tnet num: 921, tinst num: 311, tnode num: 4333, tedge num: 5480.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 921 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 489 clock pins, and constraint 958 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.120691s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (142.2%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 121255
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 12%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(845): len = 92045.5, overlap = 24.75
PLC-004 : Step(846): len = 76845.9, overlap = 25
PLC-004 : Step(847): len = 68375.3, overlap = 24.75
PLC-004 : Step(848): len = 60688.5, overlap = 22.5
PLC-004 : Step(849): len = 53286.4, overlap = 21.25
PLC-004 : Step(850): len = 47605.5, overlap = 17.5
PLC-004 : Step(851): len = 42199.9, overlap = 23.25
PLC-004 : Step(852): len = 35915.4, overlap = 26.25
PLC-004 : Step(853): len = 31417.8, overlap = 30
PLC-004 : Step(854): len = 27667.6, overlap = 33.75
PLC-004 : Step(855): len = 22850.4, overlap = 37.75
PLC-004 : Step(856): len = 20009, overlap = 40.75
PLC-004 : Step(857): len = 17969.9, overlap = 41.5
PLC-004 : Step(858): len = 13816.1, overlap = 47
PLC-004 : Step(859): len = 13261, overlap = 47
PLC-004 : Step(860): len = 12275.6, overlap = 49.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.19813e-05
PLC-004 : Step(861): len = 13787.6, overlap = 46.25
PLC-004 : Step(862): len = 14403.4, overlap = 45.75
PLC-004 : Step(863): len = 13607.1, overlap = 46.25
PLC-004 : Step(864): len = 13511.2, overlap = 41
PLC-004 : Step(865): len = 14028.4, overlap = 39.25
PLC-004 : Step(866): len = 13652.3, overlap = 36.75
PLC-004 : Step(867): len = 13806.6, overlap = 36.75
PLC-004 : Step(868): len = 13697.2, overlap = 36.75
PLC-004 : Step(869): len = 13682.9, overlap = 36.25
PLC-004 : Step(870): len = 13784.3, overlap = 36.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 2.39626e-05
PLC-004 : Step(871): len = 14099, overlap = 36
PLC-004 : Step(872): len = 14762.2, overlap = 33.75
PLC-004 : Step(873): len = 15022.3, overlap = 35.75
PLC-004 : Step(874): len = 15128.1, overlap = 37.5
PLC-004 : Step(875): len = 15319, overlap = 33.25
PLC-004 : Step(876): len = 15520.4, overlap = 32.25
PLC-004 : Step(877): len = 15614.6, overlap = 31.75
PLC-004 : Step(878): len = 15763.9, overlap = 31.75
PLC-004 : Step(879): len = 15545.4, overlap = 29.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 4.79253e-05
PLC-004 : Step(880): len = 15688.4, overlap = 32.25
PLC-004 : Step(881): len = 15777.9, overlap = 32.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 7.36778e-05
PLC-004 : Step(882): len = 15770.1, overlap = 34.5
PLC-004 : Step(883): len = 15923, overlap = 34.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.90571e-06
PLC-004 : Step(884): len = 21195.3, overlap = 23.75
PLC-004 : Step(885): len = 21014.4, overlap = 23.75
PLC-004 : Step(886): len = 20487.3, overlap = 25.25
PLC-004 : Step(887): len = 20411.2, overlap = 25.25
PLC-004 : Step(888): len = 20244.2, overlap = 25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.81142e-06
PLC-004 : Step(889): len = 20095, overlap = 25.25
PLC-004 : Step(890): len = 20100, overlap = 25.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 7.62284e-06
PLC-004 : Step(891): len = 20041.2, overlap = 25.75
PLC-004 : Step(892): len = 20074.1, overlap = 26
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.52457e-05
PLC-004 : Step(893): len = 20188.8, overlap = 25.5
PLC-004 : Step(894): len = 20280.7, overlap = 25.5
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.65792e-05
PLC-004 : Step(895): len = 20415.5, overlap = 25.75
PLC-004 : Step(896): len = 20769.7, overlap = 25.25
PLC-004 : Step(897): len = 21540.3, overlap = 20.75
PLC-004 : Step(898): len = 21941.9, overlap = 20.5
PLC-004 : Step(899): len = 22234.3, overlap = 21.5
PLC-004 : Step(900): len = 22399.7, overlap = 22
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 8.83462e-06
PLC-004 : Step(901): len = 22550.9, overlap = 46.25
PLC-004 : Step(902): len = 22656.5, overlap = 45.75
PLC-004 : Step(903): len = 22446.7, overlap = 45.75
PLC-004 : Step(904): len = 22409.1, overlap = 43.75
PLC-004 : Step(905): len = 22387.2, overlap = 41.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.76692e-05
PLC-004 : Step(906): len = 22386.3, overlap = 40.5
PLC-004 : Step(907): len = 22640.8, overlap = 39.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 3.53385e-05
PLC-004 : Step(908): len = 23021.3, overlap = 37.75
PLC-004 : Step(909): len = 23588.8, overlap = 36.25
PLC-004 : Step(910): len = 23687, overlap = 36.5
PLC-004 : Step(911): len = 23806.3, overlap = 38
PLC-004 : Step(912): len = 23876.7, overlap = 37.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 7.0677e-05
PLC-004 : Step(913): len = 24217.2, overlap = 37
PLC-004 : Step(914): len = 24732, overlap = 34.75
PLC-004 : Step(915): len = 24973, overlap = 33.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000141354
PLC-004 : Step(916): len = 25528.9, overlap = 29.75
PLC-004 : Step(917): len = 25923.6, overlap = 29
PLC-004 : Step(918): len = 25914.8, overlap = 28.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000282708
PLC-004 : Step(919): len = 26359.9, overlap = 27.25
PLC-004 : Step(920): len = 26765.6, overlap = 27.75
PLC-004 : Step(921): len = 26797.6, overlap = 26.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000546292
PLC-004 : Step(922): len = 28914.8, overlap = 8.25
PLC-004 : Step(923): len = 28690.3, overlap = 9.5
PLC-004 : Step(924): len = 28427.4, overlap = 13
PLC-004 : Step(925): len = 28117.3, overlap = 14.75
PLC-004 : Step(926): len = 27874.8, overlap = 15.5
PLC-004 : Step(927): len = 27719.3, overlap = 16.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00106766
PLC-004 : Step(928): len = 27909.1, overlap = 17.5
PLC-004 : Step(929): len = 28056.2, overlap = 17.25
PLC-004 : Step(930): len = 28072.9, overlap = 18.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00194767
PLC-004 : Step(931): len = 28183, overlap = 18.75
PLC-004 : Step(932): len = 28317.1, overlap = 17.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 29162, Over = 0
PLC-001 : Spreading special nets. 25 overflows in 750 tiles.
PLC-001 : 40 instances has been re-located, deltaX = 40, deltaY = 25.
PLC-001 : Final: Len = 30182, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3373, tnet num: 921, tinst num: 311, tnode num: 4333, tedge num: 5480.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 300 has valid locations, 10 needs to be replaced
PLC-001 : design contains 320 instances, 299 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3418, tnet num: 929, tinst num: 319, tnode num: 4400, tedge num: 5542.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 929 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.115581s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (94.5%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 30652
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(933): len = 30613.3, overlap = 0
PLC-004 : Step(934): len = 30618.7, overlap = 0
PLC-004 : Step(935): len = 30618.7, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 17%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.11755e-05
PLC-004 : Step(936): len = 30590.8, overlap = 0.25
PLC-004 : Step(937): len = 30590.8, overlap = 0.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 6.23511e-05
PLC-004 : Step(938): len = 30585.7, overlap = 0.25
PLC-004 : Step(939): len = 30585.7, overlap = 0.25
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000145667
PLC-004 : Step(940): len = 30578.5, overlap = 1.5
PLC-004 : Step(941): len = 30578.5, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000291335
PLC-004 : Step(942): len = 30589.9, overlap = 1.5
PLC-004 : Step(943): len = 30589.9, overlap = 1.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00058267
PLC-004 : Step(944): len = 30595.8, overlap = 1.25
PLC-004 : Step(945): len = 30595.8, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00038221
PLC-004 : Step(946): len = 30587.3, overlap = 0.75
PLC-004 : Step(947): len = 30587.3, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 30610.2, Over = 0
PLC-001 : Spreading special nets. 8 overflows in 750 tiles.
PLC-001 : 11 instances has been re-located, deltaX = 11, deltaY = 7.
PLC-001 : Final: Len = 30800.2, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  2.095358s wall, 3.322821s user + 0.702005s system = 4.024826s CPU (192.1%)

CMD-006 : used memory is 447 MB, reserved memory is 391 MB, peak memory is 505 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 255 to 188
RUN-001 : Pin misalignment score is improved from 188 to 184
RUN-001 : Pin misalignment score is improved from 184 to 184
RUN-001 : Pin local connectivity score is improved from 65 to 13
RUN-001 : Pin misalignment score is improved from 229 to 208
RUN-001 : Pin misalignment score is improved from 208 to 207
RUN-001 : Pin misalignment score is improved from 207 to 207
RUN-001 : Pin local connectivity score is improved from 21 to 13
RTE-301 : End pin swap;  0.163931s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (104.7%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 322 instances
RUN-001 : 154 mslices, 145 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 931 nets
RUN-002 WARNING: There are 75 nets with only 1 pin
RUN-001 : 450 nets have 2 pins
RUN-001 : 334 nets have [3 - 5] pins
RUN-001 : 33 nets have [6 - 10] pins
RUN-001 : 23 nets have [11 - 20] pins
RUN-001 : 13 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 35640, over cnt = 154(1%), over = 325, worst = 13
RTE-302 : len = 36312, over cnt = 99(1%), over = 191, worst = 7
RTE-302 : len = 36936, over cnt = 89(1%), over = 138, worst = 6
RTE-302 : len = 38944, over cnt = 23(0%), over = 42, worst = 5
RTE-302 : len = 39552, over cnt = 12(0%), over = 30, worst = 4
RTE-302 : len = 39552, over cnt = 12(0%), over = 30, worst = 4
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3418, tnet num: 929, tinst num: 319, tnode num: 4400, tedge num: 5542.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 929 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.331359s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (98.9%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 54% nets. 
RTE-301 : Routed 59% nets. 
RTE-301 : Routed 62% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 :  1.257560s wall, 1.528810s user + 0.015600s system = 1.544410s CPU (122.8%)

RTE-302 : len = 68240, over cnt = 286(0%), over = 301, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.297009s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (126.1%)

RTE-302 : len = 67128, over cnt = 150(0%), over = 154, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.217217s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (122.1%)

RTE-302 : len = 66960, over cnt = 68(0%), over = 68, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.102237s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (106.8%)

RTE-302 : len = 67008, over cnt = 28(0%), over = 28, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.130414s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (95.7%)

RTE-302 : len = 66872, over cnt = 11(0%), over = 11, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.022762s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.5%)

RTE-302 : len = 66984, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.019951s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (78.2%)

RTE-302 : len = 66984, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.017181s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.8%)

RTE-302 : len = 66984, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.018834s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.8%)

RTE-302 : len = 67000, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.020379s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (76.6%)

RTE-302 : len = 67032, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.009247s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (168.7%)

RTE-302 : len = 67048, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 67048
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.246304s wall, 3.666024s user + 0.015600s system = 3.681624s CPU (113.4%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.788339s wall, 4.196427s user + 0.015600s system = 4.212027s CPU (111.2%)

CMD-006 : used memory is 468 MB, reserved memory is 412 MB, peak memory is 523 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  363   out of   4480    8.10%
#reg                  379   out of   4480    8.46%
#le                   542
  #lut only           163   out of    542   30.07%
  #reg only           179   out of    542   33.03%
  #lut&reg            200   out of    542   36.90%
#dsp                    0   out of     15    0.00%
#bram                  11   out of     12   91.67%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 322
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 931, pip num: 7268
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 405 valid insts, and 19035 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.182614s wall, 6.801644s user + 0.109201s system = 6.910844s CPU (165.2%)

CMD-006 : used memory is 469 MB, reserved memory is 413 MB, peak memory is 523 MB
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 850, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.694966s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (10.1%)

CMD-006 : used memory is 482 MB, reserved memory is 427 MB, peak memory is 523 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.819659s wall, 0.686404s user + 0.046800s system = 0.733205s CPU (26.0%)

CMD-006 : used memory is 472 MB, reserved memory is 416 MB, peak memory is 523 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
GUI-001 : User closes chip watcher ...
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 423/129 useful/useless nets, 291/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 416/13 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 416/0 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 433/0 useful/useless nets, 308/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 430/0 useful/useless nets, 305/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 558/76 useful/useless nets, 357/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 454/0 useful/useless nets, 330/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 24 LUT to BLE ...
PAK-BLE-302 : Packed 24 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 10 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 47/258 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
GAT-200 WARNING: Net u_mem/dob_debug[0] useless
GAT-200 WARNING: Net u_mem/dob_debug[1] useless
GAT-200 WARNING: Net u_mem/dob_debug[2] useless
GAT-200 WARNING: Net u_mem/dob_debug[3] useless
GAT-200 WARNING: Net u_mem/dob_debug[4] useless
GAT-200 WARNING: Net u_mem/dob_debug[5] useless
GAT-200 WARNING: Net u_mem/dob_debug[6] useless
GAT-200 WARNING: Net u_mem/dob_debug[7] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   50   out of   4480    1.12%
#reg                   63   out of   4480    1.41%
#le                    75
  #lut only            12   out of     75   16.00%
  #reg only            25   out of     75   33.33%
  #lut&reg             38   out of     75   50.67%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 19 trigger nets, 19 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_19 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=19,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_19
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_19"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=19,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=79)
FLT-300 : Flatten model register(CTRL_REG_LEN=79)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_19
FLT-300 : Flatten model trigger_node(DET_NUM=19,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 101 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1371/107 useful/useless nets, 1118/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 317 better
OPT-300 : Optimize round 2
RTL-100 : 1160/212 useful/useless nets, 907/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1247/0 useful/useless nets, 994/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1247/0 useful/useless nets, 994/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1591/117 useful/useless nets, 1244/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 219 (3.89), #lev = 8 (2.59)
GAT-100 : Mapper mapped 553 instances into 219 LUTs, name keeping = 36%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1156/0 useful/useless nets, 903/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 308 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 219 LUT to BLE ...
PAK-BLE-302 : Packed 219 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 253 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (253 nodes)...
PAK-SEQ-302 : #1: Packed 110 SEQ (1348 nodes)...
PAK-SEQ-303 : Packed 110 SEQ with LUT/SLICE
PAK-SEQ-304 : 69 single LUT's are left
PAK-SEQ-304 : 253 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 362/656 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
GAT-200 WARNING: Net u_mem/dob_debug[0] useless
GAT-200 WARNING: Net u_mem/dob_debug[1] useless
GAT-200 WARNING: Net u_mem/dob_debug[2] useless
GAT-200 WARNING: Net u_mem/dob_debug[3] useless
GAT-200 WARNING: Net u_mem/dob_debug[4] useless
GAT-200 WARNING: Net u_mem/dob_debug[5] useless
GAT-200 WARNING: Net u_mem/dob_debug[6] useless
GAT-200 WARNING: Net u_mem/dob_debug[7] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (112 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.306773s wall, 1.170008s user + 0.156001s system = 1.326008s CPU (101.5%)

CMD-006 : used memory is 463 MB, reserved memory is 407 MB, peak memory is 523 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.599113s wall, 1.466409s user + 0.156001s system = 1.622410s CPU (101.5%)

CMD-006 : used memory is 463 MB, reserved memory is 407 MB, peak memory is 523 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 314 instances
RUN-001 : 146 mslices, 145 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 931 nets
RUN-002 WARNING: There are 83 nets with only 1 pin
RUN-001 : 452 nets have 2 pins
RUN-001 : 335 nets have [3 - 5] pins
RUN-001 : 31 nets have [6 - 10] pins
RUN-001 : 17 nets have [11 - 20] pins
RUN-001 : 9 nets have [21 - 99] pins
RUN-001 : 4 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 312 instances, 291 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3389, tnet num: 929, tinst num: 311, tnode num: 4349, tedge num: 5496.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 929 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 489 clock pins, and constraint 958 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.116884s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (106.8%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 125457
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 12%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(948): len = 92189.3, overlap = 24.75
PLC-004 : Step(949): len = 77903.1, overlap = 24.75
PLC-004 : Step(950): len = 69658.9, overlap = 23
PLC-004 : Step(951): len = 61797.7, overlap = 23.75
PLC-004 : Step(952): len = 54801.5, overlap = 23.25
PLC-004 : Step(953): len = 49074.9, overlap = 19.75
PLC-004 : Step(954): len = 43453.4, overlap = 26.25
PLC-004 : Step(955): len = 37432.8, overlap = 29.75
PLC-004 : Step(956): len = 33505.9, overlap = 32.5
PLC-004 : Step(957): len = 28530.7, overlap = 35.75
PLC-004 : Step(958): len = 23146, overlap = 39.25
PLC-004 : Step(959): len = 20949.1, overlap = 40.5
PLC-004 : Step(960): len = 17360.4, overlap = 42.25
PLC-004 : Step(961): len = 15090.6, overlap = 43.75
PLC-004 : Step(962): len = 13899.7, overlap = 42.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.30878e-05
PLC-004 : Step(963): len = 14746.7, overlap = 40.75
PLC-004 : Step(964): len = 15891.8, overlap = 39
PLC-004 : Step(965): len = 15881.4, overlap = 40
PLC-004 : Step(966): len = 15827.5, overlap = 40
PLC-004 : Step(967): len = 15815.1, overlap = 38.5
PLC-004 : Step(968): len = 15921.2, overlap = 38.5
PLC-004 : Step(969): len = 15875.5, overlap = 34
PLC-004 : Step(970): len = 15722.4, overlap = 34.75
PLC-004 : Step(971): len = 15209.7, overlap = 38
PLC-004 : Step(972): len = 14996.1, overlap = 35.75
PLC-004 : Step(973): len = 15073.4, overlap = 35.25
PLC-004 : Step(974): len = 14803.8, overlap = 37.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 2.61755e-05
PLC-004 : Step(975): len = 14949.1, overlap = 35
PLC-004 : Step(976): len = 15003.6, overlap = 35
PLC-001 : :::3::: Try harder cell spreading with beta_ = 3.45415e-05
PLC-004 : Step(977): len = 14976.3, overlap = 32.5
PLC-004 : Step(978): len = 15093.7, overlap = 35
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 9.90524e-07
PLC-004 : Step(979): len = 20487.2, overlap = 30.5
PLC-004 : Step(980): len = 20482.8, overlap = 31.25
PLC-004 : Step(981): len = 20017, overlap = 31.25
PLC-004 : Step(982): len = 19920.8, overlap = 31.25
PLC-004 : Step(983): len = 19938.9, overlap = 31.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.98105e-06
PLC-004 : Step(984): len = 19774.7, overlap = 31.75
PLC-004 : Step(985): len = 19774.7, overlap = 31.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 3.9621e-06
PLC-004 : Step(986): len = 19740.9, overlap = 31.75
PLC-004 : Step(987): len = 19740.9, overlap = 31.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.03296e-06
PLC-004 : Step(988): len = 19832.1, overlap = 47.25
PLC-004 : Step(989): len = 19832.1, overlap = 47.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 6.06591e-06
PLC-004 : Step(990): len = 19955.4, overlap = 47
PLC-004 : Step(991): len = 20003.4, overlap = 47
PLC-001 : :::2::: Try harder cell spreading with beta_ = 9.48378e-06
PLC-004 : Step(992): len = 20200.6, overlap = 46
PLC-004 : Step(993): len = 20487.4, overlap = 45.25
PLC-004 : Step(994): len = 21246.5, overlap = 44
PLC-004 : Step(995): len = 21450, overlap = 42.75
PLC-004 : Step(996): len = 21551.9, overlap = 42.5
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.89676e-05
PLC-004 : Step(997): len = 21644.7, overlap = 42
PLC-004 : Step(998): len = 21968.3, overlap = 40.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 3.79351e-05
PLC-004 : Step(999): len = 22299, overlap = 38.25
PLC-004 : Step(1000): len = 23081.3, overlap = 36
PLC-004 : Step(1001): len = 23236.2, overlap = 36
PLC-004 : Step(1002): len = 23398.1, overlap = 35.5
PLC-004 : Step(1003): len = 23564.9, overlap = 32.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 7.58703e-05
PLC-004 : Step(1004): len = 23795.9, overlap = 32.75
PLC-004 : Step(1005): len = 24280.7, overlap = 31.5
PLC-004 : Step(1006): len = 24683.3, overlap = 29.25
PLC-004 : Step(1007): len = 24877.8, overlap = 30.5
PLC-004 : Step(1008): len = 25045.1, overlap = 31.25
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000151741
PLC-004 : Step(1009): len = 25338.4, overlap = 30.25
PLC-004 : Step(1010): len = 25646.2, overlap = 30
PLC-004 : Step(1011): len = 25880.7, overlap = 29.75
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000303481
PLC-004 : Step(1012): len = 26263.7, overlap = 28.5
PLC-004 : Step(1013): len = 26895.2, overlap = 27.75
PLC-004 : Step(1014): len = 26985, overlap = 27.25
PLC-004 : Step(1015): len = 27091.3, overlap = 27.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.922054
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000405943
PLC-004 : Step(1016): len = 28587.4, overlap = 7.25
PLC-004 : Step(1017): len = 28409.7, overlap = 10
PLC-004 : Step(1018): len = 28242.7, overlap = 12.5
PLC-004 : Step(1019): len = 28052.5, overlap = 16.25
PLC-004 : Step(1020): len = 27911.6, overlap = 18.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000807185
PLC-004 : Step(1021): len = 28157.3, overlap = 19
PLC-004 : Step(1022): len = 28356, overlap = 20.25
PLC-004 : Step(1023): len = 28430.9, overlap = 21.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00149183
PLC-004 : Step(1024): len = 28560.1, overlap = 22.25
PLC-004 : Step(1025): len = 28829.5, overlap = 22
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 29964.1, Over = 0
PLC-001 : Spreading special nets. 24 overflows in 750 tiles.
PLC-001 : 39 instances has been re-located, deltaX = 44, deltaY = 28.
PLC-001 : Final: Len = 31468.1, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3389, tnet num: 929, tinst num: 311, tnode num: 4349, tedge num: 5496.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 300 has valid locations, 10 needs to be replaced
PLC-001 : design contains 320 instances, 299 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3434, tnet num: 937, tinst num: 319, tnode num: 4416, tedge num: 5558.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 937 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.116099s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (107.5%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 31869.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1026): len = 31857.2, overlap = 0
PLC-004 : Step(1027): len = 31857.2, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 17%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.5017e-05
PLC-004 : Step(1028): len = 31838.8, overlap = 0.75
PLC-004 : Step(1029): len = 31838.8, overlap = 0.75
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000105407
PLC-004 : Step(1030): len = 31844.4, overlap = 1.75
PLC-004 : Step(1031): len = 31844.4, overlap = 1.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.919911
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000287015
PLC-004 : Step(1032): len = 31884.7, overlap = 0.75
PLC-004 : Step(1033): len = 31884.7, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 31991.7, Over = 0
PLC-001 : Spreading special nets. 5 overflows in 750 tiles.
PLC-001 : 8 instances has been re-located, deltaX = 11, deltaY = 3.
PLC-001 : Final: Len = 32303.7, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  1.992796s wall, 2.901619s user + 0.514803s system = 3.416422s CPU (171.4%)

CMD-006 : used memory is 463 MB, reserved memory is 407 MB, peak memory is 523 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 260 to 196
RUN-001 : Pin misalignment score is improved from 196 to 192
RUN-001 : Pin misalignment score is improved from 192 to 192
RUN-001 : Pin local connectivity score is improved from 67 to 14
RUN-001 : Pin misalignment score is improved from 230 to 208
RUN-001 : Pin misalignment score is improved from 208 to 207
RUN-001 : Pin misalignment score is improved from 207 to 203
RUN-001 : Pin misalignment score is improved from 203 to 201
RUN-001 : Pin misalignment score is improved from 201 to 201
RUN-001 : Pin local connectivity score is improved from 24 to 14
RTE-301 : End pin swap;  0.195184s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (95.9%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 322 instances
RUN-001 : 154 mslices, 145 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 939 nets
RUN-002 WARNING: There are 83 nets with only 1 pin
RUN-001 : 450 nets have 2 pins
RUN-001 : 335 nets have [3 - 5] pins
RUN-001 : 33 nets have [6 - 10] pins
RUN-001 : 21 nets have [11 - 20] pins
RUN-001 : 14 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 37008, over cnt = 164(2%), over = 349, worst = 13
RTE-302 : len = 38136, over cnt = 122(1%), over = 218, worst = 7
RTE-302 : len = 38832, over cnt = 105(1%), over = 156, worst = 7
RTE-302 : len = 41384, over cnt = 21(0%), over = 39, worst = 5
RTE-302 : len = 41864, over cnt = 11(0%), over = 28, worst = 4
RTE-302 : len = 41864, over cnt = 11(0%), over = 28, worst = 4
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3434, tnet num: 937, tinst num: 319, tnode num: 4416, tedge num: 5558.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 937 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.328707s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (104.4%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 52% nets. 
RTE-301 : Routed 58% nets. 
RTE-301 : Routed 60% nets. 
RTE-301 : Routed 65% nets. 
RTE-301 : Routed 65% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 68% nets. 
RTE-301 :  1.219402s wall, 1.591210s user + 0.015600s system = 1.606810s CPU (131.8%)

RTE-302 : len = 72280, over cnt = 315(0%), over = 332, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.453130s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (123.9%)

RTE-302 : len = 70368, over cnt = 166(0%), over = 167, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.150234s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (135.0%)

RTE-302 : len = 69824, over cnt = 72(0%), over = 72, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.123252s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.3%)

RTE-302 : len = 69752, over cnt = 22(0%), over = 22, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.038921s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.2%)

RTE-302 : len = 69984, over cnt = 9(0%), over = 9, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.035422s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (132.1%)

RTE-302 : len = 69880, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.034982s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.2%)

RTE-302 : len = 69888, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.016800s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.9%)

RTE-302 : len = 69888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.013447s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (116.0%)

RTE-302 : len = 69888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.017716s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.1%)

RTE-302 : len = 69888, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.020217s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (154.3%)

RTE-302 : len = 69904, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  0.011483s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (135.9%)

RTE-302 : len = 69920, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 69920
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.266989s wall, 3.822024s user + 0.031200s system = 3.853225s CPU (117.9%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.840261s wall, 4.430428s user + 0.031200s system = 4.461629s CPU (116.2%)

CMD-006 : used memory is 481 MB, reserved memory is 425 MB, peak memory is 536 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  371   out of   4480    8.28%
#reg                  379   out of   4480    8.46%
#le                   542
  #lut only           163   out of    542   30.07%
  #reg only           171   out of    542   31.55%
  #lut&reg            208   out of    542   38.38%
#dsp                    0   out of     15    0.00%
#bram                  11   out of     12   91.67%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 322
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 939, pip num: 7413
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 421 valid insts, and 19442 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110000011100000010000 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.314052s wall, 7.051245s user + 0.046800s system = 7.098045s CPU (164.5%)

CMD-006 : used memory is 481 MB, reserved memory is 425 MB, peak memory is 536 MB
GUI-001 : User opens chip watcher ...
GUI-001 : Delete u_mem/dob successfully
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 423/129 useful/useless nets, 291/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 416/13 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 416/0 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 433/0 useful/useless nets, 308/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 430/0 useful/useless nets, 305/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 558/76 useful/useless nets, 357/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 454/0 useful/useless nets, 330/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 24 LUT to BLE ...
PAK-BLE-302 : Packed 24 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 10 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 47/258 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
GAT-200 WARNING: Net u_mem/dob_debug[0] useless
GAT-200 WARNING: Net u_mem/dob_debug[1] useless
GAT-200 WARNING: Net u_mem/dob_debug[2] useless
GAT-200 WARNING: Net u_mem/dob_debug[3] useless
GAT-200 WARNING: Net u_mem/dob_debug[4] useless
GAT-200 WARNING: Net u_mem/dob_debug[5] useless
GAT-200 WARNING: Net u_mem/dob_debug[6] useless
GAT-200 WARNING: Net u_mem/dob_debug[7] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   50   out of   4480    1.12%
#reg                   63   out of   4480    1.41%
#le                    75
  #lut only            12   out of     75   16.00%
  #reg only            25   out of     75   33.33%
  #lut&reg             38   out of     75   50.67%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 19 trigger nets, 19 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_19 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=19,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_19
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_19"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=19,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=79)
FLT-300 : Flatten model register(CTRL_REG_LEN=79)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_19
FLT-300 : Flatten model trigger_node(DET_NUM=19,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 101 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1379/99 useful/useless nets, 1118/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 309 better
OPT-300 : Optimize round 2
RTL-100 : 1168/212 useful/useless nets, 907/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1255/0 useful/useless nets, 994/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1255/0 useful/useless nets, 994/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1599/117 useful/useless nets, 1244/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 219 (3.89), #lev = 8 (2.59)
GAT-100 : Mapper mapped 553 instances into 219 LUTs, name keeping = 36%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1164/0 useful/useless nets, 903/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 308 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 219 LUT to BLE ...
PAK-BLE-302 : Packed 219 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 253 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (253 nodes)...
PAK-SEQ-302 : #1: Packed 102 SEQ (1360 nodes)...
PAK-SEQ-303 : Packed 102 SEQ with LUT/SLICE
PAK-SEQ-304 : 69 single LUT's are left
PAK-SEQ-304 : 253 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 370/664 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (112 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.312315s wall, 1.154407s user + 0.187201s system = 1.341609s CPU (102.2%)

CMD-006 : used memory is 490 MB, reserved memory is 434 MB, peak memory is 536 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.604146s wall, 1.450809s user + 0.187201s system = 1.638011s CPU (102.1%)

CMD-006 : used memory is 490 MB, reserved memory is 434 MB, peak memory is 536 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 318 instances
RUN-001 : 148 mslices, 147 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 931 nets
RUN-002 WARNING: There are 75 nets with only 1 pin
RUN-001 : 460 nets have 2 pins
RUN-001 : 335 nets have [3 - 5] pins
RUN-001 : 31 nets have [6 - 10] pins
RUN-001 : 17 nets have [11 - 20] pins
RUN-001 : 9 nets have [21 - 99] pins
RUN-001 : 4 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 316 instances, 295 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3389, tnet num: 929, tinst num: 315, tnode num: 4349, tedge num: 5496.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 929 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 489 clock pins, and constraint 958 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.118084s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (105.7%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 132854
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1034): len = 96628.3, overlap = 24.75
PLC-004 : Step(1035): len = 81989.8, overlap = 24.75
PLC-004 : Step(1036): len = 73159, overlap = 22.5
PLC-004 : Step(1037): len = 63307.4, overlap = 18
PLC-004 : Step(1038): len = 55948.1, overlap = 21.75
PLC-004 : Step(1039): len = 49835.7, overlap = 24.5
PLC-004 : Step(1040): len = 44669.2, overlap = 23.25
PLC-004 : Step(1041): len = 39816.7, overlap = 26.5
PLC-004 : Step(1042): len = 34613.2, overlap = 29.25
PLC-004 : Step(1043): len = 29335.6, overlap = 32.5
PLC-004 : Step(1044): len = 26465.4, overlap = 33.75
PLC-004 : Step(1045): len = 20172.3, overlap = 38.25
PLC-004 : Step(1046): len = 16339.8, overlap = 44.5
PLC-004 : Step(1047): len = 14856.5, overlap = 47.75
PLC-004 : Step(1048): len = 12720.2, overlap = 52.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.08583e-05
PLC-004 : Step(1049): len = 13210.1, overlap = 42.75
PLC-004 : Step(1050): len = 14350.8, overlap = 41.5
PLC-004 : Step(1051): len = 14047.2, overlap = 42.5
PLC-004 : Step(1052): len = 13637.5, overlap = 39.25
PLC-004 : Step(1053): len = 13584.8, overlap = 40.75
PLC-004 : Step(1054): len = 13823.4, overlap = 40.5
PLC-004 : Step(1055): len = 14086.6, overlap = 40
PLC-004 : Step(1056): len = 14150.6, overlap = 39.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.74721e-05
PLC-004 : Step(1057): len = 13982.5, overlap = 39.5
PLC-004 : Step(1058): len = 14001.2, overlap = 37.75
PLC-004 : Step(1059): len = 15451.2, overlap = 35.25
PLC-004 : Step(1060): len = 15756.4, overlap = 32.25
PLC-004 : Step(1061): len = 15534, overlap = 32.75
PLC-004 : Step(1062): len = 15484.8, overlap = 28.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.09757e-06
PLC-004 : Step(1063): len = 21388.8, overlap = 25.25
PLC-004 : Step(1064): len = 21388.8, overlap = 25.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.19515e-06
PLC-004 : Step(1065): len = 21265.2, overlap = 26
PLC-004 : Step(1066): len = 21265.2, overlap = 26
PLC-001 : :::2::: Try harder cell spreading with beta_ = 4.39029e-06
PLC-004 : Step(1067): len = 21170.5, overlap = 26.5
PLC-004 : Step(1068): len = 21141.1, overlap = 26.5
PLC-001 : :::3::: Try harder cell spreading with beta_ = 8.78058e-06
PLC-004 : Step(1069): len = 21174.6, overlap = 26.75
PLC-004 : Step(1070): len = 21174.6, overlap = 26.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 1.56843e-05
PLC-004 : Step(1071): len = 21386.6, overlap = 26.5
PLC-004 : Step(1072): len = 21585.9, overlap = 26.25
PLC-004 : Step(1073): len = 21711.1, overlap = 28
PLC-004 : Step(1074): len = 22590.5, overlap = 28
PLC-004 : Step(1075): len = 23072.2, overlap = 23.75
PLC-004 : Step(1076): len = 22993.2, overlap = 23
PLC-004 : Step(1077): len = 22957.6, overlap = 23.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 3.13686e-05
PLC-004 : Step(1078): len = 22979.3, overlap = 22.75
PLC-004 : Step(1079): len = 22979.3, overlap = 22.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 5.46021e-05
PLC-004 : Step(1080): len = 23330.6, overlap = 21.75
PLC-004 : Step(1081): len = 23739.9, overlap = 20.75
PLC-004 : Step(1082): len = 23838.2, overlap = 19
PLC-004 : Step(1083): len = 24211.3, overlap = 17.75
PLC-004 : Step(1084): len = 24331.4, overlap = 17
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 2.09881e-05
PLC-004 : Step(1085): len = 24114.5, overlap = 37.5
PLC-004 : Step(1086): len = 24122.8, overlap = 37
PLC-004 : Step(1087): len = 23927.6, overlap = 36
PLC-004 : Step(1088): len = 23831.3, overlap = 35
PLC-004 : Step(1089): len = 23773.2, overlap = 35.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 4.19761e-05
PLC-004 : Step(1090): len = 23661, overlap = 34.75
PLC-004 : Step(1091): len = 23688.2, overlap = 34.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 8.39523e-05
PLC-004 : Step(1092): len = 24004.6, overlap = 33
PLC-004 : Step(1093): len = 24429.2, overlap = 32
PLC-004 : Step(1094): len = 24463.3, overlap = 31
PLC-004 : Step(1095): len = 24518.1, overlap = 31.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000167905
PLC-004 : Step(1096): len = 24849.6, overlap = 29.75
PLC-004 : Step(1097): len = 25255.2, overlap = 28.5
PLC-004 : Step(1098): len = 25477.3, overlap = 27.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000443441
PLC-004 : Step(1099): len = 28222.9, overlap = 8.75
PLC-004 : Step(1100): len = 27758.9, overlap = 12.25
PLC-004 : Step(1101): len = 27513, overlap = 13.25
PLC-004 : Step(1102): len = 27428.8, overlap = 15
PLC-004 : Step(1103): len = 27275.2, overlap = 15
PLC-004 : Step(1104): len = 27166.2, overlap = 15.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000886882
PLC-004 : Step(1105): len = 27329.9, overlap = 16.25
PLC-004 : Step(1106): len = 27453, overlap = 17.5
PLC-004 : Step(1107): len = 27485.9, overlap = 17.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00170215
PLC-004 : Step(1108): len = 27591.7, overlap = 17.5
PLC-004 : Step(1109): len = 27729.7, overlap = 18.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 28458.5, Over = 0
PLC-001 : Spreading special nets. 15 overflows in 750 tiles.
PLC-001 : 23 instances has been re-located, deltaX = 22, deltaY = 13.
PLC-001 : Final: Len = 29088.5, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3389, tnet num: 929, tinst num: 315, tnode num: 4349, tedge num: 5496.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 304 has valid locations, 10 needs to be replaced
PLC-001 : design contains 324 instances, 303 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3434, tnet num: 937, tinst num: 323, tnode num: 4416, tedge num: 5558.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 937 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.117889s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (92.6%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 29526.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1110): len = 29470.7, overlap = 0
PLC-004 : Step(1111): len = 29470.7, overlap = 0
PLC-004 : Step(1112): len = 29440, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 17%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 2.24185e-05
PLC-004 : Step(1113): len = 29432.4, overlap = 1.5
PLC-004 : Step(1114): len = 29432.4, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 4.48369e-05
PLC-004 : Step(1115): len = 29423.6, overlap = 1.25
PLC-004 : Step(1116): len = 29423.6, overlap = 1.25
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 9.00187e-05
PLC-004 : Step(1117): len = 29426.9, overlap = 2.25
PLC-004 : Step(1118): len = 29426.9, overlap = 2.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000180037
PLC-004 : Step(1119): len = 29437.1, overlap = 1.75
PLC-004 : Step(1120): len = 29437.1, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000360075
PLC-004 : Step(1121): len = 29430.1, overlap = 0.75
PLC-004 : Step(1122): len = 29430.1, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000349232
PLC-004 : Step(1123): len = 29435.4, overlap = 0.5
PLC-004 : Step(1124): len = 29435.4, overlap = 0.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 29465.2, Over = 0
PLC-001 : Spreading special nets. 6 overflows in 750 tiles.
PLC-001 : 7 instances has been re-located, deltaX = 5, deltaY = 5.
PLC-001 : Final: Len = 29655.2, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  1.876292s wall, 2.917219s user + 0.546003s system = 3.463222s CPU (184.6%)

CMD-006 : used memory is 490 MB, reserved memory is 434 MB, peak memory is 536 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 251 to 188
RUN-001 : Pin misalignment score is improved from 188 to 184
RUN-001 : Pin misalignment score is improved from 184 to 184
RUN-001 : Pin local connectivity score is improved from 67 to 11
RUN-001 : Pin misalignment score is improved from 226 to 202
RUN-001 : Pin misalignment score is improved from 202 to 198
RUN-001 : Pin misalignment score is improved from 198 to 197
RUN-001 : Pin misalignment score is improved from 197 to 197
RUN-001 : Pin local connectivity score is improved from 23 to 11
RTE-301 : End pin swap;  0.183866s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (101.8%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 326 instances
RUN-001 : 156 mslices, 147 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 939 nets
RUN-002 WARNING: There are 75 nets with only 1 pin
RUN-001 : 458 nets have 2 pins
RUN-001 : 334 nets have [3 - 5] pins
RUN-001 : 33 nets have [6 - 10] pins
RUN-001 : 23 nets have [11 - 20] pins
RUN-001 : 13 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 33768, over cnt = 136(1%), over = 297, worst = 12
RTE-302 : len = 34680, over cnt = 96(1%), over = 189, worst = 7
RTE-302 : len = 35376, over cnt = 91(1%), over = 138, worst = 6
RTE-302 : len = 37464, over cnt = 21(0%), over = 39, worst = 5
RTE-302 : len = 37968, over cnt = 12(0%), over = 29, worst = 4
RTE-302 : len = 38064, over cnt = 10(0%), over = 27, worst = 4
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3434, tnet num: 937, tinst num: 323, tnode num: 4416, tedge num: 5558.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 937 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.315751s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (98.8%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 41% nets. 
RTE-301 : Routed 56% nets. 
RTE-301 : Routed 60% nets. 
RTE-301 : Routed 61% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 :  1.319431s wall, 1.528810s user + 0.000000s system = 1.528810s CPU (115.9%)

RTE-302 : len = 69136, over cnt = 295(0%), over = 311, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.260719s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (131.6%)

RTE-302 : len = 67880, over cnt = 147(0%), over = 148, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.246435s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (120.3%)

RTE-302 : len = 67752, over cnt = 65(0%), over = 65, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.143688s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (108.6%)

RTE-302 : len = 67960, over cnt = 17(0%), over = 17, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.048696s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (128.1%)

RTE-302 : len = 67968, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.033543s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.0%)

RTE-302 : len = 67992, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.034641s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.1%)

RTE-302 : len = 68032, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.030908s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (100.9%)

RTE-302 : len = 68064, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.016628s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.8%)

RTE-302 : len = 68080, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.016092s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (387.8%)

RTE-302 : len = 68080, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.017389s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.7%)

RTE-302 : len = 68080, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  0.017341s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.0%)

RTE-302 : len = 68112, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 68112
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.323234s wall, 3.712824s user + 0.031200s system = 3.744024s CPU (112.7%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.870548s wall, 4.258827s user + 0.031200s system = 4.290027s CPU (110.8%)

CMD-006 : used memory is 507 MB, reserved memory is 451 MB, peak memory is 561 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  371   out of   4480    8.28%
#reg                  379   out of   4480    8.46%
#le                   550
  #lut only           171   out of    550   31.09%
  #reg only           179   out of    550   32.55%
  #lut&reg            200   out of    550   36.36%
#dsp                    0   out of     15    0.00%
#bram                  11   out of     12   91.67%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110001011111000111100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 326
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 939, pip num: 7284
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 420 valid insts, and 19163 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110001011111000111100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.132783s wall, 6.879644s user + 0.078001s system = 6.957645s CPU (168.4%)

CMD-006 : used memory is 507 MB, reserved memory is 451 MB, peak memory is 561 MB
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 850, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.686244s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1.9%)

CMD-006 : used memory is 519 MB, reserved memory is 463 MB, peak memory is 561 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.814979s wall, 0.561604s user + 0.015600s system = 0.577204s CPU (20.5%)

CMD-006 : used memory is 509 MB, reserved memory is 452 MB, peak memory is 561 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
GUI-001 : User closes chip watcher ...
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 423/129 useful/useless nets, 291/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 416/13 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 416/0 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 433/0 useful/useless nets, 308/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 430/0 useful/useless nets, 305/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 558/76 useful/useless nets, 357/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 454/0 useful/useless nets, 330/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 24 LUT to BLE ...
PAK-BLE-302 : Packed 24 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 10 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 47/258 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
GAT-200 WARNING: Net u_mem/dob_debug[0] useless
GAT-200 WARNING: Net u_mem/dob_debug[1] useless
GAT-200 WARNING: Net u_mem/dob_debug[2] useless
GAT-200 WARNING: Net u_mem/dob_debug[3] useless
GAT-200 WARNING: Net u_mem/dob_debug[4] useless
GAT-200 WARNING: Net u_mem/dob_debug[5] useless
GAT-200 WARNING: Net u_mem/dob_debug[6] useless
GAT-200 WARNING: Net u_mem/dob_debug[7] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   50   out of   4480    1.12%
#reg                   63   out of   4480    1.41%
#le                    75
  #lut only            12   out of     75   16.00%
  #reg only            25   out of     75   33.33%
  #lut&reg             38   out of     75   50.67%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "import_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 19 trigger nets, 19 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
GUI-001 : User opens chip watcher ...
GUI-001 : User closes chip watcher ...
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(116)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(144) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 423/129 useful/useless nets, 291/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 174 better
OPT-300 : Optimize round 2
RTL-100 : 416/13 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 416/0 useful/useless nets, 284/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           85
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 63
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 433/0 useful/useless nets, 308/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 430/0 useful/useless nets, 305/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 3 macro adder
RTL-100 : 558/76 useful/useless nets, 357/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 454/0 useful/useless nets, 330/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 63 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 24 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 24 LUT to BLE ...
PAK-BLE-302 : Packed 24 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 10 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 47/258 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
GAT-200 WARNING: Net u_mem/dob_debug[0] useless
GAT-200 WARNING: Net u_mem/dob_debug[1] useless
GAT-200 WARNING: Net u_mem/dob_debug[2] useless
GAT-200 WARNING: Net u_mem/dob_debug[3] useless
GAT-200 WARNING: Net u_mem/dob_debug[4] useless
GAT-200 WARNING: Net u_mem/dob_debug[5] useless
GAT-200 WARNING: Net u_mem/dob_debug[6] useless
GAT-200 WARNING: Net u_mem/dob_debug[7] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   50   out of   4480    1.12%
#reg                   63   out of   4480    1.41%
#le                    75
  #lut only            12   out of     75   16.00%
  #reg only            25   out of     75   33.33%
  #lut&reg             38   out of     75   50.67%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher testAHB_BRAM.cwc -dir G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 19 trigger nets, 19 data nets.
GUI-001 : Import testAHB_BRAM.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-004 : elaborate module cfg_int in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module emb_ctrl in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
VLG-004 : elaborate module trigger_node in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module CFG_INT_WRAPPER in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=79) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_19 in G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=19,STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=341) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_19
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=79)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_19"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=19,STOP_LEN=341)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=341)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=341)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=79)
FLT-300 : Flatten model register(CTRL_REG_LEN=79)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_19
FLT-300 : Flatten model trigger_node(DET_NUM=19,STOP_LEN=341)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=341)
FLT-300 : Flatten model write_ctrl(STOP_LEN=341)
MRG-300 : Merged 101 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1379/99 useful/useless nets, 1118/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 309 better
OPT-300 : Optimize round 2
RTL-100 : 1168/212 useful/useless nets, 907/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1255/0 useful/useless nets, 994/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1255/0 useful/useless nets, 994/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1599/117 useful/useless nets, 1244/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 219 (3.89), #lev = 8 (2.59)
GAT-100 : Mapper mapped 553 instances into 219 LUTs, name keeping = 36%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 1164/0 useful/useless nets, 903/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 308 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 219 LUT to BLE ...
PAK-BLE-302 : Packed 219 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 253 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (253 nodes)...
PAK-SEQ-302 : #1: Packed 102 SEQ (1360 nodes)...
PAK-SEQ-303 : Packed 102 SEQ with LUT/SLICE
PAK-SEQ-304 : 69 single LUT's are left
PAK-SEQ-304 : 253 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 370/664 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net u_mem/dob[10] useless
GAT-200 WARNING: Net u_mem/dob[11] useless
GAT-200 WARNING: Net u_mem/dob[12] useless
GAT-200 WARNING: Net u_mem/dob[13] useless
GAT-200 WARNING: Net u_mem/dob[14] useless
GAT-200 WARNING: Net u_mem/dob[15] useless
GAT-200 WARNING: Net u_mem/dob[16] useless
GAT-200 WARNING: Net u_mem/dob[17] useless
GAT-200 WARNING: Net u_mem/dob[18] useless
GAT-200 WARNING: Net u_mem/dob[19] useless
GAT-200 WARNING: Net u_mem/dob[20] useless
GAT-200 WARNING: Net u_mem/dob[21] useless
GAT-200 WARNING: Net u_mem/dob[22] useless
GAT-200 WARNING: Net u_mem/dob[23] useless
GAT-200 WARNING: Net u_mem/dob[24] useless
GAT-200 WARNING: Net u_mem/dob[25] useless
GAT-200 WARNING: Net u_mem/dob[26] useless
GAT-200 WARNING: Net u_mem/dob[27] useless
GAT-200 WARNING: Net u_mem/dob[28] useless
GAT-200 WARNING: Net u_mem/dob[29] useless
GAT-200 WARNING: Net u_mem/dob[30] useless
GAT-200 WARNING: Net u_mem/dob[31] useless
GAT-200 WARNING: Net u_mem/dob[8] useless
GAT-200 WARNING: Net u_mem/dob[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (112 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.309339s wall, 1.138807s user + 0.156001s system = 1.294808s CPU (98.9%)

CMD-006 : used memory is 498 MB, reserved memory is 442 MB, peak memory is 561 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.603708s wall, 1.466409s user + 0.156001s system = 1.622410s CPU (101.2%)

CMD-006 : used memory is 498 MB, reserved memory is 442 MB, peak memory is 561 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 318 instances
RUN-001 : 148 mslices, 147 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 931 nets
RUN-002 WARNING: There are 75 nets with only 1 pin
RUN-001 : 460 nets have 2 pins
RUN-001 : 335 nets have [3 - 5] pins
RUN-001 : 31 nets have [6 - 10] pins
RUN-001 : 17 nets have [11 - 20] pins
RUN-001 : 9 nets have [21 - 99] pins
RUN-001 : 4 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 316 instances, 295 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3389, tnet num: 929, tinst num: 315, tnode num: 4349, tedge num: 5496.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 929 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 489 clock pins, and constraint 958 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.118184s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (105.6%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 132854
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1125): len = 96628.3, overlap = 24.75
PLC-004 : Step(1126): len = 81989.8, overlap = 24.75
PLC-004 : Step(1127): len = 73159, overlap = 22.5
PLC-004 : Step(1128): len = 63307.4, overlap = 18
PLC-004 : Step(1129): len = 55948.1, overlap = 21.75
PLC-004 : Step(1130): len = 49835.7, overlap = 24.5
PLC-004 : Step(1131): len = 44669.2, overlap = 23.25
PLC-004 : Step(1132): len = 39816.7, overlap = 26.5
PLC-004 : Step(1133): len = 34613.2, overlap = 29.25
PLC-004 : Step(1134): len = 29335.6, overlap = 32.5
PLC-004 : Step(1135): len = 26465.4, overlap = 33.75
PLC-004 : Step(1136): len = 20172.3, overlap = 38.25
PLC-004 : Step(1137): len = 16339.8, overlap = 44.5
PLC-004 : Step(1138): len = 14856.5, overlap = 47.75
PLC-004 : Step(1139): len = 12720.2, overlap = 52.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.08583e-05
PLC-004 : Step(1140): len = 13210.1, overlap = 42.75
PLC-004 : Step(1141): len = 14350.8, overlap = 41.5
PLC-004 : Step(1142): len = 14047.2, overlap = 42.5
PLC-004 : Step(1143): len = 13637.5, overlap = 39.25
PLC-004 : Step(1144): len = 13584.8, overlap = 40.75
PLC-004 : Step(1145): len = 13823.4, overlap = 40.5
PLC-004 : Step(1146): len = 14086.6, overlap = 40
PLC-004 : Step(1147): len = 14150.6, overlap = 39.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.74721e-05
PLC-004 : Step(1148): len = 13982.5, overlap = 39.5
PLC-004 : Step(1149): len = 14001.2, overlap = 37.75
PLC-004 : Step(1150): len = 15451.2, overlap = 35.25
PLC-004 : Step(1151): len = 15756.4, overlap = 32.25
PLC-004 : Step(1152): len = 15534, overlap = 32.75
PLC-004 : Step(1153): len = 15484.8, overlap = 28.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 16%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.09757e-06
PLC-004 : Step(1154): len = 21388.8, overlap = 25.25
PLC-004 : Step(1155): len = 21388.8, overlap = 25.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.19515e-06
PLC-004 : Step(1156): len = 21265.2, overlap = 26
PLC-004 : Step(1157): len = 21265.2, overlap = 26
PLC-001 : :::2::: Try harder cell spreading with beta_ = 4.39029e-06
PLC-004 : Step(1158): len = 21170.5, overlap = 26.5
PLC-004 : Step(1159): len = 21141.1, overlap = 26.5
PLC-001 : :::3::: Try harder cell spreading with beta_ = 8.78058e-06
PLC-004 : Step(1160): len = 21174.6, overlap = 26.75
PLC-004 : Step(1161): len = 21174.6, overlap = 26.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 1.56843e-05
PLC-004 : Step(1162): len = 21386.6, overlap = 26.5
PLC-004 : Step(1163): len = 21585.9, overlap = 26.25
PLC-004 : Step(1164): len = 21711.1, overlap = 28
PLC-004 : Step(1165): len = 22590.5, overlap = 28
PLC-004 : Step(1166): len = 23072.2, overlap = 23.75
PLC-004 : Step(1167): len = 22993.2, overlap = 23
PLC-004 : Step(1168): len = 22957.6, overlap = 23.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 3.13686e-05
PLC-004 : Step(1169): len = 22979.3, overlap = 22.75
PLC-004 : Step(1170): len = 22979.3, overlap = 22.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 5.46021e-05
PLC-004 : Step(1171): len = 23330.6, overlap = 21.75
PLC-004 : Step(1172): len = 23739.9, overlap = 20.75
PLC-004 : Step(1173): len = 23838.2, overlap = 19
PLC-004 : Step(1174): len = 24211.3, overlap = 17.75
PLC-004 : Step(1175): len = 24331.4, overlap = 17
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 2.09881e-05
PLC-004 : Step(1176): len = 24114.5, overlap = 37.5
PLC-004 : Step(1177): len = 24122.8, overlap = 37
PLC-004 : Step(1178): len = 23927.6, overlap = 36
PLC-004 : Step(1179): len = 23831.3, overlap = 35
PLC-004 : Step(1180): len = 23773.2, overlap = 35.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 4.19761e-05
PLC-004 : Step(1181): len = 23661, overlap = 34.75
PLC-004 : Step(1182): len = 23688.2, overlap = 34.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 8.39523e-05
PLC-004 : Step(1183): len = 24004.6, overlap = 33
PLC-004 : Step(1184): len = 24429.2, overlap = 32
PLC-004 : Step(1185): len = 24463.3, overlap = 31
PLC-004 : Step(1186): len = 24518.1, overlap = 31.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000167905
PLC-004 : Step(1187): len = 24849.6, overlap = 29.75
PLC-004 : Step(1188): len = 25255.2, overlap = 28.5
PLC-004 : Step(1189): len = 25477.3, overlap = 27.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 16%, beta_incr = 0.920982
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000443441
PLC-004 : Step(1190): len = 28222.9, overlap = 8.75
PLC-004 : Step(1191): len = 27758.9, overlap = 12.25
PLC-004 : Step(1192): len = 27513, overlap = 13.25
PLC-004 : Step(1193): len = 27428.8, overlap = 15
PLC-004 : Step(1194): len = 27275.2, overlap = 15
PLC-004 : Step(1195): len = 27166.2, overlap = 15.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000886882
PLC-004 : Step(1196): len = 27329.9, overlap = 16.25
PLC-004 : Step(1197): len = 27453, overlap = 17.5
PLC-004 : Step(1198): len = 27485.9, overlap = 17.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00170215
PLC-004 : Step(1199): len = 27591.7, overlap = 17.5
PLC-004 : Step(1200): len = 27729.7, overlap = 18.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 28458.5, Over = 0
PLC-001 : Spreading special nets. 15 overflows in 750 tiles.
PLC-001 : 23 instances has been re-located, deltaX = 22, deltaY = 13.
PLC-001 : Final: Len = 29088.5, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3389, tnet num: 929, tinst num: 315, tnode num: 4349, tedge num: 5496.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place -eco"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : eco special cells: 3 has valid locations, 0 needs to be replaced
PLC-001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PLC-001 : eco cells: 304 has valid locations, 10 needs to be replaced
PLC-001 : design contains 324 instances, 303 slices, 11 macros(75 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3434, tnet num: 937, tinst num: 323, tnode num: 4416, tedge num: 5558.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 937 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.118224s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (92.4%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 29526.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1201): len = 29470.7, overlap = 0
PLC-004 : Step(1202): len = 29470.7, overlap = 0
PLC-004 : Step(1203): len = 29440, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 17%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 2.24185e-05
PLC-004 : Step(1204): len = 29432.4, overlap = 1.5
PLC-004 : Step(1205): len = 29432.4, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 4.48369e-05
PLC-004 : Step(1206): len = 29423.6, overlap = 1.25
PLC-004 : Step(1207): len = 29423.6, overlap = 1.25
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 9.00187e-05
PLC-004 : Step(1208): len = 29426.9, overlap = 2.25
PLC-004 : Step(1209): len = 29426.9, overlap = 2.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000180037
PLC-004 : Step(1210): len = 29437.1, overlap = 1.75
PLC-004 : Step(1211): len = 29437.1, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000360075
PLC-004 : Step(1212): len = 29430.1, overlap = 0.75
PLC-004 : Step(1213): len = 29430.1, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 17%, beta_incr = 0.918839
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000349232
PLC-004 : Step(1214): len = 29435.4, overlap = 0.5
PLC-004 : Step(1215): len = 29435.4, overlap = 0.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 29465.2, Over = 0
PLC-001 : Spreading special nets. 6 overflows in 750 tiles.
PLC-001 : 7 instances has been re-located, deltaX = 5, deltaY = 5.
PLC-001 : Final: Len = 29655.2, Over = 0
ECO-001 : Eco place succeeded
CMD-005 : finish command "place" in  1.890326s wall, 3.026419s user + 0.592804s system = 3.619223s CPU (191.5%)

CMD-006 : used memory is 498 MB, reserved memory is 442 MB, peak memory is 561 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 251 to 188
RUN-001 : Pin misalignment score is improved from 188 to 184
RUN-001 : Pin misalignment score is improved from 184 to 184
RUN-001 : Pin local connectivity score is improved from 67 to 11
RUN-001 : Pin misalignment score is improved from 226 to 202
RUN-001 : Pin misalignment score is improved from 202 to 198
RUN-001 : Pin misalignment score is improved from 198 to 197
RUN-001 : Pin misalignment score is improved from 197 to 197
RUN-001 : Pin local connectivity score is improved from 23 to 11
RTE-301 : End pin swap;  0.176639s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (106.0%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 326 instances
RUN-001 : 156 mslices, 147 lslices, 4 pads, 11 brams, 0 dsps
RUN-001 : There are total 939 nets
RUN-002 WARNING: There are 75 nets with only 1 pin
RUN-001 : 458 nets have 2 pins
RUN-001 : 334 nets have [3 - 5] pins
RUN-001 : 33 nets have [6 - 10] pins
RUN-001 : 23 nets have [11 - 20] pins
RUN-001 : 13 nets have [21 - 99] pins
RUN-001 : 3 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 33768, over cnt = 136(1%), over = 297, worst = 12
RTE-302 : len = 34680, over cnt = 96(1%), over = 189, worst = 7
RTE-302 : len = 35376, over cnt = 91(1%), over = 138, worst = 6
RTE-302 : len = 37464, over cnt = 21(0%), over = 39, worst = 5
RTE-302 : len = 37968, over cnt = 12(0%), over = 29, worst = 4
RTE-302 : len = 38064, over cnt = 10(0%), over = 27, worst = 4
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 3434, tnet num: 937, tinst num: 323, tnode num: 4416, tedge num: 5558.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

RTE-301 : Generate timing info.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 937 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 505 clock pins, and constraint 980 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.316718s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (98.5%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 41% nets. 
RTE-301 : Routed 56% nets. 
RTE-301 : Routed 60% nets. 
RTE-301 : Routed 61% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 66% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 69% nets. 
RTE-301 :  1.311685s wall, 1.591210s user + 0.015600s system = 1.606810s CPU (122.5%)

RTE-302 : len = 69136, over cnt = 295(0%), over = 311, worst = 3
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.269404s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (133.2%)

RTE-302 : len = 67880, over cnt = 147(0%), over = 148, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.257326s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (115.2%)

RTE-302 : len = 67752, over cnt = 65(0%), over = 65, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.145874s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (106.9%)

RTE-302 : len = 67960, over cnt = 17(0%), over = 17, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.065654s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.0%)

RTE-302 : len = 67968, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.152782s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (102.1%)

RTE-302 : len = 67992, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.042427s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.3%)

RTE-302 : len = 68032, over cnt = 4(0%), over = 4, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.031129s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (100.2%)

RTE-302 : len = 68064, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.036438s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.6%)

RTE-302 : len = 68080, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.016128s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.7%)

RTE-302 : len = 68080, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.019736s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (158.1%)

RTE-302 : len = 68080, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 11 =====
RTE-301 :  0.017404s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.6%)

RTE-302 : len = 68112, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 68112
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.501340s wall, 3.868825s user + 0.062400s system = 3.931225s CPU (112.3%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  4.041577s wall, 4.414828s user + 0.078001s system = 4.492829s CPU (111.2%)

CMD-006 : used memory is 518 MB, reserved memory is 462 MB, peak memory is 579 MB
CMD-004 : start command "report_area -io_info -file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  371   out of   4480    8.28%
#reg                  379   out of   4480    8.46%
#le                   550
  #lut only           171   out of    550   31.09%
  #reg only           179   out of    550   32.55%
  #lut&reg            200   out of    550   36.36%
#dsp                    0   out of     15    0.00%
#bram                  11   out of     12   91.67%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

CMD-004 : start command "export_db G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110001011111000111100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 326
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 939, pip num: 7284
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 420 valid insts, and 19163 bits set as '1'.
BIT-701 : Generate bits file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000101110001011111000111100 -f G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.156843s wall, 6.801644s user + 0.046800s system = 6.848444s CPU (164.8%)

CMD-006 : used memory is 517 MB, reserved memory is 461 MB, peak memory is 579 MB
GUI-001 : User opens chip watcher ...
CMD-004 : start command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 850, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.703543s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (11.0%)

CMD-006 : used memory is 517 MB, reserved memory is 461 MB, peak memory is 579 MB
CMD-005 : finish command "download -bit G:/ELF2_SOC_Release/trunk/Demo/AHB_Demo/AHB_FPGA144/Quick_Start.bit -mode jtag -spd 6 -cable 0" in  2.827103s wall, 0.733205s user + 0.031200s system = 0.764405s CPU (27.0%)

CMD-006 : used memory is 507 MB, reserved memory is 451 MB, peak memory is 579 MB
GUI-001 : Download success!
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000010
RUN-001 : ChipWatcher: the value of status register = 110000000000001100
CMD-004 : start command "rdbk_bram -bram =0x000C -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000C successfully.
CMD-004 : start command "rdbk_bram -bram =0x000D -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000D successfully.
CMD-004 : start command "rdbk_bram -bram =0x000E -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
RUN-001 : Read back data from BRAM =0x000E successfully.
RUN-001 : ChipWatcher: write ctrl reg value: 10110110110110110110110110110110110110110110110110110110100000010000000000000000
