// Seed: 3368643001
`timescale 1 ps / 1 ps
module module_0;
  always @(posedge id_0) begin
    id_0 <= 1;
  end
  logic id_1;
  assign id_0 = id_1 - id_1;
endmodule
