// Seed: 2264116208
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri id_9,
    input tri id_10,
    input tri1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output wand id_14,
    output uwire id_15,
    input supply1 id_16,
    output supply1 id_17
);
  logic id_19;
endmodule
module module_1 #(
    parameter id_17 = 32'd26,
    parameter id_5  = 32'd97
) (
    output uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    output tri _id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    input supply0 id_10,
    output tri id_11,
    input tri id_12
);
  assign id_0 = id_10;
  logic id_14;
  ;
  reg id_15;
  logic [1 'b0 ==  id_5 : -1] id_16;
  wire _id_17;
  assign id_0 = id_14[id_17];
  module_0 modCall_1 (
      id_8,
      id_6,
      id_3,
      id_11,
      id_9,
      id_3,
      id_7,
      id_3,
      id_11,
      id_0,
      id_9,
      id_7,
      id_7,
      id_12,
      id_8,
      id_11,
      id_3,
      id_0
  );
  assign modCall_1.id_9 = 0;
  wire id_18;
  ;
  logic id_19;
  logic [1 : -1 'b0] id_20;
  initial id_15 = id_19;
endmodule
