{
  "module_name": "dcn301_dccg.h",
  "hash_id": "bd22ed77c9dfe61b98f2fd413ac5b0d0587257c63f38c34a54a80e3c31a89ded",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn301/dcn301_dccg.h",
  "human_readable_source": " \n\n#ifndef __DCN301_DCCG_H__\n#define __DCN301_DCCG_H__\n\n#include \"dcn20/dcn20_dccg.h\"\n\n#define DCCG_REG_LIST_DCN301() \\\n\tSR(DPPCLK_DTO_CTRL),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 0),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 1),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 2),\\\n\tDCCG_SRII(DTO_PARAM, DPPCLK, 3),\\\n\tSR(REFCLK_CNTL)\n\n#define DCCG_MASK_SH_LIST_DCN301(mask_sh) \\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 0, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 0, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 1, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 1, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 2, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 2, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_ENABLE, DPPCLK, 3, mask_sh),\\\n\tDCCG_SFI(DPPCLK_DTO_CTRL, DTO_DB_EN, DPPCLK, 3, mask_sh),\\\n\tDCCG_SF(DPPCLK0_DTO_PARAM, DPPCLK0_DTO_PHASE, mask_sh),\\\n\tDCCG_SF(DPPCLK0_DTO_PARAM, DPPCLK0_DTO_MODULO, mask_sh),\\\n\tDCCG_SF(REFCLK_CNTL, REFCLK_CLOCK_EN, mask_sh),\\\n\tDCCG_SF(REFCLK_CNTL, REFCLK_SRC_SEL, mask_sh)\n\nstruct dccg *dccg301_create(\n\tstruct dc_context *ctx,\n\tconst struct dccg_registers *regs,\n\tconst struct dccg_shift *dccg_shift,\n\tconst struct dccg_mask *dccg_mask);\n\nstruct dccg *dccg301_create(\n\tstruct dc_context *ctx,\n\tconst struct dccg_registers *regs,\n\tconst struct dccg_shift *dccg_shift,\n\tconst struct dccg_mask *dccg_mask);\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}