<stg><name>fpadd503.60.6167_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %c_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_1_offset

]]></Node>
<StgValue><ssdm name="c_1_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %c_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_0_offset

]]></Node>
<StgValue><ssdm name="c_0_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln20 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_215 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_215"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln23 = icmp_eq  i4 %i_215, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:1 %trunc_ln23_3 = trunc i4 %i_215

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_215, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split:6 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 %trunc_ln23_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:7 %zext_ln24 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:9 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.split:12 %tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_0_offset_read, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:13 %zext_ln24_13 = zext i3 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln24_13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:14 %c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln24_13

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.split:15 %tmp_517 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_1_offset_read, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:16 %zext_ln24_14 = zext i3 %tmp_517

]]></Node>
<StgValue><ssdm name="zext_ln24_14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln24_14

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:18 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:19 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %carry = phi i1 0, void %newFuncRoot, i1 %tmp_205, void %arrayidx57.exit

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln23 = add i4 %i_215, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4">
<![CDATA[
for.inc.split:0 %trunc_ln23 = trunc i4 %i_215

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:9 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:10 %zext_ln24_12 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln24_12"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %tempReg = add i64 %a_load, i64 %zext_ln24_12

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:18 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:19 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %select_ln24 = select i1 %trunc_ln23, i64 %c_1_load, i64 %c_0_load

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:22 %br_ln24 = br i1 %trunc_ln23, void %arrayidx57.case.0, void %arrayidx57.case.1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx57.exit:11 %store_ln20 = store i4 %add_ln23, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.inc29.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %add_ln24 = add i64 %select_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx57.case.0:0 %store_ln24 = store i64 %add_ln24, i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx57.case.0:1 %br_ln24 = br void %arrayidx57.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx57.case.1:0 %store_ln24 = store i64 %add_ln24, i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx57.case.1:1 %br_ln24 = br void %arrayidx57.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:0 %xor_ln24 = xor i64 %add_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:1 %xor_ln24_16 = xor i64 %select_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24_16"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:2 %or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_16

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx57.exit:3 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx57.exit:4 %xor_ln24_17 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln24_17"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="64">
<![CDATA[
arrayidx57.exit:5 %trunc_ln24 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
arrayidx57.exit:6 %xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_17, i63 %trunc_ln24

]]></Node>
<StgValue><ssdm name="xor_ln24_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:7 %and_ln24 = and i64 %a_load, i64 %xor_ln24_s

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:8 %xor_ln24_18 = xor i64 %or_ln24, i64 %add_ln24

]]></Node>
<StgValue><ssdm name="xor_ln24_18"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:9 %or_ln24_6 = or i64 %xor_ln24_18, i64 %and_ln24

]]></Node>
<StgValue><ssdm name="or_ln24_6"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayidx57.exit:10 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx57.exit:12 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="a_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_offset"/></StgValue>
</port>
<port id="75" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="c_0_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c_0_offset"/></StgValue>
</port>
<port id="77" name="c_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="c_1_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c_1_offset"/></StgValue>
</port>
<port id="79" name="c_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="i" fromId="80" toId="6">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i1" to="c_1_offset_read" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="c_1_offset" to="c_1_offset_read" fromId="78" toId="7">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i1" to="c_0_offset_read" fromId="82" toId="8">
</dataflow>
<dataflow id="86" from="c_0_offset" to="c_0_offset_read" fromId="76" toId="8">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i1" to="a_offset_read" fromId="82" toId="9">
</dataflow>
<dataflow id="88" from="a_offset" to="a_offset_read" fromId="74" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln20" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="i" to="store_ln20" fromId="6" toId="10">
</dataflow>
<dataflow id="92" from="i" to="i_215" fromId="6" toId="12">
</dataflow>
<dataflow id="93" from="i_215" to="icmp_ln23" fromId="12" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln23" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="icmp_ln23" to="br_ln23" fromId="13" toId="14">
</dataflow>
<dataflow id="97" from="i_215" to="trunc_ln23_3" fromId="12" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="i_215" to="lshr_ln" fromId="12" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_80" to="lshr_ln" fromId="80" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="lshr_ln" fromId="102" toId="16">
</dataflow>
<dataflow id="105" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp" fromId="104" toId="17">
</dataflow>
<dataflow id="106" from="a_offset_read" to="tmp" fromId="9" toId="17">
</dataflow>
<dataflow id="107" from="trunc_ln23_3" to="tmp" fromId="15" toId="17">
</dataflow>
<dataflow id="108" from="tmp" to="zext_ln24" fromId="17" toId="18">
</dataflow>
<dataflow id="109" from="a" to="a_addr" fromId="75" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="a_addr" fromId="110" toId="19">
</dataflow>
<dataflow id="112" from="zext_ln24" to="a_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="113" from="a_addr" to="a_load" fromId="19" toId="20">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_s" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="c_0_offset_read" to="tmp_s" fromId="8" toId="21">
</dataflow>
<dataflow id="117" from="lshr_ln" to="tmp_s" fromId="16" toId="21">
</dataflow>
<dataflow id="118" from="tmp_s" to="zext_ln24_13" fromId="21" toId="22">
</dataflow>
<dataflow id="119" from="c_0" to="c_0_addr" fromId="77" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_110" to="c_0_addr" fromId="110" toId="23">
</dataflow>
<dataflow id="121" from="zext_ln24_13" to="c_0_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_517" fromId="114" toId="24">
</dataflow>
<dataflow id="123" from="c_1_offset_read" to="tmp_517" fromId="7" toId="24">
</dataflow>
<dataflow id="124" from="lshr_ln" to="tmp_517" fromId="16" toId="24">
</dataflow>
<dataflow id="125" from="tmp_517" to="zext_ln24_14" fromId="24" toId="25">
</dataflow>
<dataflow id="126" from="c_1" to="c_1_addr" fromId="79" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_110" to="c_1_addr" fromId="110" toId="26">
</dataflow>
<dataflow id="128" from="zext_ln24_14" to="c_1_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="c_0_addr" to="c_0_load" fromId="23" toId="27">
</dataflow>
<dataflow id="130" from="c_1_addr" to="c_1_load" fromId="26" toId="28">
</dataflow>
<dataflow id="132" from="StgValue_131" to="carry" fromId="131" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln0" to="carry" fromId="11" toId="29">
</dataflow>
<dataflow id="134" from="tmp_205" to="carry" fromId="58" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln23" to="carry" fromId="59" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="136" from="i_215" to="add_ln23" fromId="12" toId="30">
</dataflow>
<dataflow id="138" from="StgValue_137" to="add_ln23" fromId="137" toId="30">
</dataflow>
<dataflow id="139" from="i_215" to="trunc_ln23" fromId="12" toId="31">
</dataflow>
<dataflow id="140" from="a_addr" to="a_load" fromId="19" toId="32">
</dataflow>
<dataflow id="141" from="carry" to="zext_ln24_12" fromId="29" toId="33">
</dataflow>
<dataflow id="142" from="a_load" to="tempReg" fromId="32" toId="34">
</dataflow>
<dataflow id="143" from="zext_ln24_12" to="tempReg" fromId="33" toId="34">
</dataflow>
<dataflow id="144" from="c_0_addr" to="c_0_load" fromId="23" toId="35">
</dataflow>
<dataflow id="145" from="c_1_addr" to="c_1_load" fromId="26" toId="36">
</dataflow>
<dataflow id="146" from="trunc_ln23" to="select_ln24" fromId="31" toId="37">
</dataflow>
<dataflow id="147" from="c_1_load" to="select_ln24" fromId="36" toId="37">
</dataflow>
<dataflow id="148" from="c_0_load" to="select_ln24" fromId="35" toId="37">
</dataflow>
<dataflow id="149" from="trunc_ln23" to="br_ln24" fromId="31" toId="38">
</dataflow>
<dataflow id="150" from="add_ln23" to="store_ln20" fromId="30" toId="39">
</dataflow>
<dataflow id="151" from="i" to="store_ln20" fromId="6" toId="39">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecPipeline" to="specpipeline_ln20" fromId="152" toId="40">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specpipeline_ln20" fromId="154" toId="40">
</dataflow>
<dataflow id="156" from="StgValue_110" to="specpipeline_ln20" fromId="110" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_110" to="specpipeline_ln20" fromId="110" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_110" to="specpipeline_ln20" fromId="110" toId="40">
</dataflow>
<dataflow id="160" from="empty_44" to="specpipeline_ln20" fromId="159" toId="40">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="161" toId="41">
</dataflow>
<dataflow id="164" from="StgValue_163" to="speclooptripcount_ln20" fromId="163" toId="41">
</dataflow>
<dataflow id="165" from="StgValue_163" to="speclooptripcount_ln20" fromId="163" toId="41">
</dataflow>
<dataflow id="166" from="StgValue_163" to="speclooptripcount_ln20" fromId="163" toId="41">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="167" toId="42">
</dataflow>
<dataflow id="170" from="empty_5" to="specloopname_ln23" fromId="169" toId="42">
</dataflow>
<dataflow id="171" from="select_ln24" to="add_ln24" fromId="37" toId="43">
</dataflow>
<dataflow id="172" from="tempReg" to="add_ln24" fromId="34" toId="43">
</dataflow>
<dataflow id="173" from="add_ln24" to="store_ln24" fromId="43" toId="44">
</dataflow>
<dataflow id="174" from="c_0_addr" to="store_ln24" fromId="23" toId="44">
</dataflow>
<dataflow id="175" from="add_ln24" to="store_ln24" fromId="43" toId="46">
</dataflow>
<dataflow id="176" from="c_1_addr" to="store_ln24" fromId="26" toId="46">
</dataflow>
<dataflow id="177" from="add_ln24" to="xor_ln24" fromId="43" toId="48">
</dataflow>
<dataflow id="178" from="tempReg" to="xor_ln24" fromId="34" toId="48">
</dataflow>
<dataflow id="179" from="select_ln24" to="xor_ln24_16" fromId="37" toId="49">
</dataflow>
<dataflow id="180" from="tempReg" to="xor_ln24_16" fromId="34" toId="49">
</dataflow>
<dataflow id="181" from="xor_ln24" to="or_ln24" fromId="48" toId="50">
</dataflow>
<dataflow id="182" from="xor_ln24_16" to="or_ln24" fromId="49" toId="50">
</dataflow>
<dataflow id="184" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="183" toId="51">
</dataflow>
<dataflow id="185" from="tempReg" to="bit_sel" fromId="34" toId="51">
</dataflow>
<dataflow id="187" from="StgValue_186" to="bit_sel" fromId="186" toId="51">
</dataflow>
<dataflow id="188" from="bit_sel" to="xor_ln24_17" fromId="51" toId="52">
</dataflow>
<dataflow id="190" from="StgValue_189" to="xor_ln24_17" fromId="189" toId="52">
</dataflow>
<dataflow id="191" from="tempReg" to="trunc_ln24" fromId="34" toId="53">
</dataflow>
<dataflow id="193" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln24_s" fromId="192" toId="54">
</dataflow>
<dataflow id="194" from="xor_ln24_17" to="xor_ln24_s" fromId="52" toId="54">
</dataflow>
<dataflow id="195" from="trunc_ln24" to="xor_ln24_s" fromId="53" toId="54">
</dataflow>
<dataflow id="196" from="a_load" to="and_ln24" fromId="32" toId="55">
</dataflow>
<dataflow id="197" from="xor_ln24_s" to="and_ln24" fromId="54" toId="55">
</dataflow>
<dataflow id="198" from="or_ln24" to="xor_ln24_18" fromId="50" toId="56">
</dataflow>
<dataflow id="199" from="add_ln24" to="xor_ln24_18" fromId="43" toId="56">
</dataflow>
<dataflow id="200" from="xor_ln24_18" to="or_ln24_6" fromId="56" toId="57">
</dataflow>
<dataflow id="201" from="and_ln24" to="or_ln24_6" fromId="55" toId="57">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_205" fromId="202" toId="58">
</dataflow>
<dataflow id="204" from="or_ln24_6" to="tmp_205" fromId="57" toId="58">
</dataflow>
<dataflow id="206" from="StgValue_205" to="tmp_205" fromId="205" toId="58">
</dataflow>
<dataflow id="207" from="icmp_ln23" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="208" from="icmp_ln23" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="209" from="icmp_ln23" to="StgValue_4" fromId="13" toId="4">
</dataflow>
<dataflow id="210" from="trunc_ln23" to="StgValue_4" fromId="31" toId="4">
</dataflow>
</dataflows>


</stg>
