Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: fifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : fifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fifo3.v" in library work
Compiling verilog include file "C:/FistState/Projects/deBounce/DeBounce_v.v"
Compiling verilog include file "C:/FistState/Projects/deBounce/button.v"
Module <DeBounce> compiled
Module <button> compiled
Module <fifo> compiled
No errors in compilation
Analysis of file <"fifo.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fifo> in library <work> with parameters.
	B = "00000000000000000000000000001000"
	EMPTY = "00"
	FULL = "10"
	Maxa = "11"
	Maxw = "100"
	Mina = "00"
	Minw = "000"
	NORMAL = "01"
	W = "00000000000000000000000000000011"

Analyzing hierarchy for module <DeBounce> in library <work> with parameters.
	N = "00000000000000000000000000000010"

Analyzing hierarchy for module <button> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fifo>.
	B = 32'sb00000000000000000000000000001000
	EMPTY = 2'b00
	FULL = 2'b10
	Maxa = 2'b11
	Maxw = 3'b100
	Mina = 2'b00
	Minw = 3'b000
	NORMAL = 2'b01
	W = 32'sb00000000000000000000000000000011
WARNING:Xst:905 - "fifo3.v" line 54: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>, <w_addr>, <statefull>, <r_addr>
Module <fifo> is correct for synthesis.
 
Analyzing module <DeBounce> in library <work>.
	N = 32'sb00000000000000000000000000000010
Module <DeBounce> is correct for synthesis.
 
Analyzing module <button> in library <work>.
Module <button> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <gnt_1> in unit <fifo> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <DeBounce>.
    Related source file is "C:/FistState/Projects/deBounce/DeBounce_v.v".
    Found 1-bit register for signal <DB_out>.
    Found 1-bit register for signal <DFF1>.
    Found 1-bit register for signal <DFF2>.
    Found 2-bit adder for signal <q_next$addsub0000> created at line 31.
    Found 2-bit register for signal <q_reg>.
    Found 1-bit xor2 for signal <q_reset>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DeBounce> synthesized.


Synthesizing Unit <button>.
    Related source file is "C:/FistState/Projects/deBounce/button.v".
    Found 1-bit register for signal <r1>.
    Found 1-bit register for signal <r2>.
    Found 1-bit register for signal <r3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <button> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "fifo3.v".
WARNING:Xst:646 - Signal <w_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 3-bit latch for signal <r_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <statefull>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <w_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <gnt_0>.
    Found 3-bit adder for signal <r_addr$addsub0000> created at line 96.
    Found 1-bit register for signal <state>.
    Found 3-bit addsub for signal <statefull$share0000> created at line 55.
    Found 3-bit adder for signal <w_addr$addsub0000>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <fifo> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 2
 3-bit adder                                           : 2
 3-bit addsub                                          : 1
# Registers                                            : 16
 1-bit register                                        : 14
 2-bit register                                        : 2
# Latches                                              : 4
 1-bit latch                                           : 1
 3-bit latch                                           : 3
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 2
 3-bit adder                                           : 2
 3-bit addsub                                          : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Latches                                              : 4
 1-bit latch                                           : 1
 3-bit latch                                           : 3
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <w_addr_0> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <w_addr_1> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <w_addr_2> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <r_addr_0> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <r_addr_1> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <r_addr_2> of sequential type is unconnected in block <fifo>.

Optimizing unit <fifo> ...

Optimizing unit <DeBounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo, actual ratio is 0.

Final Macro Processing ...

Processing Unit <fifo> :
	Found 2-bit shift register for signal <unit_wr/r2>.
	Found 2-bit shift register for signal <unit_re/r2>.
Unit <fifo> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fifo.ngr
Top Level Output File Name         : fifo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 21
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 14
#      LUT4_D                      : 1
# FlipFlops/Latches                : 20
#      FD                          : 4
#      FDE                         : 2
#      FDR                         : 10
#      LD                          : 4
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       13  out of   1920     0%  
 Number of Slice Flip Flops:             20  out of   3840     0%  
 Number of 4 input LUTs:                 22  out of   3840     0%  
    Number used as logic:                20
    Number used as Shift registers:       2
 Number of IOs:                          14
 Number of bonded IOBs:                   6  out of    173     3%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+------------------------+-------+
Clock Signal                              | Clock buffer(FF name)  | Load  |
------------------------------------------+------------------------+-------+
clk                                       | BUFGP                  | 18    |
next_state_not0001(next_state_not00011:O) | NONE(*)(next_state)    | 1     |
next_state_mux000013(statefull_not00011:O)| NONE(*)(statefull_0)   | 3     |
------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.513ns (Maximum Frequency: 221.582MHz)
   Minimum input arrival time before clock: 2.981ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.398ns (frequency: 294.291MHz)
  Total number of paths / destination ports: 29 / 17
-------------------------------------------------------------------------
Delay:               3.398ns (Levels of Logic = 0)
  Source:            unit_wr/Mshreg_r2 (FF)
  Destination:       unit_wr/r2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: unit_wr/Mshreg_r2 to unit_wr/r2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.195   0.000  unit_wr/Mshreg_r2 (unit_wr/Mshreg_r2)
     FD:D                      0.203          unit_wr/r2
    ----------------------------------------
    Total                      3.398ns (3.398ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'next_state_mux000013'
  Clock period: 4.513ns (frequency: 221.582MHz)
  Total number of paths / destination ports: 18 / 3
-------------------------------------------------------------------------
Delay:               4.513ns (Levels of Logic = 3)
  Source:            statefull_1 (LATCH)
  Destination:       statefull_1 (LATCH)
  Source Clock:      next_state_mux000013 falling
  Destination Clock: next_state_mux000013 falling

  Data Path: statefull_1 to statefull_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.633   1.071  statefull_1 (statefull_1)
     LUT3_D:I2->O          1   0.551   0.827  next_state_mux000016_SW0 (N2)
     LUT4_D:I3->LO         1   0.551   0.126  next_state_mux000027 (N5)
     LUT4:I3->O            1   0.551   0.000  statefull_mux0001<1>1 (statefull_mux0001<1>)
     LD:D                      0.203          statefull_1
    ----------------------------------------
    Total                      4.513ns (2.489ns logic, 2.024ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              2.981ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       state (FF)
  Destination Clock: clk rising

  Data Path: clr to state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.821   1.134  clr_IBUF (clr_IBUF)
     FDR:R                     1.026          state
    ----------------------------------------
    Total                      2.981ns (1.847ns logic, 1.134ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            gnt_0 (FF)
  Destination:       gnt_0 (PAD)
  Source Clock:      clk rising

  Data Path: gnt_0 to gnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   0.801  gnt_0 (gnt_0_OBUF)
     OBUF:I->O                 5.644          gnt_0_OBUF (gnt_0)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.46 secs
 
--> 

Total memory usage is 253344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    6 (   0 filtered)

