<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUBaseInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUBaseInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUBaseInfo.cpp - AMDGPU Base encoding information --------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUAsmUtils_8h.html">AMDGPUAsmUtils.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDKernelCodeT_8h.html">AMDKernelCodeT.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BinaryFormat_2ELF_8h.html">llvm/BinaryFormat/ELF.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsR600.h&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDHSAKernelDescriptor_8h.html">llvm/Support/AMDHSAKernelDescriptor.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetParser_8h.html">llvm/Support/TargetParser.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a16f11ade4c7901484baa40cab9d0d011">   27</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_NAMED_OPS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">   28</a></span>&#160;<span class="preprocessor">#define GET_INSTRMAP_INFO</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#addfa38954bbf0f2984177c61d919eb58">   31</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt;unsigned&gt;</a> <a class="code" href="AMDGPUBaseInfo_8cpp.html#addfa38954bbf0f2984177c61d919eb58">AmdhsaCodeObjectVersion</a>(</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="stringliteral">&quot;amdhsa-code-object-version&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a>,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a>(<span class="stringliteral">&quot;AMDHSA Code Object Version&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a>(4),</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a>);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/// \returns Bit mask for given bit \p Shift and bit \p Width.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getBitMask(<span class="keywordtype">unsigned</span> Shift, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordflow">return</span> ((1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) - 1) &lt;&lt; Shift;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/// Packs \p Src into \p Dst for given bit \p Shift and bit \p Width.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// \returns Packed \p Dst.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> packBits(<span class="keywordtype">unsigned</span> Src, <span class="keywordtype">unsigned</span> Dst, <span class="keywordtype">unsigned</span> Shift, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  Dst &amp;= ~(1 &lt;&lt; Shift) &amp; ~getBitMask(Shift, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  Dst |= (Src &lt;&lt; Shift) &amp; getBitMask(Shift, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">return</span> Dst;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;}</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/// Unpacks bits from \p Src for given bit \p Shift and bit \p Width.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// \returns Unpacked bits.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> unpackBits(<span class="keywordtype">unsigned</span> Src, <span class="keywordtype">unsigned</span> Shift, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">return</span> (Src &amp; getBitMask(Shift, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)) &gt;&gt; Shift;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// \returns Vmcnt bit shift (lower bits).</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitShiftLo() { <span class="keywordflow">return</span> 0; }</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// \returns Vmcnt bit width (lower bits).</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitWidthLo() { <span class="keywordflow">return</span> 4; }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// \returns Expcnt bit shift.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getExpcntBitShift() { <span class="keywordflow">return</span> 4; }</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// \returns Expcnt bit width.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getExpcntBitWidth() { <span class="keywordflow">return</span> 3; }</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/// \returns Lgkmcnt bit shift.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getLgkmcntBitShift() { <span class="keywordflow">return</span> 8; }</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// \returns Lgkmcnt bit width.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getLgkmcntBitWidth(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1V3.html#ac4e0e65d7dfff70958660d11303022a0">VersionMajor</a>) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1V3.html#ac4e0e65d7dfff70958660d11303022a0">VersionMajor</a> &gt;= 10) ? 6 : 4;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// \returns Vmcnt bit shift (higher bits).</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitShiftHi() { <span class="keywordflow">return</span> 14; }</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/// \returns Vmcnt bit width (higher bits).</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitWidthHi() { <span class="keywordflow">return</span> 2; }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <span class="comment">// end namespace anonymous</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">   91</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint8_t&gt;</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">if</span> (STI &amp;&amp; STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() != <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a>)</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="AMDGPUBaseInfo_8cpp.html#addfa38954bbf0f2984177c61d919eb58">AmdhsaCodeObjectVersion</a>) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5dacea4a00c0d2a14fc76b58f54ab1660d4">ELF::ELFABIVERSION_AMDGPU_HSA_V2</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">case</span> 3:</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da826455591c0b7375b3933af9d024f24c">ELF::ELFABIVERSION_AMDGPU_HSA_V3</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da31d5284f5d2fa2aeccc39819d63b0917">ELF::ELFABIVERSION_AMDGPU_HSA_V4</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">case</span> 5:</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da406e6a06bfc244916dd8221bcc3bc454">ELF::ELFABIVERSION_AMDGPU_HSA_V5</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;Unsupported AMDHSA Code Object Version &quot;</span>) +</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                       <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="AMDGPUBaseInfo_8cpp.html#addfa38954bbf0f2984177c61d919eb58">AmdhsaCodeObjectVersion</a>));</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  }</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">  110</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">isHsaAbiVersion2</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint8_t&gt;</a> HsaAbiVer = <a class="code" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a>(STI))</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">return</span> *HsaAbiVer == <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5dacea4a00c0d2a14fc76b58f54ab1660d4">ELF::ELFABIVERSION_AMDGPU_HSA_V2</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">  116</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">isHsaAbiVersion3</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint8_t&gt;</a> HsaAbiVer = <a class="code" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a>(STI))</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">return</span> *HsaAbiVer == <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da826455591c0b7375b3933af9d024f24c">ELF::ELFABIVERSION_AMDGPU_HSA_V3</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">  122</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">isHsaAbiVersion4</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint8_t&gt;</a> HsaAbiVer = <a class="code" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a>(STI))</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span> *HsaAbiVer == <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da31d5284f5d2fa2aeccc39819d63b0917">ELF::ELFABIVERSION_AMDGPU_HSA_V4</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">  128</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">isHsaAbiVersion5</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint8_t&gt;</a> HsaAbiVer = <a class="code" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a>(STI))</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">return</span> *HsaAbiVer == <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da406e6a06bfc244916dd8221bcc3bc454">ELF::ELFABIVERSION_AMDGPU_HSA_V5</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">  134</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">isHsaAbiVersion3AndAbove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">isHsaAbiVersion3</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">isHsaAbiVersion4</a>(STI) ||</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;         <a class="code" href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">isHsaAbiVersion5</a>(STI);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#aeedc58375d6d838ac4e521ddac28ac98">  139</a></span>&#160;<span class="preprocessor">#define GET_MIMGBaseOpcodesTable_IMPL</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a1235f1f0e03a6f578a610c620963c42c">  140</a></span>&#160;<span class="preprocessor">#define GET_MIMGDimInfoTable_IMPL</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a5c156a71819394490993f638ab057234">  141</a></span>&#160;<span class="preprocessor">#define GET_MIMGInfoTable_IMPL</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ac3a9e0583f24f96cc42fa4c8cb5007a5">  142</a></span>&#160;<span class="preprocessor">#define GET_MIMGLZMappingTable_IMPL</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ae3a2ca8ef82e9690c0120f59c9794474">  143</a></span>&#160;<span class="preprocessor">#define GET_MIMGMIPMappingTable_IMPL</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a300878dcab851cb54b82e9166b80971b">  144</a></span>&#160;<span class="preprocessor">#define GET_MIMGBiasMappingTable_IMPL</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ae479bf51550c7a845737e82ac510fcb0">  145</a></span>&#160;<span class="preprocessor">#define GET_MIMGOffsetMappingTable_IMPL</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a7e2e7a5e2e1eb8e998049e24aa242389">  146</a></span>&#160;<span class="preprocessor">#define GET_MIMGG16MappingTable_IMPL</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">  149</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpcode, <span class="keywordtype">unsigned</span> MIMGEncoding,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                  <span class="keywordtype">unsigned</span> VDataDwords, <span class="keywordtype">unsigned</span> VAddrDwords) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMIMGOpcodeHelper(BaseOpcode, MIMGEncoding,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                             VDataDwords, VAddrDwords);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;Opcode : -1;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad144bab75c70002b0b3227acf782ebc3">  156</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#ad144bab75c70002b0b3227acf782ebc3">getMIMGBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">getMIMGInfo</a>(Opc);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">getMIMGBaseOpcodeInfo</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode) : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">  161</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> NewChannels) {</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *OrigInfo = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">getMIMGInfo</a>(Opc);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *NewInfo =</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      getMIMGOpcodeHelper(OrigInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>, OrigInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">MIMGEncoding</a>,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                          NewChannels, OrigInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">return</span> NewInfo ? NewInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">Opcode</a> : -1;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">  169</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">getAddrSizeMIMGOp</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *BaseOpcode,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                           <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *Dim, <span class="keywordtype">bool</span> IsA16,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                           <span class="keywordtype">bool</span> IsG16Supported) {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">unsigned</span> AddrWords = BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">NumExtraArgs</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">unsigned</span> AddrComponents = (BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">Coordinates</a> ? Dim-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">NumCoords</a> : 0) +</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                            (BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">LodOrClampOrMip</a> ? 1 : 0);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">if</span> (IsA16)</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    AddrWords += <a class="code" href="namespacellvm.html#a1a14592c2ae220a319c7c85ee545c96f">divideCeil</a>(AddrComponents, 2);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    AddrWords += AddrComponents;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// Note: For subtargets that support A16 but not G16, enabling A16 also</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// enables 16 bit gradients.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// For subtargets that support A16 (operand) and G16 (done with a different</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// instruction encoding), they are independent.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">Gradients</a>) {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">if</span> ((IsA16 &amp;&amp; !IsG16Supported) || BaseOpcode-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">G16</a>)</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="comment">// There are two gradients per coordinate, we pack them separately.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="comment">// For the 3d case,</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="comment">// we get (dy/du, dx/du) (-, dz/du) (dy/dv, dx/dv) (-, dz/dv)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      AddrWords += alignTo&lt;2&gt;(Dim-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a> / 2);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      AddrWords += Dim-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">return</span> AddrWords;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">  197</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> {</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">  198</a></span>&#160;  uint16_t <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">Opcode</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#ac6fe5d86d211d1df6a171c3941817155">  199</a></span>&#160;  uint16_t <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#ac6fe5d86d211d1df6a171c3941817155">BaseOpcode</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a3202f5eb1675b1a1a1e66f6856d4e5c4">  200</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a3202f5eb1675b1a1a1e66f6856d4e5c4">elements</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#aa5e33ab8b158fec450c33071cc86f826">  201</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#aa5e33ab8b158fec450c33071cc86f826">has_vaddr</a>;</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a2004b0021ec1f3879174fc8911604d5b">  202</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a2004b0021ec1f3879174fc8911604d5b">has_srsrc</a>;</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a7a2b1be112e7c048ecad1412577da271">  203</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a7a2b1be112e7c048ecad1412577da271">has_soffset</a>;</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a06bf6ea904e159d20a312e8f043f1290">  204</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a06bf6ea904e159d20a312e8f043f1290">IsBufferInv</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;};</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">  207</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> {</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a4eb60cf48b04e699f5f793073c1f9cbe">  208</a></span>&#160;  uint16_t <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a4eb60cf48b04e699f5f793073c1f9cbe">Opcode</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a348095ab29523725f0cc99b5ffbb38c8">  209</a></span>&#160;  uint16_t <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a348095ab29523725f0cc99b5ffbb38c8">BaseOpcode</a>;</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a949f6ded07180909656cb198e5668ef1">  210</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a949f6ded07180909656cb198e5668ef1">elements</a>;</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a84d3d432d4debdc912d0971c3f51cb99">  211</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a84d3d432d4debdc912d0971c3f51cb99">has_vaddr</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a49959547b1d880d201dfbcb823af4ebf">  212</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a49959547b1d880d201dfbcb823af4ebf">has_srsrc</a>;</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#ac99e8aebdd18a3ee95a483f92ab963cf">  213</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#ac99e8aebdd18a3ee95a483f92ab963cf">has_soffset</a>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;};</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SMInfo.html">  216</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1SMInfo.html">SMInfo</a> {</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SMInfo.html#a5b99e8256c94caaf5b997c035ca3e6b9">  217</a></span>&#160;  uint16_t <a class="code" href="structllvm_1_1AMDGPU_1_1SMInfo.html#a5b99e8256c94caaf5b997c035ca3e6b9">Opcode</a>;</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SMInfo.html#aa5cbb6600b1e35cc32e0826a6169a541">  218</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SMInfo.html#aa5cbb6600b1e35cc32e0826a6169a541">IsBuffer</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;};</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1VOPInfo.html">  221</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1VOPInfo.html">VOPInfo</a> {</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1VOPInfo.html#a5f9370666c3cb0d884af33c95d9feb0f">  222</a></span>&#160;  uint16_t <a class="code" href="structllvm_1_1AMDGPU_1_1VOPInfo.html#a5f9370666c3cb0d884af33c95d9feb0f">Opcode</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1VOPInfo.html#a2cc5a3bef6782e183cab3eb6a29571f7">  223</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1VOPInfo.html#a2cc5a3bef6782e183cab3eb6a29571f7">IsSingle</a>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;};</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a795831b8d5d12c62186c8b1530f9cd16">  226</a></span>&#160;<span class="preprocessor">#define GET_MTBUFInfoTable_DECL</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ab9d68d6585a5910b95ee6493961837fa">  227</a></span>&#160;<span class="preprocessor">#define GET_MTBUFInfoTable_IMPL</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ab369bb0b1b9c275c7cd9aca930d7fadb">  228</a></span>&#160;<span class="preprocessor">#define GET_MUBUFInfoTable_DECL</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a55ea13975d94af843b9e0334e3ca29cf">  229</a></span>&#160;<span class="preprocessor">#define GET_MUBUFInfoTable_IMPL</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ab13d2c8916ea65f41b2d6bb22179f328">  230</a></span>&#160;<span class="preprocessor">#define GET_SMInfoTable_DECL</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a741b7ae9929685477697fd771bf8a3cf">  231</a></span>&#160;<span class="preprocessor">#define GET_SMInfoTable_IMPL</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a0cfe9bece04229e4189e470ad816a950">  232</a></span>&#160;<span class="preprocessor">#define GET_VOP1InfoTable_DECL</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a46d54d247c974cd6fcffce6467eeb922">  233</a></span>&#160;<span class="preprocessor">#define GET_VOP1InfoTable_IMPL</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a147a195488f71312fbfdd122686145e9">  234</a></span>&#160;<span class="preprocessor">#define GET_VOP2InfoTable_DECL</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ad9a2ab0f494d674426ea4680cbaf9b74">  235</a></span>&#160;<span class="preprocessor">#define GET_VOP2InfoTable_IMPL</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a606eb78ad95ac29484c915ec6eb47d45">  236</a></span>&#160;<span class="preprocessor">#define GET_VOP3InfoTable_DECL</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a710c413924f7ba6adba652afbf7ab09c">  237</a></span>&#160;<span class="preprocessor">#define GET_VOP3InfoTable_IMPL</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">  240</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFInfoFromOpcode(Opc);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode : -1;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">  245</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements) {</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;Opcode : -1;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">  250</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;elements : 0;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">  255</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;has_vaddr : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">  260</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;has_srsrc : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;}</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">  265</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;has_soffset : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">  270</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFInfoFromOpcode(Opc);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode : -1;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">  275</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements) {</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;Opcode : -1;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">  280</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;elements : 0;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">  285</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;has_vaddr : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">  290</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;has_srsrc : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">  295</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;has_soffset : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">  300</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">getMUBUFIsBufferInv</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;IsBufferInv : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">  305</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">getSMEMIsBuffer</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SMInfo.html">SMInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getSMEMOpcodeHelper(Opc);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;IsBuffer : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">  310</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">getVOP1IsSingle</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1VOPInfo.html">VOPInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getVOP1OpcodeHelper(Opc);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;IsSingle : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">  315</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">getVOP2IsSingle</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1VOPInfo.html">VOPInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getVOP2OpcodeHelper(Opc);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;IsSingle : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">  320</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">getVOP3IsSingle</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1VOPInfo.html">VOPInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getVOP3OpcodeHelper(Opc);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> ? <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;IsSingle : <span class="keyword">false</span>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// Wrapper for Tablegen&#39;d function.  enum Subtarget is not defined in any</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// header files, so we need to wrap it in a function that takes unsigned</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// instead.</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">  328</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a>(uint16_t Opcode, <span class="keywordtype">unsigned</span> Gen) {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">return</span> getMCOpcodeGen(Opcode, <span class="keyword">static_cast&lt;</span>Subtarget<span class="keyword">&gt;</span>(Gen));</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;}</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keyword">namespace </span>IsaInfo {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a620c903fbe109239c38c7fc8ac7b6298">  334</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a620c903fbe109239c38c7fc8ac7b6298">AMDGPUTargetID::AMDGPUTargetID</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    : STI(STI), XnackSetting(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a>::<a class="code" href="classllvm_1_1Any.html">Any</a>),</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      SramEccSetting(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a>::<a class="code" href="classllvm_1_1Any.html">Any</a>) {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureSupportsXNACK))</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    XnackSetting = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureSupportsSRAMECC))</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    SramEccSetting = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">TargetIDSetting::Unsupported</a>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;}</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">  343</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">AMDGPUTargetID::setTargetIDFromFeaturesString</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#a4ba7a09902192dc65a6631a3cbcc3ed0a5b3a782ccae295a254e2794ad30ad07f">FS</a>) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// Check if xnack or sramecc is explicitly enabled or disabled.  In the</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// absence of the target features we assume we must generate code that can run</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// in any environment.</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1SubtargetFeatures.html">SubtargetFeatures</a> Features(<a class="code" href="namespacellvm_1_1X86AS.html#a4ba7a09902192dc65a6631a3cbcc3ed0a5b3a782ccae295a254e2794ad30ad07f">FS</a>);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> XnackRequested;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> SramEccRequested;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> std::string &amp;Feature : Features.<a class="code" href="classllvm_1_1SubtargetFeatures.html#ad0625e8eaae05d6b3ca0340a85a429b4">getFeatures</a>()) {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">if</span> (Feature == <span class="stringliteral">&quot;+xnack&quot;</span>)</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      XnackRequested = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Feature == <span class="stringliteral">&quot;-xnack&quot;</span>)</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      XnackRequested = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Feature == <span class="stringliteral">&quot;+sramecc&quot;</span>)</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      SramEccRequested = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Feature == <span class="stringliteral">&quot;-sramecc&quot;</span>)</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      SramEccRequested = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  }</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordtype">bool</span> XnackSupported = <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">isXnackSupported</a>();</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">bool</span> SramEccSupported = <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">isSramEccSupported</a>();</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">if</span> (XnackRequested) {</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">if</span> (XnackSupported) {</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      XnackSetting =</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;          *XnackRequested ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <span class="comment">// If a specific xnack setting was requested and this GPU does not support</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="comment">// xnack emit a warning. Setting will remain set to &quot;Unsupported&quot;.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keywordflow">if</span> (*XnackRequested) {</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;warning: xnack &#39;On&#39; was requested for a processor that does &quot;</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                  <span class="stringliteral">&quot;not support it!\n&quot;</span>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;warning: xnack &#39;Off&#39; was requested for a processor that &quot;</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                  <span class="stringliteral">&quot;does not support it!\n&quot;</span>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      }</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    }</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  }</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">if</span> (SramEccRequested) {</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">if</span> (SramEccSupported) {</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      SramEccSetting =</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;          *SramEccRequested ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="comment">// If a specific sramecc setting was requested and this GPU does not</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="comment">// support sramecc emit a warning. Setting will remain set to</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="comment">// &quot;Unsupported&quot;.</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keywordflow">if</span> (*SramEccRequested) {</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;warning: sramecc &#39;On&#39; was requested for a processor that &quot;</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                  <span class="stringliteral">&quot;does not support it!\n&quot;</span>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;warning: sramecc &#39;Off&#39; was requested for a processor that &quot;</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                  <span class="stringliteral">&quot;does not support it!\n&quot;</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      }</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    }</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  }</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160; </div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a89316777d66cdd03ab0b656968165c68">  402</a></span>&#160;<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a89316777d66cdd03ab0b656968165c68">getTargetIDSettingFromFeatureString</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> FeatureString) {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (FeatureString.<a class="code" href="classllvm_1_1StringRef.html#a8d8d8ac344177b9d62cff2fd70fa8d4e">endswith</a>(<span class="stringliteral">&quot;-&quot;</span>))</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">if</span> (FeatureString.<a class="code" href="classllvm_1_1StringRef.html#a8d8d8ac344177b9d62cff2fd70fa8d4e">endswith</a>(<span class="stringliteral">&quot;+&quot;</span>))</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Malformed feature string&quot;</span>);</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">  411</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">AMDGPUTargetID::setTargetIDFromTargetIDStream</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TargetID) {</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;StringRef, 3&gt;</a> TargetIDSplit;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  TargetID.<a class="code" href="classllvm_1_1StringRef.html#a74783910a317456a47477f21dc8a73de">split</a>(TargetIDSplit, <span class="charliteral">&#39;:&#39;</span>);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;FeatureString : TargetIDSplit) {</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">if</span> (FeatureString.startswith(<span class="stringliteral">&quot;xnack&quot;</span>))</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      XnackSetting = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a89316777d66cdd03ab0b656968165c68">getTargetIDSettingFromFeatureString</a>(FeatureString);</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">if</span> (FeatureString.startswith(<span class="stringliteral">&quot;sramecc&quot;</span>))</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      SramEccSetting = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a89316777d66cdd03ab0b656968165c68">getTargetIDSettingFromFeatureString</a>(FeatureString);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ae9ec355054ee6400df6ba242dd3cb032">  423</a></span>&#160;std::string <a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ae9ec355054ee6400df6ba242dd3cb032">AMDGPUTargetID::toString</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  std::string StringRep;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> StreamRep(StringRep);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keyword">auto</span> TargetTriple = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>();</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keyword">auto</span> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  StreamRep &lt;&lt; TargetTriple.getArchName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;            &lt;&lt; TargetTriple.getVendorName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;            &lt;&lt; TargetTriple.getOSName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;            &lt;&lt; TargetTriple.getEnvironmentName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  std::string Processor;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// TODO: Following else statement is present here because we used various</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">// alias names for GPUs up until GFX9 (e.g. &#39;fiji&#39; is same as &#39;gfx803&#39;).</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">// Remove once all aliases are removed from GCNProcessors.td.</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 9)</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    Processor = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>().<a class="code" href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">str</a>();</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    Processor = (<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;gfx&quot;</span>) + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major) + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Minor) +</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                 <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Stepping))</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                    .str();</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  std::string Features;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint8_t&gt;</a> HsaAbiVersion = <a class="code" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a>(&amp;STI)) {</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordflow">switch</span> (*HsaAbiVersion) {</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5dacea4a00c0d2a14fc76b58f54ab1660d4">ELF::ELFABIVERSION_AMDGPU_HSA_V2</a>:</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="comment">// Code object V2 only supported specific processors and had fixed</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="comment">// settings for the XNACK.</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx600&quot;</span>) {</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx601&quot;</span>) {</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx602&quot;</span>) {</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx700&quot;</span>) {</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx701&quot;</span>) {</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx702&quot;</span>) {</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx703&quot;</span>) {</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx704&quot;</span>) {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx705&quot;</span>) {</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx801&quot;</span>) {</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;          <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;              <span class="stringliteral">&quot;AMD GPU code object V2 does not support processor &quot;</span> +</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;              <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Processor) + <span class="stringliteral">&quot; without XNACK&quot;</span>);</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx802&quot;</span>) {</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx803&quot;</span>) {</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx805&quot;</span>) {</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx810&quot;</span>) {</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;          <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;              <span class="stringliteral">&quot;AMD GPU code object V2 does not support processor &quot;</span> +</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;              <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Processor) + <span class="stringliteral">&quot; without XNACK&quot;</span>);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx900&quot;</span>) {</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;          Processor = <span class="stringliteral">&quot;gfx901&quot;</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx902&quot;</span>) {</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;          Processor = <span class="stringliteral">&quot;gfx903&quot;</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx904&quot;</span>) {</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;          Processor = <span class="stringliteral">&quot;gfx905&quot;</span>;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx906&quot;</span>) {</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;          Processor = <span class="stringliteral">&quot;gfx907&quot;</span>;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Processor == <span class="stringliteral">&quot;gfx90c&quot;</span>) {</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;          <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;              <span class="stringliteral">&quot;AMD GPU code object V2 does not support processor &quot;</span> +</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;              <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Processor) + <span class="stringliteral">&quot; with XNACK being ON or ANY&quot;</span>);</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;            <span class="stringliteral">&quot;AMD GPU code object V2 does not support processor &quot;</span> +</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;            <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Processor));</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      }</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da826455591c0b7375b3933af9d024f24c">ELF::ELFABIVERSION_AMDGPU_HSA_V3</a>:</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <span class="comment">// xnack.</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">isXnackOnOrAny</a>())</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        Features += <span class="stringliteral">&quot;+xnack&quot;</span>;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="comment">// In code object v2 and v3, &quot;sramecc&quot; feature was spelled with a</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="comment">// hyphen (&quot;sram-ecc&quot;).</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">isSramEccOnOrAny</a>())</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        Features += <span class="stringliteral">&quot;+sram-ecc&quot;</span>;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da31d5284f5d2fa2aeccc39819d63b0917">ELF::ELFABIVERSION_AMDGPU_HSA_V4</a>:</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da406e6a06bfc244916dd8221bcc3bc454">ELF::ELFABIVERSION_AMDGPU_HSA_V5</a>:</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="comment">// sramecc.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>)</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        Features += <span class="stringliteral">&quot;:sramecc-&quot;</span>;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">getSramEccSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a>)</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        Features += <span class="stringliteral">&quot;:sramecc+&quot;</span>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="comment">// xnack.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">TargetIDSetting::Off</a>)</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        Features += <span class="stringliteral">&quot;:xnack-&quot;</span>;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">getXnackSetting</a>() == <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">TargetIDSetting::On</a>)</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        Features += <span class="stringliteral">&quot;:xnack+&quot;</span>;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    }</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  StreamRep &lt;&lt; Processor &lt;&lt; Features;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  StreamRep.<a class="code" href="classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">flush</a>();</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">return</span> StringRep;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;}</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">  530</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize16))</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32))</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">return</span> 32;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">return</span> 64;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">  539</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">getLocalMemorySize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureLocalMemorySize32768))</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">return</span> 32768;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureLocalMemorySize65536))</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> 65536;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;}</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">  548</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">// &quot;Per CU&quot; really means &quot;per whatever functional block the waves of a</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="comment">// workgroup must share&quot;. For gfx10 in CU mode this is the CU, which contains</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// two SIMDs.</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(*STI) &amp;&amp; STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureCuMode))</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">// Pre-gfx10 a CU contains four SIMDs. For gfx10 in WGP mode the WGP contains</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="comment">// two CUs, so a total of four SIMDs.</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;}</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">  559</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">getMaxWorkGroupsPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                               <span class="keywordtype">unsigned</span> FlatWorkGroupSize) {</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FlatWorkGroupSize != 0);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() != <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>)</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(STI, FlatWorkGroupSize);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> == 1)</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">return</span> 40;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = 40 / <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 16u);</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;}</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">  571</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">getMinWavesPerEU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;}</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">  575</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="comment">// FIXME: Need to take scratch memory into account.</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">isGFX90A</a>(*STI))</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(*STI))</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">return</span> 10;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a>(*STI) ? 16 : 20;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;}</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">  584</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">getWavesPerEUForWorkGroup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                   <span class="keywordtype">unsigned</span> FlatWorkGroupSize) {</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1a14592c2ae220a319c7c85ee545c96f">divideCeil</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(STI, FlatWorkGroupSize),</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                    <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(STI));</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;}</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">  590</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">getMinFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">  594</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">getMaxFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// Some subtargets allow encoding 2048, but this isn&#39;t tested or supported.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">return</span> 1024;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">  599</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                              <span class="keywordtype">unsigned</span> FlatWorkGroupSize) {</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1a14592c2ae220a319c7c85ee545c96f">divideCeil</a>(FlatWorkGroupSize, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(STI));</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;}</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">  604</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 10)</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(STI);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 8)</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">  613</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">  617</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 8)</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">return</span> 800;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">return</span> 512;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;}</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160; </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">  624</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureSGPRInitBug))</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afa115ca7f99651afba3bfe69a82e05e0a5b5c7c0eaf47f7ad83186812ec4198b3">FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 10)</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">return</span> 106;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 8)</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">return</span> 102;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">return</span> 104;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;}</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">  636</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU) {</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160; </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 10)</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">if</span> (WavesPerEU &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a>(STI))</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordtype">unsigned</span> MinNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(STI) / (WavesPerEU + 1);</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureTrapHandler))</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    MinNumSGPRs -= <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(MinNumSGPRs, (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afa115ca7f99651afba3bfe69a82e05e0a29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a>);</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  MinNumSGPRs = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(MinNumSGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(STI)) + 1;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(MinNumSGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(STI));</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;}</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">  653</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU,</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                        <span class="keywordtype">bool</span> Addressable) {</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordtype">unsigned</span> AddressableNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(STI);</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 10)</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">return</span> Addressable ? AddressableNumSGPRs : 108;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 8 &amp;&amp; !Addressable)</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    AddressableNumSGPRs = 112;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(STI) / WavesPerEU;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureTrapHandler))</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    MaxNumSGPRs -= <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(MaxNumSGPRs, (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afa115ca7f99651afba3bfe69a82e05e0a29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a>);</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  MaxNumSGPRs = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(MaxNumSGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(STI));</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(MaxNumSGPRs, AddressableNumSGPRs);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160; </div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">  670</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                          <span class="keywordtype">bool</span> FlatScrUsed, <span class="keywordtype">bool</span> XNACKUsed) {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordtype">unsigned</span> ExtraSGPRs = 0;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">if</span> (VCCUsed)</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    ExtraSGPRs = 2;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 10)</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">return</span> ExtraSGPRs;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &lt; 8) {</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">if</span> (FlatScrUsed)</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      ExtraSGPRs = 4;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">if</span> (XNACKUsed)</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      ExtraSGPRs = 4;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">if</span> (FlatScrUsed ||</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(AMDGPU::FeatureArchitectedFlatScratch))</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      ExtraSGPRs = 6;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  }</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160; </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">return</span> ExtraSGPRs;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;}</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">  695</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                          <span class="keywordtype">bool</span> FlatScrUsed) {</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a>(STI, VCCUsed, FlatScrUsed,</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                          STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(AMDGPU::FeatureXNACK));</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;}</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160; </div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">  701</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">getNumSGPRBlocks</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a>) {</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a> = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(1u, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a>), <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(STI));</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="comment">// SGPRBlocks is actual number of SGPR blocks minus 1.</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a> / <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(STI) - 1;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;}</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">  707</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                             <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> EnableWavefrontSize32) {</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureGFX90AInsts))</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordtype">bool</span> IsWave32 = EnableWavefrontSize32 ?</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      *EnableWavefrontSize32 :</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32);</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160; </div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a>(*STI))</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordflow">return</span> IsWave32 ? 16 : 8;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">return</span> IsWave32 ? 8 : 4;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">  722</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> EnableWavefrontSize32) {</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureGFX90AInsts))</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordtype">bool</span> IsWave32 = EnableWavefrontSize32 ?</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      *EnableWavefrontSize32 :</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32);</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">return</span> IsWave32 ? 8 : 4;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;}</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160; </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">  734</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureGFX90AInsts))</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordflow">return</span> 512;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(*STI))</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">return</span> 256;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">return</span> STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32) ? 1024 : 512;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;}</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">  742</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureGFX90AInsts))</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">return</span> 512;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">return</span> 256;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">  748</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU) {</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; </div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">if</span> (WavesPerEU &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a>(STI))</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordtype">unsigned</span> MinNumVGPRs =</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(STI) / (WavesPerEU + 1),</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(STI)) + 1;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(MinNumVGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(STI));</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">  759</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU) {</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumVGPRs = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(STI) / WavesPerEU,</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                                   <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(STI));</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordtype">unsigned</span> AddressableNumVGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(STI);</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(MaxNumVGPRs, AddressableNumVGPRs);</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;}</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">  768</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">getNumVGPRBlocks</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">NumVGPRs</a>,</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                          <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> EnableWavefrontSize32) {</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">NumVGPRs</a> = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(1u, <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">NumVGPRs</a>),</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                     <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a>(STI, EnableWavefrontSize32));</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">// VGPRBlocks is actual number of VGPR blocks minus 1.</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">NumVGPRs</a> / <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a>(STI, EnableWavefrontSize32) - 1;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;}</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;} <span class="comment">// end namespace IsaInfo</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">  778</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a>(<a class="code" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header,</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  memset(&amp;Header, 0, <span class="keyword">sizeof</span>(Header));</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a69b3062747791cdac6a750dda916f69b">amd_kernel_code_version_major</a> = 1;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#af8a4325bdbe341cbe35667260d0cf612">amd_kernel_code_version_minor</a> = 2;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a1776bdb052a121eea5af309942f9039c">amd_machine_kind</a> = 1; <span class="comment">// AMD_MACHINE_KIND_AMDGPU</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a83a6743132dd0569a29101b5ea75ecc0">amd_machine_version_major</a> = <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a12b6fd60f05bb2b48109c695d11e4b9c">amd_machine_version_minor</a> = <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Minor;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#ac32688254d6765473b622910e45dba0e">amd_machine_version_stepping</a> = <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Stepping;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a8d4f73b89b79246bd80c7e70ade9dcfd">kernel_code_entry_byte_offset</a> = <span class="keyword">sizeof</span>(Header);</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a71c743526930a3412ac30725b307bd77">wavefront_size</a> = 6;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="comment">// If the code object does not support indirect functions, then the value must</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="comment">// be 0xffffffff.</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#ab57d5ee699912ac205d90dbeefaa2407">call_convention</a> = -1;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="comment">// These alignment values are specified in powers of two, so alignment =</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="comment">// 2^n.  The minimum alignment is 2^4 = 16.</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a701ca94d346f682b471cb0648543e23e">kernarg_segment_alignment</a> = 4;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a2f1b54ed94c72f92b98e6c5a36413d0b">group_segment_alignment</a> = 4;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  Header.<a class="code" href="structamd__kernel__code__t.html#a3f4bdeb2251ae4637ff3aa9ba109e48e">private_segment_alignment</a> = 4;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 10) {</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32)) {</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      Header.<a class="code" href="structamd__kernel__code__t.html#a71c743526930a3412ac30725b307bd77">wavefront_size</a> = 5;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      Header.<a class="code" href="structamd__kernel__code__t.html#a34a391217195263371f11ba2f8219479">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>;</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    }</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    Header.<a class="code" href="structamd__kernel__code__t.html#afe887ee8071cec14eb579fdaba4e5fbf">compute_pgm_resource_registers</a> |=</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <a class="code" href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09">S_00B848_WGP_MODE</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureCuMode) ? 0 : 1) |</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      <a class="code" href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5">S_00B848_MEM_ORDERED</a>(1);</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;}</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160; </div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">  814</a></span>&#160;<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a>(</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> KD;</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  memset(&amp;KD, 0, <span class="keyword">sizeof</span>(KD));</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160; </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>,</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64,</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                  <a class="code" href="namespacellvm_1_1amdhsa.html#a800ee702e4a80f2f578aac1f36e095f5afb824f28c63151b6dd4d1e1411aeab85">amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a>);</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>,</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP, 1);</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>,</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE, 1);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">compute_pgm_rsrc2</a>,</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X, 1);</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &gt;= 10) {</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">kernel_code_properties</a>,</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                    amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32,</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                    STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32) ? 1 : 0);</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>,</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                    amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE,</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                    STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureCuMode) ? 0 : 1);</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>,</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                    amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED, 1);</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  }</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">AMDGPU::isGFX90A</a>(*STI)) {</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">compute_pgm_rsrc3</a>,</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                    amdhsa::COMPUTE_PGM_RSRC3_GFX90A_TG_SPLIT,</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                    STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureTgSplit) ? 1 : 0);</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  }</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">return</span> KD;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;}</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">  848</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) {</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordflow">return</span> GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaa77b1c964e2ff99057bf5e75140457abe">AMDGPUAS::LOCAL_ADDRESS</a>;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;}</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">  852</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) {</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">return</span> GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaabf4559ef958a13c33f6ec7ed13fd44e5">AMDGPUAS::GLOBAL_ADDRESS</a>;</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;}</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">  856</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) {</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordtype">unsigned</span> AS = GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>();</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keywordflow">return</span> AS == <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaaa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;         AS == <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaa1caf1e287a5fe7250388d66ed72aa0c1">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;}</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">  862</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT) {</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">return</span> TT.getArch() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">Triple::r600</a>;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;}</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160; </div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">  866</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>, <span class="keywordtype">int</span> Default) {</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> A = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>);</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordtype">int</span> Result = Default;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160; </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">if</span> (A.isStringAttribute()) {</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Str = A.getValueAsString();</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">if</span> (Str.getAsInteger(0, Result)) {</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext();</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#af9b0580a6e16e16bd3379f73e92a616d">emitError</a>(<span class="stringliteral">&quot;can&#39;t parse integer attribute &quot;</span> + <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>);</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    }</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  }</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">return</span> Result;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;}</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160; </div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">  881</a></span>&#160;std::pair&lt;int, int&gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">getIntegerPairAttribute</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                                            <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>,</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                                            std::pair&lt;int, int&gt; Default,</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                                            <span class="keywordtype">bool</span> OnlyFirstRequired) {</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> A = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>);</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">if</span> (!A.isStringAttribute())</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordflow">return</span> Default;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext();</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  std::pair&lt;int, int&gt; Ints = Default;</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  std::pair&lt;StringRef, StringRef&gt; Strs = A.getValueAsString().split(<span class="charliteral">&#39;,&#39;</span>);</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">if</span> (Strs.first.trim().getAsInteger(0, Ints.first)) {</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#af9b0580a6e16e16bd3379f73e92a616d">emitError</a>(<span class="stringliteral">&quot;can&#39;t parse first integer attribute &quot;</span> + <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">return</span> Default;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  }</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">if</span> (Strs.second.trim().getAsInteger(0, Ints.second)) {</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">if</span> (!OnlyFirstRequired || !Strs.second.trim().empty()) {</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#af9b0580a6e16e16bd3379f73e92a616d">emitError</a>(<span class="stringliteral">&quot;can&#39;t parse second integer attribute &quot;</span> + <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>);</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;      <span class="keywordflow">return</span> Default;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    }</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  }</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">return</span> Ints;</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;}</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">  906</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>) {</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordtype">unsigned</span> VmcntLo = (1 &lt;&lt; getVmcntBitWidthLo()) - 1;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &lt; 9)</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="keywordflow">return</span> VmcntLo;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160; </div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordtype">unsigned</span> VmcntHi = ((1 &lt;&lt; getVmcntBitWidthHi()) - 1) &lt;&lt; getVmcntBitWidthLo();</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">return</span> VmcntLo | VmcntHi;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;}</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">  915</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>) {</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">return</span> (1 &lt;&lt; getExpcntBitWidth()) - 1;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">  919</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>) {</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">return</span> (1 &lt;&lt; getLgkmcntBitWidth(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major)) - 1;</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160; </div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">  923</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>) {</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordtype">unsigned</span> VmcntLo = getBitMask(getVmcntBitShiftLo(), getVmcntBitWidthLo());</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordtype">unsigned</span> Expcnt = getBitMask(getExpcntBitShift(), getExpcntBitWidth());</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keywordtype">unsigned</span> Lgkmcnt = getBitMask(getLgkmcntBitShift(),</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                                getLgkmcntBitWidth(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major));</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> = VmcntLo | Expcnt | Lgkmcnt;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &lt; 9)</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160; </div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordtype">unsigned</span> VmcntHi = getBitMask(getVmcntBitShiftHi(), getVmcntBitWidthHi());</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> | VmcntHi;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;}</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160; </div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">  936</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>) {</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordtype">unsigned</span> VmcntLo =</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      unpackBits(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getVmcntBitShiftLo(), getVmcntBitWidthLo());</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &lt; 9)</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">return</span> VmcntLo;</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160; </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordtype">unsigned</span> VmcntHi =</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      unpackBits(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getVmcntBitShiftHi(), getVmcntBitWidthHi());</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  VmcntHi &lt;&lt;= getVmcntBitWidthLo();</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">return</span> VmcntLo | VmcntHi;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;}</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160; </div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">  948</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>) {</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="keywordflow">return</span> unpackBits(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getExpcntBitShift(), getExpcntBitWidth());</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">  952</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>) {</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">return</span> unpackBits(<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getLgkmcntBitShift(),</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                    getLgkmcntBitWidth(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major));</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160; </div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">  957</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;                   <span class="keywordtype">unsigned</span> &amp;Vmcnt, <span class="keywordtype">unsigned</span> &amp;Expcnt, <span class="keywordtype">unsigned</span> &amp;Lgkmcnt) {</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  Vmcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>);</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  Expcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>);</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  Lgkmcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>);</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">  964</a></span>&#160;<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> Encoded) {</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> Decoded;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, Encoded);</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, Encoded);</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, Encoded);</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">return</span> Decoded;</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160; </div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">  972</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                     <span class="keywordtype">unsigned</span> Vmcnt) {</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> =</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;      packBits(Vmcnt, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getVmcntBitShiftLo(), getVmcntBitWidthLo());</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major &lt; 9)</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160; </div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  Vmcnt &gt;&gt;= getVmcntBitWidthLo();</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">return</span> packBits(Vmcnt, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getVmcntBitShiftHi(), getVmcntBitWidthHi());</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;}</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160; </div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">  983</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                      <span class="keywordtype">unsigned</span> Expcnt) {</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordflow">return</span> packBits(Expcnt, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getExpcntBitShift(), getExpcntBitWidth());</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;}</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160; </div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">  988</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                       <span class="keywordtype">unsigned</span> Lgkmcnt) {</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">return</span> packBits(Lgkmcnt, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, getLgkmcntBitShift(),</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                                    getLgkmcntBitWidth(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>.Major));</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;}</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160; </div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">  994</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>,</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                       <span class="keywordtype">unsigned</span> Vmcnt, <span class="keywordtype">unsigned</span> Expcnt, <span class="keywordtype">unsigned</span> Lgkmcnt) {</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>);</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, Vmcnt);</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, Expcnt);</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, Lgkmcnt);</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;}</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160; </div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302"> 1003</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;Decoded) {</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<a class="code" href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a>, Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>, Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>);</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;}</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160; </div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// hwreg</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160; </div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="keyword">namespace </span>Hwreg {</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160; </div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786"> 1013</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">getHwregId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>) {</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">ID_SYMBOLIC_FIRST_</a>; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">ID_SYMBOLIC_LAST_</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>) {</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a418d52dd6b09460dfbcee7063fe60e82">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>] &amp;&amp; <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a418d52dd6b09460dfbcee7063fe60e82">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>])</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>;</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  }</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07">ID_UNKNOWN_</a>;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;}</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160; </div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca"> 1021</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">getLastSymbolicHwreg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(STI))</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4">ID_SYMBOLIC_FIRST_GFX9_</a>;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(STI))</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446">ID_SYMBOLIC_FIRST_GFX10_</a>;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">isGFX10_BEncoding</a>(STI))</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ac41df8fa86e6fff54fd4d246ac5e41">ID_SYMBOLIC_FIRST_GFX1030_</a>;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">ID_SYMBOLIC_LAST_</a>;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;}</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160; </div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1"> 1032</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">isValidHwreg</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>) {</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">ID_HW_ID</a>:</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(STI);</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3">ID_HW_ID1</a>:</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a">ID_HW_ID2</a>:</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI);</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">ID_XNACK_MASK</a>:</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">AMDGPU::isGFX10_BEncoding</a>(STI);</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">ID_SYMBOLIC_FIRST_</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">getLastSymbolicHwreg</a>(STI) &amp;&amp;</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;           <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a418d52dd6b09460dfbcee7063fe60e82">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>];</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  }</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160; </div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084"> 1047</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">isValidHwreg</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>) {</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">return</span> 0 &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> &amp;&amp; isUInt&lt;ID_WIDTH_&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>);</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;}</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f"> 1051</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">isValidHwregOffset</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>) {</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">return</span> 0 &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> &amp;&amp; isUInt&lt;OFFSET_WIDTH_&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;}</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160; </div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce"> 1055</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">isValidHwregWidth</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">return</span> 0 &lt;= (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1) &amp;&amp; isUInt&lt;WIDTH_M1_WIDTH_&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1);</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;}</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160; </div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2"> 1059</a></span>&#160;<a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">encodeHwreg</a>(<a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a>) |</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;         (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a>) |</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;         ((<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a>);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;}</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160; </div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885"> 1065</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">getHwreg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">isValidHwreg</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, STI) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a418d52dd6b09460dfbcee7063fe60e82">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>] : <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;}</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160; </div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24"> 1069</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">decodeHwreg</a>(<span class="keywordtype">unsigned</span> Val, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">ID_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a>;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">OFFSET_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a>;</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = ((Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">WIDTH_M1_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a>) + 1;</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;}</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;} <span class="comment">// namespace Hwreg</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160; </div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// exp tgt</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160; </div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="keyword">namespace </span>Exp {</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160; </div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html"> 1083</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html">ExpTgt</a> {</div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#a6d87ec6a5c48800890ce7ff89caaabfc"> 1084</a></span>&#160;  <a class="code" href="classllvm_1_1StringLiteral.html">StringLiteral</a> <a class="code" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#a6d87ec6a5c48800890ce7ff89caaabfc">Name</a>;</div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#a0ed684e60c25e9e4a06d9229f5be9b71"> 1085</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#a0ed684e60c25e9e4a06d9229f5be9b71">Tgt</a>;</div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#aa1ae459d9d1c9c06eaa5f3b3962e6d40"> 1086</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#aa1ae459d9d1c9c06eaa5f3b3962e6d40">MaxIndex</a>;</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;};</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160; </div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a333540371328c116d4991e147b390949"> 1089</a></span>&#160;<span class="keyword">static</span> constexpr <a class="code" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html">ExpTgt</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a333540371328c116d4991e147b390949">ExpTgtInfo</a>[] = {</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  {{<span class="stringliteral">&quot;null&quot;</span>},  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2f4f450132c7f1a5a8773ebd3fbc8e38">ET_NULL</a>,   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ad54e3354f0aba668bbc7e074f1b6ed18">ET_NULL_MAX_IDX</a>},</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  {{<span class="stringliteral">&quot;mrtz&quot;</span>},  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ab7925f1cbfe3c4fc5464da6219815d2c">ET_MRTZ</a>,   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998aa8c987d72b2b9bfebb87da0cc8333e54">ET_MRTZ_MAX_IDX</a>},</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  {{<span class="stringliteral">&quot;prim&quot;</span>},  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51">ET_PRIM</a>,   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a3f125b615f9ce5c35545c3be2a0bdc01">ET_PRIM_MAX_IDX</a>},</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  {{<span class="stringliteral">&quot;mrt&quot;</span>},   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a45d5e746d6f7b53f0baf217b6c60daca">ET_MRT0</a>,   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7c0a3c890504a43343b5104f8c8fa576">ET_MRT_MAX_IDX</a>},</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  {{<span class="stringliteral">&quot;pos&quot;</span>},   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a819e373068289857bb1cef7f5b320c11">ET_POS0</a>,   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ae29f0a5af13d540be374ed945bda9e92">ET_POS_MAX_IDX</a>},</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  {{<span class="stringliteral">&quot;param&quot;</span>}, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998afe9e14fadada855231c900eecbea27f2">ET_PARAM0</a>, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2b937886b062f2746a310334f52c6179">ET_PARAM_MAX_IDX</a>},</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;};</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379"> 1098</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">getTgtName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>) {</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html">ExpTgt</a> &amp;Val : <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a333540371328c116d4991e147b390949">ExpTgtInfo</a>) {</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">if</span> (Val.Tgt &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= Val.Tgt + Val.MaxIndex) {</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      <a class="code" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a> = (Val.MaxIndex == 0) ? -1 : (<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> - Val.Tgt);</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> = Val.Name;</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    }</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  }</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;}</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160; </div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a"> 1109</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">getTgtId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>) {</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160; </div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html">ExpTgt</a> &amp;Val : <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a333540371328c116d4991e147b390949">ExpTgtInfo</a>) {</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">if</span> (Val.MaxIndex == 0 &amp;&amp; <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> == Val.Name)</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      <span class="keywordflow">return</span> Val.Tgt;</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160; </div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">if</span> (Val.MaxIndex &gt; 0 &amp;&amp; <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>.startswith(Val.Name)) {</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;      <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Suffix = <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>.drop_front(Val.Name.size());</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160; </div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      <span class="keywordflow">if</span> (Suffix.<a class="code" href="classllvm_1_1StringRef.html#a3b19c439d1565f34a4f1a6f6821c49ea">getAsInteger</a>(10, <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) || <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &gt; Val.MaxIndex)</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9">ET_INVALID</a>;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160; </div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <span class="comment">// Disable leading zeroes</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      <span class="keywordflow">if</span> (Suffix.<a class="code" href="classllvm_1_1StringRef.html#a6be6d88f75bb3301afc60249750f48e1">size</a>() &gt; 1 &amp;&amp; Suffix[0] == <span class="charliteral">&#39;0&#39;</span>)</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9">ET_INVALID</a>;</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160; </div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;      <span class="keywordflow">return</span> Val.Tgt + <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    }</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  }</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9">ET_INVALID</a>;</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;}</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160; </div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989"> 1132</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">isSupportedTgtId</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> != <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a">ET_POS4</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> != <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51">ET_PRIM</a>) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI);</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;}</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160; </div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;} <span class="comment">// namespace Exp</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160; </div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">// MTBUF Format</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160; </div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="keyword">namespace </span>MTBUFFormat {</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160; </div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202"> 1144</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">getDfmt</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>) {</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca474d0c2c4819611b684c81005262bf8c">DFMT_MIN</a>; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03">DFMT_MAX</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a418b03b9f5c5591964bc1fa703b7334b">DfmtSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>])</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  }</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6523540e869e65331060df57c9add409">DFMT_UNDEF</a>;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;}</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160; </div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805"> 1152</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">getDfmtName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03">DFMT_MAX</a>);</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a418b03b9f5c5591964bc1fa703b7334b">DfmtSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>];</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;}</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160; </div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88015128c26082c5c1eea1f93037b057"> 1157</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1StringLiteral.html">StringLiteral</a> <span class="keyword">const</span> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88015128c26082c5c1eea1f93037b057">getNfmtLookupTable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(STI))</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ab5b6eed2c392be5e4d5bc3c230ba8372">NfmtSymbolicSICI</a>;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(STI))</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ab36464ce766421e7bad5e73cc8804360">NfmtSymbolicVI</a>;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6c3f1e747dddef88bd0f7d989695e84c">NfmtSymbolicGFX10</a>;</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;}</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160; </div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607"> 1165</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">getNfmt</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keyword">auto</span> lookupTable = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88015128c26082c5c1eea1f93037b057">getNfmtLookupTable</a>(STI);</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab708868c6257f96763180aff334c9cae">NFMT_MIN</a>; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466">NFMT_MAX</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> == lookupTable[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>])</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  }</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa236bdeff44903627faf337bd91ca344e">NFMT_UNDEF</a>;</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;}</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160; </div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824"> 1174</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">getNfmtName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466">NFMT_MAX</a>);</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88015128c26082c5c1eea1f93037b057">getNfmtLookupTable</a>(STI)[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>];</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;}</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160; </div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c"> 1179</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">isValidDfmtNfmt</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordtype">unsigned</span> Dfmt;</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordtype">unsigned</span> Nfmt;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">decodeDfmtNfmt</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, Dfmt, Nfmt);</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">isValidNfmt</a>(Nfmt, STI);</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160; </div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787"> 1186</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">isValidNfmt</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">getNfmtName</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>, STI).<a class="code" href="classllvm_1_1StringRef.html#a7db561f0b6b9afd18000bc4503717ead">empty</a>();</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;}</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; </div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307"> 1190</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">encodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt) {</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">return</span> (Dfmt &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">DFMT_SHIFT</a>) | (Nfmt &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">NFMT_SHIFT</a>);</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;}</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d"> 1194</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">decodeDfmtNfmt</a>(<span class="keywordtype">unsigned</span> Format, <span class="keywordtype">unsigned</span> &amp;Dfmt, <span class="keywordtype">unsigned</span> &amp;Nfmt) {</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  Dfmt = (Format &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">DFMT_SHIFT</a>) &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0">DFMT_MASK</a>;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  Nfmt = (Format &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">NFMT_SHIFT</a>) &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf">NFMT_MASK</a>;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;}</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160; </div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a0b88fbc0ea02b12f603f5eb6f0ba48b3"> 1199</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a0b88fbc0ea02b12f603f5eb6f0ba48b3">getUnifiedFormat</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>) {</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91abfc446d628aa08b92a1c7ca587aff751">UFMT_FIRST</a>; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a688d6c9e2664a2ab2324894907d51d43">UFMT_LAST</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a9baeecd2eab704c91424cc7ef66b8feb">UfmtSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>])</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  }</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a0dd1e270e143e4f1f45ee074260863d4">UFMT_UNDEF</a>;</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;}</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160; </div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2bed352bba478bb0e666cff800288512"> 1207</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2bed352bba478bb0e666cff800288512">getUnifiedFormatName</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25">isValidUnifiedFormat</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a9baeecd2eab704c91424cc7ef66b8feb">UfmtSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>] : <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;}</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160; </div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25"> 1211</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25">isValidUnifiedFormat</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a688d6c9e2664a2ab2324894907d51d43">UFMT_LAST</a>;</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;}</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160; </div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6fbd99328744480c520972e05455e3c1"> 1215</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6fbd99328744480c520972e05455e3c1">convertDfmtNfmt2Ufmt</a>(<span class="keywordtype">unsigned</span> Dfmt, <span class="keywordtype">unsigned</span> Nfmt) {</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  int64_t Fmt = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">encodeDfmtNfmt</a>(Dfmt, Nfmt);</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91abfc446d628aa08b92a1c7ca587aff751">UFMT_FIRST</a>; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a688d6c9e2664a2ab2324894907d51d43">UFMT_LAST</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">if</span> (Fmt == <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad25b521414e2a7706666d1b206f36134">DfmtNfmt2UFmt</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>])</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  }</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a0dd1e270e143e4f1f45ee074260863d4">UFMT_UNDEF</a>;</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;}</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160; </div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442"> 1224</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">isValidFormatEncoding</a>(<span class="keywordtype">unsigned</span> Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI) ? (Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91ab3a1cd28cc7e61cd410a53a20af20625">UFMT_MAX</a>) : (Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eeaa94afe5df355c40e0044cd4269e8ea11">DFMT_NFMT_MAX</a>);</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;}</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160; </div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449"> 1228</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">getDefaultFormatEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI))</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a553b6d26e6df5d1dc67fc7c027048228">UFMT_DEFAULT</a>;</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea3b0b4a9c3db2e3d1f4c63833a4050b87">DFMT_NFMT_DEFAULT</a>;</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;}</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160; </div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;} <span class="comment">// namespace MTBUFFormat</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">// SendMsg</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160; </div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="keyword">namespace </span>SendMsg {</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104"> 1242</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">getMsgId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>) {</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">ID_GAPS_FIRST_</a>; i &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">ID_GAPS_LAST_</a>; ++i) {</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0744afd08daff99b01fade7768d4902e">IdSymbolic</a>[i] &amp;&amp; <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0744afd08daff99b01fade7768d4902e">IdSymbolic</a>[i])</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;      <span class="keywordflow">return</span> i;</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  }</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d">ID_UNKNOWN_</a>;</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160; </div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0"> 1250</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">isValidMsgId</a>(int64_t MsgId, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>) {</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>) {</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="keywordflow">switch</span> (MsgId) {</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6f7a1c7e87cb8d3136d11fcc96f8088e">ID_SAVEWAVE</a>:</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a>(STI);</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6ad87210a2f0215e2422bad72cdaa0ba">ID_STALL_WAVE_GEN</a>:</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba292d000ab047ef8e8eec003e773a9a72">ID_HALT_WAVES</a>:</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf513d2cb71146b727194f694811ba5c8">ID_ORDERED_PS_DONE</a>:</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">ID_GS_ALLOC_REQ</a>:</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">ID_GET_DOORBELL</a>:</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a>(STI);</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba774b47a3f5f10dcd9087edee73a0a3e6">ID_EARLY_PRIM_DEALLOC</a>:</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(STI);</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa09f34cfc7b832d86c3b500ac3ff2bcd">ID_GET_DDID</a>:</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI);</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      <span class="keywordflow">return</span> 0 &lt;= MsgId &amp;&amp; MsgId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">ID_GAPS_LAST_</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0744afd08daff99b01fade7768d4902e">IdSymbolic</a>[MsgId];</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    }</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keywordflow">return</span> 0 &lt;= MsgId &amp;&amp; isUInt&lt;ID_WIDTH_&gt;(MsgId);</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  }</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;}</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160; </div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1"> 1273</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">getMsgName</a>(int64_t MsgId) {</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(0 &lt;= MsgId &amp;&amp; MsgId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">ID_GAPS_LAST_</a>);</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0744afd08daff99b01fade7768d4902e">IdSymbolic</a>[MsgId];</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;}</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160; </div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654"> 1278</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">getMsgOpId</a>(int64_t MsgId, <span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>) {</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <span class="keyword">const</span> *S = (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#acc36e53ef98fa0a300338be8830214e6">OpSysSymbolic</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8424a6f78b49308427f2f2bc54efaeb5">OpGsSymbolic</a>;</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">OP_SYS_FIRST_</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a>;</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> L = (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">OP_SYS_LAST_</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>;</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>; i &lt; L; ++i) {</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> == S[i]) {</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      <span class="keywordflow">return</span> i;</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    }</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  }</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">OP_UNKNOWN_</a>;</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;}</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160; </div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608"> 1290</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">isValidMsgOp</a>(int64_t MsgId, int64_t OpId, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>) {</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">isValidMsgId</a>(MsgId, STI, <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>));</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160; </div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>)</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="keywordflow">return</span> 0 &lt;= OpId &amp;&amp; isUInt&lt;OP_WIDTH_&gt;(OpId);</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160; </div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordflow">switch</span>(MsgId)</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  {</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a>:</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a> &lt;= OpId &amp;&amp; OpId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>) &amp;&amp; OpId != <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>;</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a>:</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a> &lt;= OpId &amp;&amp; OpId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>;</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>:</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">OP_SYS_FIRST_</a> &lt;= OpId &amp;&amp; OpId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">OP_SYS_LAST_</a>;</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keywordflow">return</span> OpId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">OP_NONE_</a>;</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  }</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;}</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160; </div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f"> 1310</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">getMsgOpName</a>(int64_t MsgId, int64_t OpId) {</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">msgRequiresOp</a>(MsgId));</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">return</span> (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>)? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#acc36e53ef98fa0a300338be8830214e6">OpSysSymbolic</a>[OpId] : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8424a6f78b49308427f2f2bc54efaeb5">OpGsSymbolic</a>[OpId];</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;}</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160; </div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c"> 1315</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">isValidMsgStream</a>(int64_t MsgId, int64_t OpId, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>,</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>) {</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">isValidMsgOp</a>(MsgId, OpId, STI, <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>));</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>)</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <span class="keywordflow">return</span> 0 &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> &amp;&amp; isUInt&lt;STREAM_ID_WIDTH_&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>);</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160; </div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">switch</span>(MsgId)</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  {</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a>:</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">STREAM_ID_FIRST_</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">STREAM_ID_LAST_</a>;</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a>:</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="keywordflow">return</span> (OpId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>)?</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;           (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">STREAM_ID_NONE_</a>) :</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;           (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">STREAM_ID_FIRST_</a> &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">STREAM_ID_LAST_</a>);</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">STREAM_ID_NONE_</a>;</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  }</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;}</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160; </div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba"> 1335</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">msgRequiresOp</a>(int64_t MsgId) {</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">return</span> MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a> || MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a> || MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>;</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;}</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160; </div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6"> 1339</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">msgSupportsStream</a>(int64_t MsgId, int64_t OpId) {</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">return</span> (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a> || MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a>) &amp;&amp; OpId != <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;}</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160; </div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91"> 1343</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">decodeMsg</a>(<span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;               uint16_t &amp;MsgId,</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;               uint16_t &amp;OpId,</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;               uint16_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>) {</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  MsgId = Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4">ID_MASK_</a>;</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  OpId = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">OP_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a>;</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">STREAM_ID_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a>;</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;}</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160; </div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401"> 1352</a></span>&#160;<a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">encodeMsg</a>(<a class="code" href="classuint64__t.html">uint64_t</a> MsgId,</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                   <a class="code" href="classuint64__t.html">uint64_t</a> OpId,</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                   <a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>) {</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">return</span> (MsgId &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02">ID_SHIFT_</a>) |</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;         (OpId &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a>) |</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;         (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a>);</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;}</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160; </div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;} <span class="comment">// namespace SendMsg</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160; </div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160; </div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62"> 1366</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) {</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <span class="stringliteral">&quot;InitialPSInputAddr&quot;</span>, 0);</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;}</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160; </div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829"> 1370</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">getHasColorExport</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) {</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="comment">// As a safe default always respond as if PS has color exports.</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;             <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <span class="stringliteral">&quot;amdgpu-color-export&quot;</span>,</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;             <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv() == <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a> ? 1 : 0) != 0;</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160; </div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a"> 1377</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">getHasDepthExport</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) {</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <span class="stringliteral">&quot;amdgpu-depth-export&quot;</span>, 0) != 0;</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;}</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160; </div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e"> 1381</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc) {</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">switch</span>(cc) {</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daaf2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  }</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;}</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160; </div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45"> 1396</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">isGraphics</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc) {</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a>(cc) || cc == <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>;</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;}</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160; </div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb"> 1400</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc) {</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">isGraphics</a>(cc) || cc == <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;}</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160; </div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92"> 1404</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>:</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daaf2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  }</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;}</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160; </div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4"> 1421</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">isModuleEntryFunctionCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>:</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a>(CC);</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  }</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;}</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160; </div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811"> 1430</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureXNACK];</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;}</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160; </div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a"> 1434</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureSRAMECC];</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;}</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160; </div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479"> 1438</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureMIMG_R128] &amp;&amp; !STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureR128A16];</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;}</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160; </div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b"> 1442</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">hasGFX10A16</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10A16];</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;}</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160; </div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b"> 1446</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">hasG16</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureG16];</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;}</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160; </div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f"> 1450</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="keywordflow">return</span> !STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureUnpackedD16VMem];</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;}</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160; </div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e"> 1454</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureSouthernIslands];</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;}</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179"> 1458</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureSeaIslands];</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;}</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160; </div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969"> 1462</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands];</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;}</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160; </div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5"> 1466</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9];</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;}</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160; </div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690"> 1470</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI);</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;}</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160; </div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe"> 1474</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10];</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;}</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160; </div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6"> 1478</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) { <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(STI); }</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160; </div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741"> 1480</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGCN3Encoding];</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;}</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160; </div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b"> 1484</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">isGFX10_AEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10_AEncoding];</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;}</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160; </div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a"> 1488</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">isGFX10_BEncoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10_BEncoding];</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;}</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160; </div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f"> 1492</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10_3Insts];</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;}</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160; </div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89"> 1496</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">isGFX90A</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX90AInsts];</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;}</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160; </div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c"> 1500</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">hasArchitectedFlatScratch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureArchitectedFlatScratch];</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;}</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160; </div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841"> 1504</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">isSGPR</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> SGPRClass = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClass(AMDGPU::SReg_32RegClassID);</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> FirstSubReg = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, AMDGPU::sub0);</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keywordflow">return</span> SGPRClass.<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(FirstSubReg != 0 ? FirstSubReg : <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) ||</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">AMDGPU::SCC</a>;</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;}</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160; </div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4"> 1511</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">isRegIntersect</a>(<span class="keywordtype">unsigned</span> Reg0, <span class="keywordtype">unsigned</span> Reg1, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> R(Reg0, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>); R.isValid(); ++R) {</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <span class="keywordflow">if</span> (*R == Reg1) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  }</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;}</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c"> 1518</a></span>&#160;<span class="preprocessor">#define MAP_REG2REG \</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">  using namespace AMDGPU; \</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">  switch(Reg) { \</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">  default: return Reg; \</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">  CASE_CI_VI(FLAT_SCR) \</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">  CASE_CI_VI(FLAT_SCR_LO) \</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">  CASE_CI_VI(FLAT_SCR_HI) \</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP0) \</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP1) \</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP2) \</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP3) \</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP4) \</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP5) \</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP6) \</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP7) \</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP8) \</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP9) \</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP10) \</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP11) \</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP12) \</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP13) \</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP14) \</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP15) \</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP0_TTMP1) \</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP2_TTMP3) \</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP4_TTMP5) \</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP6_TTMP7) \</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP8_TTMP9) \</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP10_TTMP11) \</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP12_TTMP13) \</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP14_TTMP15) \</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3) \</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP4_TTMP5_TTMP6_TTMP7) \</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP8_TTMP9_TTMP10_TTMP11) \</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP12_TTMP13_TTMP14_TTMP15) \</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7) \</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11) \</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">  CASE_VI_GFX9PLUS(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160; </div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define CASE_CI_VI(node) \</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">  assert(!isSI(STI)); \</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">  case node: return isCI(STI) ? node##_ci : node##_vi;</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160; </div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define CASE_VI_GFX9PLUS(node) \</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">  case node: return isGFX9Plus(STI) ? node##_gfx9plus : node##_vi;</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160; </div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"> 1566</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">Triple::r600</a>)</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <a class="code" href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c">MAP_REG2REG</a></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;}</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160; </div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#undef CASE_CI_VI</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#undef CASE_VI_GFX9PLUS</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160; </div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a7f824f6ccc78b34ec1988744023e2f41"> 1575</a></span>&#160;<span class="preprocessor">#define CASE_CI_VI(node)   case node##_ci: case node##_vi:   return node;</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a18e12ebf0b3721cd9b17fcb17acef697"> 1576</a></span>&#160;<span class="preprocessor">#define CASE_VI_GFX9PLUS(node) case node##_vi: case node##_gfx9plus: return node;</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160; </div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4"> 1578</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <a class="code" href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c">MAP_REG2REG</a></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;}</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160; </div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#undef CASE_CI_VI</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#undef CASE_VI_GFX9PLUS</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#undef MAP_REG2REG</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; </div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7"> 1586</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keywordtype">unsigned</span> OpType = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="keywordflow">return</span> OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">AMDGPU::OPERAND_SRC_FIRST</a> &amp;&amp;</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;         OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">AMDGPU::OPERAND_SRC_LAST</a>;</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;}</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160; </div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802"> 1593</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keywordtype">unsigned</span> OpType = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>;</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keywordflow">switch</span> (OpType) {</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>:</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>:</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">AMDGPU::OPERAND_REG_IMM_V2FP32</a>:</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a>:</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>:</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  }</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160; </div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da"> 1622</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="keywordtype">unsigned</span> OpType = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>;</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="keywordflow">return</span> OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">AMDGPU::OPERAND_REG_INLINE_C_FIRST</a> &amp;&amp;</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;         OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">AMDGPU::OPERAND_REG_INLINE_C_LAST</a>;</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;}</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160; </div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">// Avoid using MCRegisterClass::getSize, since that function will go away</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">// (move from MC* level to Target* level). Return size in bits.</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba"> 1631</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keywordtype">unsigned</span> RCID) {</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <span class="keywordflow">switch</span> (RCID) {</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_LO16RegClassID:</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_HI16RegClassID:</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_LO16RegClassID:</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AGPR_LO16RegClassID:</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_32RegClassID:</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VRegOrLds_32RegClassID:</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AGPR_32RegClassID:</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VS_32RegClassID:</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_32RegClassID:</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_32RegClassID:</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_32_XM0RegClassID:</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SRegOrLds_32RegClassID:</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <span class="keywordflow">return</span> 32;</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_64RegClassID:</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VS_64RegClassID:</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_64RegClassID:</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_64RegClassID:</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_64RegClassID:</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_64_XEXECRegClassID:</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_64_Align2RegClassID:</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_64_Align2RegClassID:</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_64RegClassID:</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_64_Align2RegClassID:</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keywordflow">return</span> 64;</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_96RegClassID:</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_96RegClassID:</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_96RegClassID:</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_96RegClassID:</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_96_Align2RegClassID:</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_96_Align2RegClassID:</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_96RegClassID:</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_96_Align2RegClassID:</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    <span class="keywordflow">return</span> 96;</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_128RegClassID:</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_128RegClassID:</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_128RegClassID:</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_128RegClassID:</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_128_Align2RegClassID:</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_128_Align2RegClassID:</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_128RegClassID:</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_128_Align2RegClassID:</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <span class="keywordflow">return</span> 128;</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_160RegClassID:</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_160RegClassID:</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_160RegClassID:</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_160RegClassID:</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_160_Align2RegClassID:</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_160_Align2RegClassID:</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_160RegClassID:</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_160_Align2RegClassID:</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <span class="keywordflow">return</span> 160;</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_192RegClassID:</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_192RegClassID:</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_192RegClassID:</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_192RegClassID:</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_192_Align2RegClassID:</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_192_Align2RegClassID:</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_192RegClassID:</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_192_Align2RegClassID:</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="keywordflow">return</span> 192;</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_224RegClassID:</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_224RegClassID:</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_224RegClassID:</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_224RegClassID:</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_224_Align2RegClassID:</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_224_Align2RegClassID:</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_224RegClassID:</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_224_Align2RegClassID:</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keywordflow">return</span> 224;</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_256RegClassID:</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_256RegClassID:</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_256RegClassID:</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_256RegClassID:</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_256_Align2RegClassID:</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_256_Align2RegClassID:</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_256RegClassID:</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_256_Align2RegClassID:</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="keywordflow">return</span> 256;</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_512RegClassID:</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_512RegClassID:</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_512RegClassID:</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_512RegClassID:</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_512_Align2RegClassID:</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_512_Align2RegClassID:</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_512RegClassID:</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_512_Align2RegClassID:</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <span class="keywordflow">return</span> 512;</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_1024RegClassID:</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_1024RegClassID:</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_1024RegClassID:</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_1024RegClassID:</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_1024_Align2RegClassID:</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_1024_Align2RegClassID:</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_1024RegClassID:</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_1024_Align2RegClassID:</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <span class="keywordflow">return</span> 1024;</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <a class="code" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register class&quot;</span>);</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  }</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;}</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160; </div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269"> 1736</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC) {</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(RC.<a class="code" href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">getID</a>());</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;}</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160; </div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe"> 1740</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                           <span class="keywordtype">unsigned</span> OpNo) {</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordtype">unsigned</span> RCID = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(RCID)) / 8;</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;}</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160; </div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae"> 1747</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a>(int64_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>))</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160; </div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <a class="code" href="classuint64__t.html">uint64_t</a> Val = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint64__t.html">uint64_t</a><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="keywordflow">return</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.0)) ||</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(1.0)) ||</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-1.0)) ||</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.5)) ||</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-0.5)) ||</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(2.0)) ||</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-2.0)) ||</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(4.0)) ||</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-4.0)) ||</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;         (Val == 0x3fc45f306dc9c882 &amp;&amp; HasInv2Pi);</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;}</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160; </div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9"> 1764</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>))</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160; </div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="comment">// The actual type of the operand does not seem to matter as long</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="comment">// as the bits match one of the inline immediate values.  For example:</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  <span class="comment">// -nan has the hexadecimal encoding of 0xfffffffe which is -2 in decimal,</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="comment">// so it is a legal inline immediate.</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <span class="comment">// 1065353216 has the hexadecimal encoding 0x3f800000 which is 1.0f in</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  <span class="comment">// floating-point, so it is a legal inline immediate.</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160; </div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  uint32_t Val = <span class="keyword">static_cast&lt;</span>uint32_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="keywordflow">return</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.0f)) ||</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(1.0f)) ||</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-1.0f)) ||</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.5f)) ||</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-0.5f)) ||</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(2.0f)) ||</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-2.0f)) ||</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(4.0f)) ||</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-4.0f)) ||</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;         (Val == 0x3e22f983 &amp;&amp; HasInv2Pi);</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;}</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160; </div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938"> 1790</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a>(int16_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <span class="keywordflow">if</span> (!HasInv2Pi)</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160; </div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>))</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160; </div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  uint16_t Val = <span class="keyword">static_cast&lt;</span>uint16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <span class="keywordflow">return</span> Val == 0x3C00 || <span class="comment">// 1.0</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;         Val == 0xBC00 || <span class="comment">// -1.0</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;         Val == 0x3800 || <span class="comment">// 0.5</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;         Val == 0xB800 || <span class="comment">// -0.5</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;         Val == 0x4000 || <span class="comment">// 2.0</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;         Val == 0xC000 || <span class="comment">// -2.0</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;         Val == 0x4400 || <span class="comment">// 4.0</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;         Val == 0xC400 || <span class="comment">// -4.0</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;         Val == 0x3118;   <span class="comment">// 1/2pi</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;}</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160; </div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0"> 1809</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">isInlinableLiteralV216</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasInv2Pi);</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160; </div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>) || <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)) {</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    int16_t Trunc = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Trunc, HasInv2Pi);</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  }</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordflow">if</span> (!(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &amp; 0xffff))</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &gt;&gt; 16, HasInv2Pi);</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160; </div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  int16_t Lo16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  int16_t Hi16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &gt;&gt; 16);</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">return</span> Lo16 == Hi16 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a>(Lo16, HasInv2Pi);</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;}</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160; </div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea"> 1824</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">isInlinableIntLiteralV216</a>(int32_t Literal) {</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  int16_t Lo16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>) || <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>))</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(Lo16);</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160; </div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  int16_t Hi16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &gt;&gt; 16);</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="keywordflow">if</span> (!(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &amp; 0xffff))</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(Hi16);</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="keywordflow">return</span> Lo16 == Hi16 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a>(Lo16);</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;}</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160; </div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6"> 1835</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">isFoldableLiteralV216</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasInv2Pi);</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160; </div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  int16_t Lo16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>) || <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>))</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160; </div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  int16_t Hi16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &gt;&gt; 16);</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordflow">if</span> (!(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> &amp; 0xffff))</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">return</span> Lo16 == Hi16;</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;}</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160; </div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387"> 1848</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> *A) {</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = A-&gt;getParent();</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160; </div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="comment">// Arguments to compute shaders are never a source of divergence.</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>-&gt;getCallingConv();</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>:</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daaf2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>:</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="comment">// For non-compute shaders, SGPR inputs are marked with either inreg or byval.</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    <span class="comment">// Everything else is in VGPRs.</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>-&gt;getAttributes().hasParamAttr(A-&gt;getArgNo(), Attribute::InReg) ||</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;           <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>-&gt;getAttributes().hasParamAttr(A-&gt;getArgNo(), Attribute::ByVal);</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <span class="comment">// TODO: Should calls support inreg for SGPR inputs?</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  }</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;}</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160; </div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca"> 1875</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) {</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;}</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160; </div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a11084c8c4a93e41ff07a332c505f5b46"> 1879</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a11084c8c4a93e41ff07a332c505f5b46">hasSMRDSignedImmOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) {</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;}</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160; </div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1"> 1883</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">isLegalSMRDEncodedUnsignedOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;                                      int64_t EncodedOffset) {</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) ? isUInt&lt;20&gt;(EncodedOffset)</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;                               : <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(EncodedOffset);</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;}</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160; </div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f"> 1889</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">isLegalSMRDEncodedSignedOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;                                    int64_t EncodedOffset,</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;                                    <span class="keywordtype">bool</span> IsBuffer) {</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <span class="keywordflow">return</span> !IsBuffer &amp;&amp;</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;         <a class="code" href="namespacellvm_1_1AMDGPU.html#a11084c8c4a93e41ff07a332c505f5b46">hasSMRDSignedImmOffset</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) &amp;&amp;</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;         isInt&lt;21&gt;(EncodedOffset);</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;}</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160; </div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2"> 1897</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2">isDwordAligned</a>(<a class="code" href="classuint64__t.html">uint64_t</a> ByteOffset) {</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keywordflow">return</span> (ByteOffset &amp; 3) == 0;</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;}</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160; </div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27"> 1901</a></span>&#160;<a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;                                <a class="code" href="classuint64__t.html">uint64_t</a> ByteOffset) {</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>))</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    <span class="keywordflow">return</span> ByteOffset;</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160; </div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2">isDwordAligned</a>(ByteOffset));</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  <span class="keywordflow">return</span> ByteOffset &gt;&gt; 2;</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;}</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160; </div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7"> 1910</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">getSMRDEncodedOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;                                       int64_t ByteOffset, <span class="keywordtype">bool</span> IsBuffer) {</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <span class="comment">// The signed version is always a byte offset.</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  <span class="keywordflow">if</span> (!IsBuffer &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a11084c8c4a93e41ff07a332c505f5b46">hasSMRDSignedImmOffset</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)) {</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>));</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="keywordflow">return</span> isInt&lt;20&gt;(ByteOffset) ? <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a>(ByteOffset) : <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  }</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160; </div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2">isDwordAligned</a>(ByteOffset) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>))</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160; </div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  int64_t EncodedOffset = <a class="code" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, ByteOffset);</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">isLegalSMRDEncodedUnsignedOffset</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, EncodedOffset)</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;             ? <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a>(EncodedOffset)</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;             : <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;}</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160; </div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952"> 1927</a></span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">getSMRDEncodedLiteralOffset32</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;                                                int64_t ByteOffset) {</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) || !<a class="code" href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2">isDwordAligned</a>(ByteOffset))</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160; </div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  int64_t EncodedOffset = <a class="code" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, ByteOffset);</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(EncodedOffset) ? <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a>(EncodedOffset) : <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;}</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160; </div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954"> 1936</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">getNumFlatOffsetBits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) {</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="comment">// Address offset is 12-bit signed for GFX10, 13-bit for GFX9.</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>))</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? 12 : 11;</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160; </div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? 13 : 12;</div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;}</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160; </div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">// Given Imm, split it into the values to put into the SOffset and ImmOffset</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">// fields in an MUBUF instruction. Return false if it is not possible (due to a</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">// hardware bug needing a workaround).</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">// The required alignment ensures that individual address components remain</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">// aligned if they are aligned to begin with. It also ensures that additional</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">// offsets within the given alignment can be added to the resulting ImmOffset.</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49"> 1951</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">splitMUBUFOffset</a>(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset,</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment) {</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <span class="keyword">const</span> uint32_t MaxImm = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(4095, Alignment.<a class="code" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>());</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  uint32_t Overflow = 0;</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160; </div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <span class="keywordflow">if</span> (Imm &gt; MaxImm) {</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    <span class="keywordflow">if</span> (Imm &lt;= MaxImm + 64) {</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;      <span class="comment">// Use an SOffset inline constant for 4..64</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;      Overflow = Imm - MaxImm;</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;      Imm = MaxImm;</div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;      <span class="comment">// Try to keep the same value in SOffset for adjacent loads, so that</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;      <span class="comment">// the corresponding register contents can be re-used.</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;      <span class="comment">// Load values with all low-bits (except for alignment bits) set into</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;      <span class="comment">// SOffset, so that a larger range of values can be covered using</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;      <span class="comment">// s_movk_i32.</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;      <span class="comment">// Atomic operations fail to work correctly when individual address</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;      <span class="comment">// components are unaligned, even if their sum is aligned.</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;      uint32_t <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> = (Imm + Alignment.<a class="code" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>()) &amp; ~4095;</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;      uint32_t Low = (Imm + Alignment.<a class="code" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>()) &amp; 4095;</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;      Imm = Low;</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;      Overflow = <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> - Alignment.<a class="code" href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">value</a>();</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    }</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  }</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160; </div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="comment">// There is a hardware bug in SI and CI which prevents address clamping in</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="comment">// MUBUF instructions from working correctly with SOffsets. The immediate</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="comment">// offset is unaffected.</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keywordflow">if</span> (Overflow &gt; 0 &amp;&amp;</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;      Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>)</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160; </div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  ImmOffset = Imm;</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  SOffset = Overflow;</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;}</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160; </div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a417e2bc80e2a1c28a950b41cff01a54d"> 1990</a></span>&#160;<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">SIModeRegisterDefaults::SIModeRegisterDefaults</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) {</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  *<span class="keyword">this</span> = <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b">getDefaultForCallingConv</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv());</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160; </div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> IEEEAttr = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;amdgpu-ieee&quot;</span>).getValueAsString();</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keywordflow">if</span> (!IEEEAttr.<a class="code" href="classllvm_1_1StringRef.html#a7db561f0b6b9afd18000bc4503717ead">empty</a>())</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> = IEEEAttr == <span class="stringliteral">&quot;true&quot;</span>;</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160; </div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> DX10ClampAttr</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;amdgpu-dx10-clamp&quot;</span>).getValueAsString();</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">if</span> (!DX10ClampAttr.<a class="code" href="classllvm_1_1StringRef.html#a7db561f0b6b9afd18000bc4503717ead">empty</a>())</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> = DX10ClampAttr == <span class="stringliteral">&quot;true&quot;</span>;</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160; </div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> DenormF32Attr = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;denormal-fp-math-f32&quot;</span>).getValueAsString();</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keywordflow">if</span> (!DenormF32Attr.<a class="code" href="classllvm_1_1StringRef.html#a7db561f0b6b9afd18000bc4503717ead">empty</a>()) {</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    <a class="code" href="structllvm_1_1DenormalMode.html">DenormalMode</a> DenormMode = <a class="code" href="namespacellvm.html#ac3b7e007d72635d0f8c320a122f71947">parseDenormalFPAttribute</a>(DenormF32Attr);</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a> = DenormMode.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da">DenormalMode::IEEE</a>;</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a> = DenormMode.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da">DenormalMode::IEEE</a>;</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  }</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160; </div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> DenormAttr = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;denormal-fp-math&quot;</span>).getValueAsString();</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <span class="keywordflow">if</span> (!DenormAttr.<a class="code" href="classllvm_1_1StringRef.html#a7db561f0b6b9afd18000bc4503717ead">empty</a>()) {</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <a class="code" href="structllvm_1_1DenormalMode.html">DenormalMode</a> DenormMode = <a class="code" href="namespacellvm.html#ac3b7e007d72635d0f8c320a122f71947">parseDenormalFPAttribute</a>(DenormAttr);</div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160; </div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="keywordflow">if</span> (DenormF32Attr.<a class="code" href="classllvm_1_1StringRef.html#a7db561f0b6b9afd18000bc4503717ead">empty</a>()) {</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;      <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">FP32InputDenormals</a> = DenormMode.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da">DenormalMode::IEEE</a>;</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;      <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">FP32OutputDenormals</a> = DenormMode.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da">DenormalMode::IEEE</a>;</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    }</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160; </div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">FP64FP16InputDenormals</a> = DenormMode.<a class="code" href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">Input</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da">DenormalMode::IEEE</a>;</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">FP64FP16OutputDenormals</a> = DenormMode.<a class="code" href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">Output</a> == <a class="code" href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da">DenormalMode::IEEE</a>;</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  }</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;}</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160; </div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160; </div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="keyword">struct </span>SourceOfDivergence {</div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e"> 2026</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>;</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;};</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="keyword">const</span> SourceOfDivergence *lookupSourceOfDivergence(<span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>);</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160; </div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a33ff117090a6debe5086fc6028ccf2ac"> 2030</a></span>&#160;<span class="preprocessor">#define GET_SourcesOfDivergence_IMPL</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a97c04a6923265e21f26f705b2f6645ae"> 2031</a></span>&#160;<span class="preprocessor">#define GET_Gfx9BufferFormat_IMPL</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ac8d8e243633714e306f6672e66848f3e"> 2032</a></span>&#160;<span class="preprocessor">#define GET_Gfx10PlusBufferFormat_IMPL</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160; </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160; </div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363"> 2037</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a>(<span class="keywordtype">unsigned</span> IntrID) {</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">return</span> lookupSourceOfDivergence(IntrID);</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;}</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160; </div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f"> 2041</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t BitsPerComp,</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;                                                  uint8_t NumComponents,</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                                                  uint8_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">NumFormat</a>,</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI)</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;             ? getGfx10PlusBufferFormatInfo(BitsPerComp, NumComponents,</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;                                            <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">NumFormat</a>)</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;             : getGfx9BufferFormatInfo(BitsPerComp, NumComponents, <a class="code" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">NumFormat</a>);</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;}</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160; </div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7e6b695a4f4a36f151ce18252d4dde6f"> 2051</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t Format,</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>(STI) ? getGfx10PlusBufferFormatInfo(Format)</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;                          : getGfx9BufferFormatInfo(Format);</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;}</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160; </div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;} <span class="comment">// namespace AMDGPU</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160; </div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae875e7b33969a8ec2739229acd62fe08"> 2059</a></span>&#160;<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a5ee0a415cf089775fd277550b257f74e">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;                        <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">AMDGPU::IsaInfo::TargetIDSetting</a> S) {</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  <span class="keywordflow">switch</span> (S) {</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  <span class="keywordflow">case</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">AMDGPU::IsaInfo::TargetIDSetting::Unsupported</a>):</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;Unsupported&quot;</span>;</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <span class="keywordflow">case</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">AMDGPU::IsaInfo::TargetIDSetting::Any</a>):</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;Any&quot;</span>;</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <span class="keywordflow">case</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">AMDGPU::IsaInfo::TargetIDSetting::Off</a>):</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;Off&quot;</span>;</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <span class="keywordflow">case</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">AMDGPU::IsaInfo::TargetIDSetting::On</a>):</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;On&quot;</span>;</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  }</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <span class="keywordflow">return</span> OS;</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;}</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160; </div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPUAsmUtils_8h_html"><div class="ttname"><a href="AMDGPUAsmUtils_8h.html">AMDGPUAsmUtils.h</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8cpp_html_a965c8524f06b1f0afafea805a732fd8c"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c">MAP_REG2REG</a></div><div class="ttdeci">#define MAP_REG2REG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01518">AMDGPUBaseInfo.cpp:1518</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8cpp_html_ad18f9973176b870e59d30b81d8a1091e"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02026">AMDGPUBaseInfo.cpp:2026</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8cpp_html_addfa38954bbf0f2984177c61d919eb58"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#addfa38954bbf0f2984177c61d919eb58">AmdhsaCodeObjectVersion</a></div><div class="ttdeci">static llvm::cl::opt&lt; unsigned &gt; AmdhsaCodeObjectVersion(&quot;amdhsa-code-object-version&quot;, llvm::cl::Hidden, llvm::cl::desc(&quot;AMDHSA Code Object Version&quot;), llvm::cl::init(4), llvm::cl::ZeroOrMore)</div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aAMDHSAKernelDescriptor_8h_html"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html">AMDHSAKernelDescriptor.h</a></div><div class="ttdoc">AMDHSA kernel descriptor definitions.</div></div>
<div class="ttc" id="aAMDHSAKernelDescriptor_8h_html_adce610366807c48cc27d759a245b20cd"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a></div><div class="ttdeci">#define AMDHSA_BITS_SET(DST, MSK, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00042">AMDHSAKernelDescriptor.h:42</a></div></div>
<div class="ttc" id="aAMDKernelCodeT_8h_html"><div class="ttname"><a href="AMDKernelCodeT_8h.html">AMDKernelCodeT.h</a></div></div>
<div class="ttc" id="aAMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a></div><div class="ttdeci">@ AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00127">AMDKernelCodeT.h:127</a></div></div>
<div class="ttc" id="aAttributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="aBinaryFormat_2ELF_8h_html"><div class="ttname"><a href="BinaryFormat_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_aef61945034b9431b804748fc317c5548"><div class="ttname"><a href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a></div><div class="ttdeci">uint32_t Index</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00083">ELFObjHandler.cpp:83</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div><div class="ttdoc">AMD GCN specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aGlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="aLLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01576">MachineSink.cpp:1576</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04644">NVPTXISelLowering.cpp:4644</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00061">NVVMIntrRange.cpp:61</a></div></div>
<div class="ttc" id="aRawMemProfReader_8cpp_html_a2c53c0d04e13c683078b7d774ed3d442"><div class="ttname"><a href="RawMemProfReader_8cpp.html#a2c53c0d04e13c683078b7d774ed3d442">Version</a></div><div class="ttdeci">uint64_t Version</div><div class="ttdef"><b>Definition:</b> <a href="RawMemProfReader_8cpp_source.html#l00025">RawMemProfReader.cpp:25</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_a4ab7b070d55d46145ded8ccdd0cd5db5"><div class="ttname"><a href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5">S_00B848_MEM_ORDERED</a></div><div class="ttdeci">#define S_00B848_MEM_ORDERED(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00883">SIDefines.h:883</a></div></div>
<div class="ttc" id="aSIDefines_8h_html_ac3678dc8908060a15fa8b872ec67cf09"><div class="ttname"><a href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09">S_00B848_WGP_MODE</a></div><div class="ttdeci">#define S_00B848_WGP_MODE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00880">SIDefines.h:880</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aTargetParser_8h_html"><div class="ttname"><a href="TargetParser_8h.html">TargetParser.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdeci">@ SEA_ISLANDS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00038">AMDGPUSubtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a0681188640dae9768253d31f52971acb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a0681188640dae9768253d31f52971acb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccSupported</a></div><div class="ttdeci">bool isSramEccSupported() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00129">AMDGPUBaseInfo.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a08b8980d20ebca6171b8139f4dadc3eb"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a08b8980d20ebca6171b8139f4dadc3eb">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromFeaturesString</a></div><div class="ttdeci">void setTargetIDFromFeaturesString(StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00343">AMDGPUBaseInfo.cpp:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a1fa82fad8bfe176fce6445cb67742af2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a1fa82fad8bfe176fce6445cb67742af2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isSramEccOnOrAny</a></div><div class="ttdeci">bool isSramEccOnOrAny() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00134">AMDGPUBaseInfo.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a25bbe697f6fdd4ee71f4897eaa8f2c65"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a25bbe697f6fdd4ee71f4897eaa8f2c65">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getXnackSetting</a></div><div class="ttdeci">TargetIDSetting getXnackSetting() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00119">AMDGPUBaseInfo.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a5b48c1bcb9047175b400ab0ffbce82a2"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a5b48c1bcb9047175b400ab0ffbce82a2">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackOnOrAny</a></div><div class="ttdeci">bool isXnackOnOrAny() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00105">AMDGPUBaseInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a620c903fbe109239c38c7fc8ac7b6298"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a620c903fbe109239c38c7fc8ac7b6298">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::AMDGPUTargetID</a></div><div class="ttdeci">AMDGPUTargetID(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00334">AMDGPUBaseInfo.cpp:334</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_a885bd668f35ea0b9e00d44499495c0fc"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#a885bd668f35ea0b9e00d44499495c0fc">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::isXnackSupported</a></div><div class="ttdeci">bool isXnackSupported() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00100">AMDGPUBaseInfo.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aab792d0c32d4c9a7998c0ba8885693ff"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aab792d0c32d4c9a7998c0ba8885693ff">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromTargetIDStream</a></div><div class="ttdeci">void setTargetIDFromTargetIDStream(StringRef TargetID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00411">AMDGPUBaseInfo.cpp:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_ae9ec355054ee6400df6ba242dd3cb032"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#ae9ec355054ee6400df6ba242dd3cb032">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::toString</a></div><div class="ttdeci">std::string toString() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00423">AMDGPUBaseInfo.cpp:423</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID_html_aecd3f3ccd0bc04187c08fd2e1bbc9924"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html#aecd3f3ccd0bc04187c08fd2e1bbc9924">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::getSramEccSetting</a></div><div class="ttdeci">TargetIDSetting getSramEccSetting() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00148">AMDGPUBaseInfo.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1Any_html"><div class="ttname"><a href="classllvm_1_1Any.html">llvm::Any</a></div><div class="ttdef"><b>Definition:</b> <a href="Any_8h_source.html#l00028">Any.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function.</div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00051">Attributes.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1FeatureBitset_html_a4fce0696a3465a5f24d788288f23f6bf"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">llvm::FeatureBitset::test</a></div><div class="ttdeci">constexpr bool test(unsigned I) const</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00091">SubtargetFeature.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00062">Function.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00031">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00257">GCNSubtarget.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html_a0557bd873ed2afae533faa02e3168d70"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">llvm::GlobalValue::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="Globals_8cpp_source.html#l00117">Globals.cpp:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html_af9b0580a6e16e16bd3379f73e92a616d"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#af9b0580a6e16e16bd3379f73e92a616d">llvm::LLVMContext::emitError</a></div><div class="ttdeci">void emitError(uint64_t LocCookie, const Twine &amp;ErrorStr)</div><div class="ttdoc">emitError - Emit an error message to the currently installed error handler with optional location inf...</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00249">LLVMContext.cpp:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00195">MCInstrDesc.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a53c07a5f15c9d1ccad93dc1c57f79c09"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">llvm::MCInstrDesc::NumOperands</a></div><div class="ttdeci">unsigned short NumOperands</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00206">MCInstrDesc.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00095">MCInstrDesc.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00089">MCInstrDesc.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00780">MCRegisterInfo.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a2e62a0441086f18af773153241b2df44"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">llvm::MCRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">getID() - Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00048">MCRegisterInfo.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_ad183dc79953e350b769b1dcfda4f0f1c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(MCRegister Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00068">MCRegisterInfo.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00075">MCSubtargetInfo.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00111">MCSubtargetInfo.h:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a5d5452528429597f223826cbc63ca867"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">llvm::MCSubtargetInfo::getCPU</a></div><div class="ttdeci">StringRef getCPU() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00108">MCSubtargetInfo.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_ade49ed181f638745d20791212153660d"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">llvm::MCSubtargetInfo::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01182">SmallVector.h:1183</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringLiteral_html"><div class="ttname"><a href="classllvm_1_1StringLiteral.html">llvm::StringLiteral</a></div><div class="ttdoc">A wrapper around a string literal that serves as a proxy for constructing global tables of StringRefs...</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00910">StringRef.h:910</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00058">StringRef.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a3b19c439d1565f34a4f1a6f6821c49ea"><div class="ttname"><a href="classllvm_1_1StringRef.html#a3b19c439d1565f34a4f1a6f6821c49ea">llvm::StringRef::getAsInteger</a></div><div class="ttdeci">std::enable_if_t&lt; std::numeric_limits&lt; T &gt;::is_signed, bool &gt; getAsInteger(unsigned Radix, T &amp;Result) const</div><div class="ttdoc">Parse the current string as an integer of the specified radix.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00510">StringRef.h:510</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a6be6d88f75bb3301afc60249750f48e1"><div class="ttname"><a href="classllvm_1_1StringRef.html#a6be6d88f75bb3301afc60249750f48e1">llvm::StringRef::size</a></div><div class="ttdeci">constexpr LLVM_NODISCARD size_t size() const</div><div class="ttdoc">size - Get the string size.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00157">StringRef.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a74783910a317456a47477f21dc8a73de"><div class="ttname"><a href="classllvm_1_1StringRef.html#a74783910a317456a47477f21dc8a73de">llvm::StringRef::split</a></div><div class="ttdeci">LLVM_NODISCARD std::pair&lt; StringRef, StringRef &gt; split(char Separator) const</div><div class="ttdoc">Split into two substrings around the first occurrence of a separator character.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00749">StringRef.h:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a7db561f0b6b9afd18000bc4503717ead"><div class="ttname"><a href="classllvm_1_1StringRef.html#a7db561f0b6b9afd18000bc4503717ead">llvm::StringRef::empty</a></div><div class="ttdeci">constexpr LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00153">StringRef.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a8d8d8ac344177b9d62cff2fd70fa8d4e"><div class="ttname"><a href="classllvm_1_1StringRef.html#a8d8d8ac344177b9d62cff2fd70fa8d4e">llvm::StringRef::endswith</a></div><div class="ttdeci">LLVM_NODISCARD bool endswith(StringRef Suffix) const</div><div class="ttdoc">Check if this string ends with the given Suffix.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00297">StringRef.h:297</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_ae2338e6739b671ea853b6154db368292"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">llvm::StringRef::str</a></div><div class="ttdeci">LLVM_NODISCARD std::string str() const</div><div class="ttdoc">str - Get the contents as an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00245">StringRef.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1SubtargetFeatures_html"><div class="ttname"><a href="classllvm_1_1SubtargetFeatures.html">llvm::SubtargetFeatures</a></div><div class="ttdoc">Manages the enabling and disabling of subtarget specific features.</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00184">SubtargetFeature.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1SubtargetFeatures_html_ad0625e8eaae05d6b3ca0340a85a429b4"><div class="ttname"><a href="classllvm_1_1SubtargetFeatures.html#ad0625e8eaae05d6b3ca0340a85a429b4">llvm::SubtargetFeatures::getFeatures</a></div><div class="ttdeci">const std::vector&lt; std::string &gt; &amp; getFeatures() const</div><div class="ttdoc">Returns the vector of individual subtarget features.</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00197">SubtargetFeature.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">llvm::Triple::AMDHSA</a></div><div class="ttdeci">@ AMDHSA</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00196">Triple.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">llvm::Triple::r600</a></div><div class="ttdeci">@ r600</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00070">Triple.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">llvm::Triple::amdgcn</a></div><div class="ttdeci">@ amdgcn</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00071">Triple.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a5a777de4cd152c5b22b9d28439326d50"><div class="ttname"><a href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">llvm::Triple::getOS</a></div><div class="ttdeci">OSType getOS() const</div><div class="ttdoc">Get the parsed operating system type of this triple.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00320">Triple.h:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a5fc23559f17bbe5ff83ec0fed0a5fdcf"><div class="ttname"><a href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">llvm::Triple::getArch</a></div><div class="ttdeci">ArchType getArch() const</div><div class="ttdoc">Get the parsed architecture type of this triple.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00311">Triple.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00083">Twine.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01432">CommandLine.h:1434</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00054">raw_ostream.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html_a520bdf57dfe3e73abb53d482893f0a27"><div class="ttname"><a href="classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">llvm::raw_ostream::flush</a></div><div class="ttdeci">void flush()</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00187">raw_ostream.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00632">raw_ostream.h:632</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">ErrorHandling.h:134</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab0e4ea539b10547faf917c1b0e974ffaa1caf1e287a5fe7250388d66ed72aa0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaa1caf1e287a5fe7250388d66ed72aa0c1">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdeci">@ CONSTANT_ADDRESS_32BIT</div><div class="ttdoc">Address space for 32-bit constant memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00367">AMDGPU.h:367</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab0e4ea539b10547faf917c1b0e974ffaa77b1c964e2ff99057bf5e75140457abe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaa77b1c964e2ff99057bf5e75140457abe">llvm::AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdeci">@ LOCAL_ADDRESS</div><div class="ttdoc">Address space for local memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00364">AMDGPU.h:364</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab0e4ea539b10547faf917c1b0e974ffaaa6d3112da64eecbdbb50aacb5f8251e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaaa6d3112da64eecbdbb50aacb5f8251e8">llvm::AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdeci">@ CONSTANT_ADDRESS</div><div class="ttdoc">Address space for constant memory (VTX2).</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00363">AMDGPU.h:363</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab0e4ea539b10547faf917c1b0e974ffaabf4559ef958a13c33f6ec7ed13fd44e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab0e4ea539b10547faf917c1b0e974ffaabf4559ef958a13c33f6ec7ed13fd44e5">llvm::AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdeci">@ GLOBAL_ADDRESS</div><div class="ttdoc">Address space for global memory (RAT0, VTX0).</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00360">AMDGPU.h:360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4aca1659af59093b2b14c2f8aad41e8e2a">llvm::AMDGPU::CPol::SCC</a></div><div class="ttdeci">@ SCC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00296">SIDefines.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_a19cafb2b98160d416f6b684843fc4989"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">llvm::AMDGPU::Exp::isSupportedTgtId</a></div><div class="ttdeci">bool isSupportedTgtId(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01132">AMDGPUBaseInfo.cpp:1132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_a333540371328c116d4991e147b390949"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#a333540371328c116d4991e147b390949">llvm::AMDGPU::Exp::ExpTgtInfo</a></div><div class="ttdeci">static constexpr ExpTgt ExpTgtInfo[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01089">AMDGPUBaseInfo.cpp:1089</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ab0fcd9e7a60a23a941500f531dcc0379"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">llvm::AMDGPU::Exp::getTgtName</a></div><div class="ttdeci">bool getTgtName(unsigned Id, StringRef &amp;Name, int &amp;Index)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01098">AMDGPUBaseInfo.cpp:1098</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_ac236558198da971873e571fa38d2b58a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">llvm::AMDGPU::Exp::getTgtId</a></div><div class="ttdeci">unsigned getTgtId(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01109">AMDGPUBaseInfo.cpp:1109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a2b937886b062f2746a310334f52c6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2b937886b062f2746a310334f52c6179">llvm::AMDGPU::Exp::ET_PARAM_MAX_IDX</a></div><div class="ttdeci">@ ET_PARAM_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00763">SIDefines.h:763</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a2f4f450132c7f1a5a8773ebd3fbc8e38"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a2f4f450132c7f1a5a8773ebd3fbc8e38">llvm::AMDGPU::Exp::ET_NULL</a></div><div class="ttdeci">@ ET_NULL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00749">SIDefines.h:749</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a3f125b615f9ce5c35545c3be2a0bdc01"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a3f125b615f9ce5c35545c3be2a0bdc01">llvm::AMDGPU::Exp::ET_PRIM_MAX_IDX</a></div><div class="ttdeci">@ ET_PRIM_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00760">SIDefines.h:760</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a45d5e746d6f7b53f0baf217b6c60daca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a45d5e746d6f7b53f0baf217b6c60daca">llvm::AMDGPU::Exp::ET_MRT0</a></div><div class="ttdeci">@ ET_MRT0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00746">SIDefines.h:746</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a4b89c8394d5ab3580d6d73e057d3bbb9">llvm::AMDGPU::Exp::ET_INVALID</a></div><div class="ttdeci">@ ET_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00765">SIDefines.h:765</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a5bf174e4118cb43e895fda34b8cbdb51">llvm::AMDGPU::Exp::ET_PRIM</a></div><div class="ttdeci">@ ET_PRIM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00754">SIDefines.h:754</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7120ea14ee1a2b75be3fcbbcf2cd238a">llvm::AMDGPU::Exp::ET_POS4</a></div><div class="ttdeci">@ ET_POS4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00752">SIDefines.h:752</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a7c0a3c890504a43343b5104f8c8fa576"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a7c0a3c890504a43343b5104f8c8fa576">llvm::AMDGPU::Exp::ET_MRT_MAX_IDX</a></div><div class="ttdeci">@ ET_MRT_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00761">SIDefines.h:761</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a819e373068289857bb1cef7f5b320c11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a819e373068289857bb1cef7f5b320c11">llvm::AMDGPU::Exp::ET_POS0</a></div><div class="ttdeci">@ ET_POS0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00750">SIDefines.h:750</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998aa8c987d72b2b9bfebb87da0cc8333e54"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998aa8c987d72b2b9bfebb87da0cc8333e54">llvm::AMDGPU::Exp::ET_MRTZ_MAX_IDX</a></div><div class="ttdeci">@ ET_MRTZ_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00759">SIDefines.h:759</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998ab7925f1cbfe3c4fc5464da6219815d2c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ab7925f1cbfe3c4fc5464da6219815d2c">llvm::AMDGPU::Exp::ET_MRTZ</a></div><div class="ttdeci">@ ET_MRTZ</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00748">SIDefines.h:748</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998ad54e3354f0aba668bbc7e074f1b6ed18"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ad54e3354f0aba668bbc7e074f1b6ed18">llvm::AMDGPU::Exp::ET_NULL_MAX_IDX</a></div><div class="ttdeci">@ ET_NULL_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00758">SIDefines.h:758</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998ae29f0a5af13d540be374ed945bda9e92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998ae29f0a5af13d540be374ed945bda9e92">llvm::AMDGPU::Exp::ET_POS_MAX_IDX</a></div><div class="ttdeci">@ ET_POS_MAX_IDX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00762">SIDefines.h:762</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998afe9e14fadada855231c900eecbea27f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998afe9e14fadada855231c900eecbea27f2">llvm::AMDGPU::Exp::ET_PARAM0</a></div><div class="ttdeci">@ ET_PARAM0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00755">SIDefines.h:755</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_a0963ad90c895ee3e4e6d9e463c2d2e23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumVGPRs</a></div><div class="ttdeci">constexpr char NumVGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumVGPRs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00260">AMDGPUMetadata.h:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_ab3ae015c304377afcbc3ae1ed54578e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumSGPRs</a></div><div class="ttdeci">constexpr char NumSGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumSGPRs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00258">AMDGPUMetadata.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1V3_html_ac4e0e65d7dfff70958660d11303022a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1V3.html#ac4e0e65d7dfff70958660d11303022a0">llvm::AMDGPU::HSAMD::V3::VersionMajor</a></div><div class="ttdeci">constexpr uint32_t VersionMajor</div><div class="ttdoc">HSA metadata major version.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00459">AMDGPUMetadata.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00362">SIDefines.h:362</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX9_</a></div><div class="ttdeci">@ ID_SYMBOLIC_FIRST_GFX9_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00373">SIDefines.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">llvm::AMDGPU::Hwreg::ID_SHIFT_</a></div><div class="ttdeci">@ ID_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00388">SIDefines.h:388</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">llvm::AMDGPU::Hwreg::ID_MASK_</a></div><div class="ttdeci">@ ID_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00391">SIDefines.h:390</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a69c9ccaee206f31e6607d864f38bcb07">llvm::AMDGPU::Hwreg::ID_UNKNOWN_</a></div><div class="ttdeci">@ ID_UNKNOWN_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00363">SIDefines.h:363</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">llvm::AMDGPU::Hwreg::ID_XNACK_MASK</a></div><div class="ttdeci">@ ID_XNACK_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00381">SIDefines.h:381</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a9ac41df8fa86e6fff54fd4d246ac5e41"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ac41df8fa86e6fff54fd4d246ac5e41">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX1030_</a></div><div class="ttdeci">@ ID_SYMBOLIC_FIRST_GFX1030_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00386">SIDefines.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">llvm::AMDGPU::Hwreg::ID_HW_ID</a></div><div class="ttdeci">@ ID_HW_ID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00368">SIDefines.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_</a></div><div class="ttdeci">@ ID_SYMBOLIC_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00387">SIDefines.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_</a></div><div class="ttdeci">@ ID_SYMBOLIC_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00364">SIDefines.h:364</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX10_</a></div><div class="ttdeci">@ ID_SYMBOLIC_FIRST_GFX10_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00375">SIDefines.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3">llvm::AMDGPU::Hwreg::ID_HW_ID1</a></div><div class="ttdeci">@ ID_HW_ID1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00382">SIDefines.h:382</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a">llvm::AMDGPU::Hwreg::ID_HW_ID2</a></div><div class="ttdeci">@ ID_HW_ID2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00383">SIDefines.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a13db0192b8871a705b4c9e56229ab8ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg</a></div><div class="ttdeci">static unsigned getLastSymbolicHwreg(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01021">AMDGPUBaseInfo.cpp:1021</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_</a></div><div class="ttdeci">@ WIDTH_M1_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00409">SIDefines.h:409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a></div><div class="ttdeci">@ WIDTH_M1_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00407">SIDefines.h:407</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a418d52dd6b09460dfbcee7063fe60e82"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a418d52dd6b09460dfbcee7063fe60e82">llvm::AMDGPU::Hwreg::IdSymbolic</a></div><div class="ttdeci">const char *const IdSymbolic[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00058">AMDGPUAsmUtils.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00393">SIDefines.h:393</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">llvm::AMDGPU::Hwreg::OFFSET_MASK_</a></div><div class="ttdeci">@ OFFSET_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00397">SIDefines.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a></div><div class="ttdeci">@ OFFSET_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00395">SIDefines.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00416">SIDefines.h:416</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a847f632e8de2b09521e5e9861ae3503f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a></div><div class="ttdeci">bool isValidHwregOffset(int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01051">AMDGPUBaseInfo.cpp:1051</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a8e769562ff1c9df9cbc0330f8df589b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a></div><div class="ttdeci">uint64_t encodeHwreg(uint64_t Id, uint64_t Offset, uint64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01059">AMDGPUBaseInfo.cpp:1059</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_aa78b630d1bc4436769105c87b8e6ffce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a></div><div class="ttdeci">bool isValidHwregWidth(int64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01055">AMDGPUBaseInfo.cpp:1055</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ab1bfaab621fcd45f55c6da4baa4fd4e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">llvm::AMDGPU::Hwreg::isValidHwreg</a></div><div class="ttdeci">bool isValidHwreg(int64_t Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01032">AMDGPUBaseInfo.cpp:1032</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_abf86e5162d54eb53fc2187397ded1786"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">llvm::AMDGPU::Hwreg::getHwregId</a></div><div class="ttdeci">int64_t getHwregId(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01013">AMDGPUBaseInfo.cpp:1013</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_ac973cf6ead9a91dde90f88333cf3d885"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a></div><div class="ttdeci">StringRef getHwreg(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01065">AMDGPUBaseInfo.cpp:1065</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_afd56d792a341cdace91959b9e34d5e24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a></div><div class="ttdeci">void decodeHwreg(unsigned Val, unsigned &amp;Id, unsigned &amp;Offset, unsigned &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01069">AMDGPUBaseInfo.cpp:1069</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a14accda22ecd133d48fa434165e690a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a></div><div class="ttdeci">unsigned getTotalNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00734">AMDGPUBaseInfo.cpp:734</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a170ce837300501b1468ea55b3e5081a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerEUForWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00584">AMDGPUBaseInfo.cpp:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a1e1747b3b393845d360d121fc2fc9223"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a></div><div class="ttdeci">unsigned getNumVGPRBlocks(const MCSubtargetInfo *STI, unsigned NumVGPRs, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00768">AMDGPUBaseInfo.cpp:768</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a20f21352639512a028b2297e3cba9094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00530">AMDGPUBaseInfo.cpp:530</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a2d0c61cd3e4d53626ffdb34031766f08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a></div><div class="ttdeci">unsigned getMaxWorkGroupsPerCU(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00559">AMDGPUBaseInfo.cpp:559</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a329b5f490df50f14bf5c359c0a01e99a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00594">AMDGPUBaseInfo.cpp:594</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a41a62eaa48728ca1d52dda5d0a9b08c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00575">AMDGPUBaseInfo.cpp:575</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4827353185cf1cc7bff9e44e818aa3a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00599">AMDGPUBaseInfo.cpp:599</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f0de0c1180aa2d8965d9cdddfde84a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a></div><div class="ttdeci">unsigned getNumExtraSGPRs(const MCSubtargetInfo *STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00670">AMDGPUBaseInfo.cpp:670</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f89565a53fec2d53160be82c292202e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a></div><div class="ttdeci">unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00613">AMDGPUBaseInfo.cpp:613</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a52dca8a795e8fc62e2ddb051101acbc8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a></div><div class="ttdeci">unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00722">AMDGPUBaseInfo.cpp:722</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6a404dcfcc397b46c1658356bbae054f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a></div><div class="ttdeci">unsigned getLocalMemorySize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00539">AMDGPUBaseInfo.cpp:539</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6fd9b23b6adf6877d2baba38030b77c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a></div><div class="ttdeci">unsigned getMinNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00748">AMDGPUBaseInfo.cpp:748</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a705a7512f5b23ec9b3bb19f032040285"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a></div><div class="ttdeci">unsigned getEUsPerCU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00548">AMDGPUBaseInfo.cpp:548</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a7baaa91927748c04ac388e82788a973d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a></div><div class="ttdeci">unsigned getAddressableNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00624">AMDGPUBaseInfo.cpp:624</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a842a99d2928e264423f0ac73b0910ec9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a></div><div class="ttdeci">unsigned getAddressableNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00742">AMDGPUBaseInfo.cpp:742</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8712096d79b8b76954f261f06351c34f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a></div><div class="ttdeci">unsigned getMinNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00636">AMDGPUBaseInfo.cpp:636</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a89316777d66cdd03ab0b656968165c68"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a89316777d66cdd03ab0b656968165c68">llvm::AMDGPU::IsaInfo::getTargetIDSettingFromFeatureString</a></div><div class="ttdeci">static TargetIDSetting getTargetIDSettingFromFeatureString(StringRef FeatureString)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00402">AMDGPUBaseInfo.cpp:402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8dd1efaf10bea58df5259c9a0c223d9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMinFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00590">AMDGPUBaseInfo.cpp:590</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a98803f3d3a9a7e50ad0f40bdf8cd8190"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU, bool Addressable)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00653">AMDGPUBaseInfo.cpp:653</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99d8e5747c69e74d27f050f13c4809b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a></div><div class="ttdeci">unsigned getNumSGPRBlocks(const MCSubtargetInfo *STI, unsigned NumSGPRs)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00701">AMDGPUBaseInfo.cpp:701</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99da801bb8854a35e3ae6d1d0a9f8232"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a></div><div class="ttdeci">unsigned getVGPRAllocGranule(const MCSubtargetInfo *STI, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00707">AMDGPUBaseInfo.cpp:707</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_a9a0082c7f646f15a4a1a7fe1bad0ec89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00571">AMDGPUBaseInfo.cpp:571</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_aa82573eec93913f61c5fe97062d60c7e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a></div><div class="ttdeci">unsigned getSGPRAllocGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00604">AMDGPUBaseInfo.cpp:604</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">llvm::AMDGPU::IsaInfo::TargetIDSetting</a></div><div class="ttdeci">TargetIDSetting</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00082">AMDGPUBaseInfo.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">llvm::AMDGPU::IsaInfo::TargetIDSetting::On</a></div><div class="ttdeci">@ On</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">llvm::AMDGPU::IsaInfo::TargetIDSetting::Unsupported</a></div><div class="ttdeci">@ Unsupported</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">llvm::AMDGPU::IsaInfo::TargetIDSetting::Off</a></div><div class="ttdeci">@ Off</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">llvm::AMDGPU::IsaInfo::TargetIDSetting::Any</a></div><div class="ttdeci">@ Any</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_ac865befe5b2563e7df0c82f5ff5ba5f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00759">AMDGPUBaseInfo.cpp:759</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_afa115ca7f99651afba3bfe69a82e05e0a29e2fa927ce0f8856b11d9a1c4926253"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afa115ca7f99651afba3bfe69a82e05e0a29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a></div><div class="ttdeci">@ TRAP_NUM_SGPRS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00080">AMDGPUBaseInfo.h:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_afa115ca7f99651afba3bfe69a82e05e0a5b5c7c0eaf47f7ad83186812ec4198b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afa115ca7f99651afba3bfe69a82e05e0a5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a></div><div class="ttdeci">@ FIXED_NUM_SGPRS_FOR_INIT_BUG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00078">AMDGPUBaseInfo.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1IsaInfo_html_afeb7e0bccf88c9d23d02454609eb431a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a></div><div class="ttdeci">unsigned getTotalNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00617">AMDGPUBaseInfo.cpp:617</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a0b88fbc0ea02b12f603f5eb6f0ba48b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a0b88fbc0ea02b12f603f5eb6f0ba48b3">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat</a></div><div class="ttdeci">int64_t getUnifiedFormat(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01199">AMDGPUBaseInfo.cpp:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca474d0c2c4819611b684c81005262bf8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca474d0c2c4819611b684c81005262bf8c">llvm::AMDGPU::MTBUFFormat::DFMT_MIN</a></div><div class="ttdeci">@ DFMT_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00464">SIDefines.h:464</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4ca6523540e869e65331060df57c9add409"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4ca6523540e869e65331060df57c9add409">llvm::AMDGPU::MTBUFFormat::DFMT_UNDEF</a></div><div class="ttdeci">@ DFMT_UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00467">SIDefines.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cab0f0bf3cb3cf2aac66c9d2574bbb38d0">llvm::AMDGPU::MTBUFFormat::DFMT_MASK</a></div><div class="ttdeci">@ DFMT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00472">SIDefines.h:471</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4cac45aafc770d4681d282f7beb40d4ad03">llvm::AMDGPU::MTBUFFormat::DFMT_MAX</a></div><div class="ttdeci">@ DFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00465">SIDefines.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a1639288a4e781b242be214c44eb42c4caecc9c6131a21ff4ca83e2a99ba39e45e">llvm::AMDGPU::MTBUFFormat::DFMT_SHIFT</a></div><div class="ttdeci">@ DFMT_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00470">SIDefines.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2521888c0029b6776056a5b8d18ec449"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding</a></div><div class="ttdeci">unsigned getDefaultFormatEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01228">AMDGPUBaseInfo.cpp:1228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a2bed352bba478bb0e666cff800288512"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2bed352bba478bb0e666cff800288512">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName</a></div><div class="ttdeci">StringRef getUnifiedFormatName(unsigned Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01207">AMDGPUBaseInfo.cpp:1207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a418b03b9f5c5591964bc1fa703b7334b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a418b03b9f5c5591964bc1fa703b7334b">llvm::AMDGPU::MTBUFFormat::DfmtSymbolic</a></div><div class="ttdeci">StringLiteral const DfmtSymbolic[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00095">AMDGPUAsmUtils.cpp:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a467182819cc42ccc1dafd8d99c67aa25"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat</a></div><div class="ttdeci">bool isValidUnifiedFormat(unsigned Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01211">AMDGPUBaseInfo.cpp:1211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5f">llvm::AMDGPU::MTBUFFormat::NumFormat</a></div><div class="ttdeci">NumFormat</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00474">SIDefines.h:474</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa236bdeff44903627faf337bd91ca344e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa236bdeff44903627faf337bd91ca344e">llvm::AMDGPU::MTBUFFormat::NFMT_UNDEF</a></div><div class="ttdeci">@ NFMT_UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00488">SIDefines.h:488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa40fc04b2a83e6656691a189c85e95ca7">llvm::AMDGPU::MTBUFFormat::NFMT_SHIFT</a></div><div class="ttdeci">@ NFMT_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00491">SIDefines.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa65e1d2bd51e7a5d4e9be81ba0c9c32bf">llvm::AMDGPU::MTBUFFormat::NFMT_MASK</a></div><div class="ttdeci">@ NFMT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00493">SIDefines.h:492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fa666d8c0c7a439fa8b46a5b6f43214466">llvm::AMDGPU::MTBUFFormat::NFMT_MAX</a></div><div class="ttdeci">@ NFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00486">SIDefines.h:486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5d70ded8d54418ba62fd42d38c15ad5fab708868c6257f96763180aff334c9cae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5d70ded8d54418ba62fd42d38c15ad5fab708868c6257f96763180aff334c9cae">llvm::AMDGPU::MTBUFFormat::NFMT_MIN</a></div><div class="ttdeci">@ NFMT_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00485">SIDefines.h:485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a5ee42390df5ca4d0d3997dec2087c787"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">llvm::AMDGPU::MTBUFFormat::isValidNfmt</a></div><div class="ttdeci">bool isValidNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01186">AMDGPUBaseInfo.cpp:1186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a6c3f1e747dddef88bd0f7d989695e84c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6c3f1e747dddef88bd0f7d989695e84c">llvm::AMDGPU::MTBUFFormat::NfmtSymbolicGFX10</a></div><div class="ttdeci">StringLiteral const NfmtSymbolicGFX10[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00114">AMDGPUAsmUtils.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a6fbd99328744480c520972e05455e3c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6fbd99328744480c520972e05455e3c1">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt</a></div><div class="ttdeci">int64_t convertDfmtNfmt2Ufmt(unsigned Dfmt, unsigned Nfmt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01215">AMDGPUBaseInfo.cpp:1215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a74cb545dd808a8d80b3cddf27234fe5c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt</a></div><div class="ttdeci">bool isValidDfmtNfmt(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01179">AMDGPUBaseInfo.cpp:1179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a8578e709d958ea749140a3b350137805"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">llvm::AMDGPU::MTBUFFormat::getDfmtName</a></div><div class="ttdeci">StringRef getDfmtName(unsigned Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01152">AMDGPUBaseInfo.cpp:1152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a88015128c26082c5c1eea1f93037b057"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88015128c26082c5c1eea1f93037b057">llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable</a></div><div class="ttdeci">static StringLiteral const  * getNfmtLookupTable(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01157">AMDGPUBaseInfo.cpp:1157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a88658310897a5ba8565bf1366213a307"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt</a></div><div class="ttdeci">int64_t encodeDfmtNfmt(unsigned Dfmt, unsigned Nfmt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01190">AMDGPUBaseInfo.cpp:1190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a973ca802266e3c92b435fb540be71c91a0dd1e270e143e4f1f45ee074260863d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a0dd1e270e143e4f1f45ee074260863d4">llvm::AMDGPU::MTBUFFormat::UFMT_UNDEF</a></div><div class="ttdeci">@ UFMT_UNDEF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00604">SIDefines.h:604</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a973ca802266e3c92b435fb540be71c91a553b6d26e6df5d1dc67fc7c027048228"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a553b6d26e6df5d1dc67fc7c027048228">llvm::AMDGPU::MTBUFFormat::UFMT_DEFAULT</a></div><div class="ttdeci">@ UFMT_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00606">SIDefines.h:605</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a973ca802266e3c92b435fb540be71c91a688d6c9e2664a2ab2324894907d51d43"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91a688d6c9e2664a2ab2324894907d51d43">llvm::AMDGPU::MTBUFFormat::UFMT_LAST</a></div><div class="ttdeci">@ UFMT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00600">SIDefines.h:600</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a973ca802266e3c92b435fb540be71c91ab3a1cd28cc7e61cd410a53a20af20625"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91ab3a1cd28cc7e61cd410a53a20af20625">llvm::AMDGPU::MTBUFFormat::UFMT_MAX</a></div><div class="ttdeci">@ UFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00602">SIDefines.h:602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a973ca802266e3c92b435fb540be71c91abfc446d628aa08b92a1c7ca587aff751"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a973ca802266e3c92b435fb540be71c91abfc446d628aa08b92a1c7ca587aff751">llvm::AMDGPU::MTBUFFormat::UFMT_FIRST</a></div><div class="ttdeci">@ UFMT_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00599">SIDefines.h:599</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_a9baeecd2eab704c91424cc7ef66b8feb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a9baeecd2eab704c91424cc7ef66b8feb">llvm::AMDGPU::MTBUFFormat::UfmtSymbolic</a></div><div class="ttdeci">StringLiteral const UfmtSymbolic[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00147">AMDGPUAsmUtils.cpp:147</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aa71ec16c7a2bb6aaeb19ca20d7cb7442"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding</a></div><div class="ttdeci">bool isValidFormatEncoding(unsigned Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01224">AMDGPUBaseInfo.cpp:1224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aadbb33a5e7684bfcb11a794b6baca824"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">llvm::AMDGPU::MTBUFFormat::getNfmtName</a></div><div class="ttdeci">StringRef getNfmtName(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01174">AMDGPUBaseInfo.cpp:1174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aaf9125002211d7393035edc3d1e206eea3b0b4a9c3db2e3d1f4c63833a4050b87"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eea3b0b4a9c3db2e3d1f4c63833a4050b87">llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_DEFAULT</a></div><div class="ttdeci">@ DFMT_NFMT_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00498">SIDefines.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_aaf9125002211d7393035edc3d1e206eeaa94afe5df355c40e0044cd4269e8ea11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aaf9125002211d7393035edc3d1e206eeaa94afe5df355c40e0044cd4269e8ea11">llvm::AMDGPU::MTBUFFormat::DFMT_NFMT_MAX</a></div><div class="ttdeci">@ DFMT_NFMT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00504">SIDefines.h:503</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ab36464ce766421e7bad5e73cc8804360"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ab36464ce766421e7bad5e73cc8804360">llvm::AMDGPU::MTBUFFormat::NfmtSymbolicVI</a></div><div class="ttdeci">StringLiteral const NfmtSymbolicVI[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00136">AMDGPUAsmUtils.cpp:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ab5b6eed2c392be5e4d5bc3c230ba8372"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ab5b6eed2c392be5e4d5bc3c230ba8372">llvm::AMDGPU::MTBUFFormat::NfmtSymbolicSICI</a></div><div class="ttdeci">StringLiteral const NfmtSymbolicSICI[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00125">AMDGPUAsmUtils.cpp:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ac4ceeee60ddf9662daddba7a110cd607"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">llvm::AMDGPU::MTBUFFormat::getNfmt</a></div><div class="ttdeci">int64_t getNfmt(const StringRef Name, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01165">AMDGPUBaseInfo.cpp:1165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ace425756e45dc13fdd4ee49616cbe202"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">llvm::AMDGPU::MTBUFFormat::getDfmt</a></div><div class="ttdeci">int64_t getDfmt(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01144">AMDGPUBaseInfo.cpp:1144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_ad25b521414e2a7706666d1b206f36134"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ad25b521414e2a7706666d1b206f36134">llvm::AMDGPU::MTBUFFormat::DfmtNfmt2UFmt</a></div><div class="ttdeci">unsigned const DfmtNfmt2UFmt[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00241">AMDGPUAsmUtils.cpp:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1MTBUFFormat_html_af9954d5857cbb4abc0e38c222b5ef43d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt</a></div><div class="ttdeci">void decodeDfmtNfmt(unsigned Format, unsigned &amp;Dfmt, unsigned &amp;Nfmt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01194">AMDGPUBaseInfo.cpp:1194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a0744afd08daff99b01fade7768d4902e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0744afd08daff99b01fade7768d4902e">llvm::AMDGPU::SendMsg::IdSymbolic</a></div><div class="ttdeci">const char *const IdSymbolic[ID_GAPS_LAST_]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00018">AMDGPUAsmUtils.cpp:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a0c141eeb27b318543ac938178c8e1e8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">llvm::AMDGPU::SendMsg::getMsgOpName</a></div><div class="ttdeci">StringRef getMsgOpName(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01310">AMDGPUBaseInfo.cpp:1310</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a18b32cda4aa104e7092cd79c9c234401"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a></div><div class="ttdeci">uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01352">AMDGPUBaseInfo.cpp:1352</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00348">SIDefines.h:348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">llvm::AMDGPU::SendMsg::STREAM_ID_LAST_</a></div><div class="ttdeci">@ STREAM_ID_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00351">SIDefines.h:351</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_</a></div><div class="ttdeci">@ STREAM_ID_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00353">SIDefines.h:353</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_</a></div><div class="ttdeci">@ STREAM_ID_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00352">SIDefines.h:352</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">llvm::AMDGPU::SendMsg::STREAM_ID_MASK_</a></div><div class="ttdeci">@ STREAM_ID_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00356">SIDefines.h:355</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">llvm::AMDGPU::SendMsg::STREAM_ID_NONE_</a></div><div class="ttdeci">@ STREAM_ID_NONE_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00349">SIDefines.h:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba292d000ab047ef8e8eec003e773a9a72"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba292d000ab047ef8e8eec003e773a9a72">llvm::AMDGPU::SendMsg::ID_HALT_WAVES</a></div><div class="ttdeci">@ ID_HALT_WAVES</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00311">SIDefines.h:311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">llvm::AMDGPU::SendMsg::ID_SYSMSG</a></div><div class="ttdeci">@ ID_SYSMSG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00317">SIDefines.h:317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">llvm::AMDGPU::SendMsg::ID_GAPS_LAST_</a></div><div class="ttdeci">@ ID_GAPS_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00318">SIDefines.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02">llvm::AMDGPU::SendMsg::ID_SHIFT_</a></div><div class="ttdeci">@ ID_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00320">SIDefines.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba6ad87210a2f0215e2422bad72cdaa0ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6ad87210a2f0215e2422bad72cdaa0ba">llvm::AMDGPU::SendMsg::ID_STALL_WAVE_GEN</a></div><div class="ttdeci">@ ID_STALL_WAVE_GEN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00310">SIDefines.h:310</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba6f7a1c7e87cb8d3136d11fcc96f8088e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba6f7a1c7e87cb8d3136d11fcc96f8088e">llvm::AMDGPU::SendMsg::ID_SAVEWAVE</a></div><div class="ttdeci">@ ID_SAVEWAVE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00309">SIDefines.h:309</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba774b47a3f5f10dcd9087edee73a0a3e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba774b47a3f5f10dcd9087edee73a0a3e6">llvm::AMDGPU::SendMsg::ID_EARLY_PRIM_DEALLOC</a></div><div class="ttdeci">@ ID_EARLY_PRIM_DEALLOC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00313">SIDefines.h:313</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4">llvm::AMDGPU::SendMsg::ID_MASK_</a></div><div class="ttdeci">@ ID_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00323">SIDefines.h:322</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">llvm::AMDGPU::SendMsg::ID_GET_DOORBELL</a></div><div class="ttdeci">@ ID_GET_DOORBELL</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00315">SIDefines.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaa09f34cfc7b832d86c3b500ac3ff2bcd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa09f34cfc7b832d86c3b500ac3ff2bcd">llvm::AMDGPU::SendMsg::ID_GET_DDID</a></div><div class="ttdeci">@ ID_GET_DDID</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00316">SIDefines.h:316</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_</a></div><div class="ttdeci">@ ID_GAPS_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00319">SIDefines.h:319</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d">llvm::AMDGPU::SendMsg::ID_UNKNOWN_</a></div><div class="ttdeci">@ ID_UNKNOWN_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00305">SIDefines.h:305</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">llvm::AMDGPU::SendMsg::ID_GS</a></div><div class="ttdeci">@ ID_GS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00307">SIDefines.h:307</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">llvm::AMDGPU::SendMsg::ID_GS_DONE</a></div><div class="ttdeci">@ ID_GS_DONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00308">SIDefines.h:308</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaf513d2cb71146b727194f694811ba5c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaf513d2cb71146b727194f694811ba5c8">llvm::AMDGPU::SendMsg::ID_ORDERED_PS_DONE</a></div><div class="ttdeci">@ ID_ORDERED_PS_DONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00312">SIDefines.h:312</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ</a></div><div class="ttdeci">@ ID_GS_ALLOC_REQ</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00314">SIDefines.h:314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a46f951dbda6688e8a86ba8d2ca98a104"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">llvm::AMDGPU::SendMsg::getMsgId</a></div><div class="ttdeci">int64_t getMsgId(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01242">AMDGPUBaseInfo.cpp:1242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a786cf48409e2aaae4ed20445baaa2654"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a></div><div class="ttdeci">int64_t getMsgOpId(int64_t MsgId, const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01278">AMDGPUBaseInfo.cpp:1278</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8424a6f78b49308427f2f2bc54efaeb5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8424a6f78b49308427f2f2bc54efaeb5">llvm::AMDGPU::SendMsg::OpGsSymbolic</a></div><div class="ttdeci">const char *const OpGsSymbolic[OP_GS_LAST_]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00046">AMDGPUAsmUtils.cpp:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">llvm::AMDGPU::SendMsg::OP_GS_NOP</a></div><div class="ttdeci">@ OP_GS_NOP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00333">SIDefines.h:333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">llvm::AMDGPU::SendMsg::OP_SYS_FIRST_</a></div><div class="ttdeci">@ OP_SYS_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00345">SIDefines.h:345</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">llvm::AMDGPU::SendMsg::OP_UNKNOWN_</a></div><div class="ttdeci">@ OP_UNKNOWN_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00326">SIDefines.h:326</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">llvm::AMDGPU::SendMsg::OP_NONE_</a></div><div class="ttdeci">@ OP_NONE_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00328">SIDefines.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">llvm::AMDGPU::SendMsg::OP_SHIFT_</a></div><div class="ttdeci">@ OP_SHIFT_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00327">SIDefines.h:327</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">llvm::AMDGPU::SendMsg::OP_SYS_LAST_</a></div><div class="ttdeci">@ OP_SYS_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00344">SIDefines.h:344</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">llvm::AMDGPU::SendMsg::OP_GS_LAST_</a></div><div class="ttdeci">@ OP_GS_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00337">SIDefines.h:337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">llvm::AMDGPU::SendMsg::OP_MASK_</a></div><div class="ttdeci">@ OP_MASK_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00331">SIDefines.h:331</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">llvm::AMDGPU::SendMsg::OP_GS_FIRST_</a></div><div class="ttdeci">@ OP_GS_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00338">SIDefines.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a86dc96b598fc9ba95c907742f806948c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">llvm::AMDGPU::SendMsg::isValidMsgStream</a></div><div class="ttdeci">bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01315">AMDGPUBaseInfo.cpp:1315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a9cfefd75f3bd9d50b30002aeee4befe0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">llvm::AMDGPU::SendMsg::isValidMsgId</a></div><div class="ttdeci">bool isValidMsgId(int64_t MsgId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01250">AMDGPUBaseInfo.cpp:1250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_aa5ba3ce3926fe3393e6b79ef3728cbc1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">llvm::AMDGPU::SendMsg::getMsgName</a></div><div class="ttdeci">StringRef getMsgName(int64_t MsgId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01273">AMDGPUBaseInfo.cpp:1273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ab517735e25ea7d55615efcb72f410d91"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">llvm::AMDGPU::SendMsg::decodeMsg</a></div><div class="ttdeci">void decodeMsg(unsigned Val, uint16_t &amp;MsgId, uint16_t &amp;OpId, uint16_t &amp;StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01343">AMDGPUBaseInfo.cpp:1343</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_acc36e53ef98fa0a300338be8830214e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#acc36e53ef98fa0a300338be8830214e6">llvm::AMDGPU::SendMsg::OpSysSymbolic</a></div><div class="ttdeci">const char *const OpSysSymbolic[OP_SYS_LAST_]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00038">AMDGPUAsmUtils.cpp:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ad625cf3c6650d45df86276f8672a88ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">llvm::AMDGPU::SendMsg::msgRequiresOp</a></div><div class="ttdeci">bool msgRequiresOp(int64_t MsgId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01335">AMDGPUBaseInfo.cpp:1335</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_adbb10f56f9659f287512e286ededa608"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">llvm::AMDGPU::SendMsg::isValidMsgOp</a></div><div class="ttdeci">bool isValidMsgOp(int64_t MsgId, int64_t OpId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01290">AMDGPUBaseInfo.cpp:1290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ae081bfd156ee8426026761c3c28005b6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">llvm::AMDGPU::SendMsg::msgSupportsStream</a></div><div class="ttdeci">bool msgSupportsStream(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01339">AMDGPUBaseInfo.cpp:1339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00232">SIDefines.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a00cd25f8d9ef48abfa9b651262d6c741"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a></div><div class="ttdeci">bool isGCN3Encoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01480">AMDGPUBaseInfo.cpp:1480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a03038e2ec3d91a361fbbb066e575de9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a></div><div class="ttdeci">bool isGFX10_BEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01488">AMDGPUBaseInfo.cpp:1488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01790">AMDGPUBaseInfo.cpp:1790</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b6787b5a5707dd03d00d305247873fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a></div><div class="ttdeci">unsigned getRegOperandSize(const MCRegisterInfo *MRI, const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Get size of register operand.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01740">AMDGPUBaseInfo.cpp:1740</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0d3e0a75774a86f6c8302eee2dfe1326"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a></div><div class="ttdeci">void decodeWaitcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned &amp;Vmcnt, unsigned &amp;Expcnt, unsigned &amp;Lgkmcnt)</div><div class="ttdoc">Decodes Vmcnt, Expcnt and Lgkmcnt from given Waitcnt for given isa Version, and writes decoded values...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00957">AMDGPUBaseInfo.cpp:957</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0fa106b93c4ca352414b24967b385e27"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a></div><div class="ttdeci">uint64_t convertSMRDOffsetUnits(const MCSubtargetInfo &amp;ST, uint64_t ByteOffset)</div><div class="ttdoc">Convert ByteOffset to dwords if the subtarget uses dword SMRD immediate offsets.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01901">AMDGPUBaseInfo.cpp:1901</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a11084c8c4a93e41ff07a332c505f5b46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a11084c8c4a93e41ff07a332c505f5b46">llvm::AMDGPU::hasSMRDSignedImmOffset</a></div><div class="ttdeci">static bool hasSMRDSignedImmOffset(const MCSubtargetInfo &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01879">AMDGPUBaseInfo.cpp:1879</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a138245e67e795c1b5314eb9847d2c2ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">llvm::AMDGPU::hasSMEMByteOffset</a></div><div class="ttdeci">static bool hasSMEMByteOffset(const MCSubtargetInfo &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01875">AMDGPUBaseInfo.cpp:1875</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a15e638c2c011a415eacb06cf4eea2cc4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">llvm::AMDGPU::isHsaAbiVersion2</a></div><div class="ttdeci">bool isHsaAbiVersion2(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00110">AMDGPUBaseInfo.cpp:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00149">AMDGPUBaseInfo.cpp:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a17fdd839fe8a33228f9a48fcb9016455"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">llvm::AMDGPU::isHsaAbiVersion5</a></div><div class="ttdeci">bool isHsaAbiVersion5(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00128">AMDGPUBaseInfo.cpp:128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a181d2e596332f4062206a62830426b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a></div><div class="ttdeci">bool getMTBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00260">AMDGPUBaseInfo.cpp:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1864fe2c262fc3ee74aad3ca3e7f70ea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">llvm::AMDGPU::isInlinableIntLiteralV216</a></div><div class="ttdeci">bool isInlinableIntLiteralV216(int32_t Literal)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01824">AMDGPUBaseInfo.cpp:1824</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">llvm::AMDGPU::isHsaAbiVersion4</a></div><div class="ttdeci">bool isHsaAbiVersion4(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00122">AMDGPUBaseInfo.cpp:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f8110d15ce3aad630ec2e52906226da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a></div><div class="ttdeci">bool isSISrcInlinableOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Does this operand support only inlinable literals?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01622">AMDGPUBaseInfo.cpp:1622</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a1f966c32e03bc8e84e63d3a6ea140e49"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, const GCNSubtarget *Subtarget, Align Alignment)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01951">AMDGPUBaseInfo.cpp:1951</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a21cbc76ff7fd60513dea122b45e00325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a></div><div class="ttdeci">bool shouldEmitConstantsToTextSection(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00862">AMDGPUBaseInfo.cpp:862</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2306fa749fc7ba1d3742d7a4b030934e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">llvm::AMDGPU::isHsaAbiVersion3</a></div><div class="ttdeci">bool isHsaAbiVersion3(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00116">AMDGPUBaseInfo.cpp:116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a23d9368d9915a85d5b54f9e0eda046dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a></div><div class="ttdeci">int getMTBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00250">AMDGPUBaseInfo.cpp:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a272fc2c1f64096529cd75dbf22890148"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a></div><div class="ttdeci">std::pair&lt; int, int &gt; getIntegerPairAttribute(const Function &amp;F, StringRef Name, std::pair&lt; int, int &gt; Default, bool OnlyFirstRequired)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00881">AMDGPUBaseInfo.cpp:881</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01474">AMDGPUBaseInfo.cpp:1474</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a298e739dde06173007b96fbd230a4c42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a></div><div class="ttdeci">void initDefaultAMDKernelCodeT(amd_kernel_code_t &amp;Header, const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00778">AMDGPUBaseInfo.cpp:778</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2f3aae596e814997a248deb911f898d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a></div><div class="ttdeci">unsigned mc2PseudoReg(unsigned Reg)</div><div class="ttdoc">Convert hardware register Reg to a pseudo register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01578">AMDGPUBaseInfo.cpp:1578</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a31057daf8cf5e502174f7864e9ff099f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedSignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01889">AMDGPUBaseInfo.cpp:1889</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a34bedf6819d66a1319b6509e6a0f14a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a></div><div class="ttdeci">int getIntegerAttribute(const Function &amp;F, StringRef Name, int Default)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00866">AMDGPUBaseInfo.cpp:866</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01450">AMDGPUBaseInfo.cpp:1450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a39e69d5fb3189d3fd8be51974c96d5be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01404">AMDGPUBaseInfo.cpp:1404</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a406d4769ffa44a11df136d3ccd08e873"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a></div><div class="ttdeci">bool getSMEMIsBuffer(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00305">AMDGPUBaseInfo.cpp:305</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a49897e4c6b2b01d68f4cc65cbb4e93e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a></div><div class="ttdeci">bool isGroupSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00848">AMDGPUBaseInfo.cpp:848</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4c450943f424116a9b6b9a3db451af6c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">llvm::AMDGPU::getIsaVersion</a></div><div class="ttdeci">IsaVersion getIsaVersion(StringRef GPU)</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8cpp_source.html#l00187">TargetParser.cpp:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d33ed416833f75e97045b3ce8380132"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a></div><div class="ttdeci">bool getMTBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00265">AMDGPUBaseInfo.cpp:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01631">AMDGPUBaseInfo.cpp:1631</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4db49adcedbc90eef2e5c105510f7811"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a></div><div class="ttdeci">bool hasXNACK(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01430">AMDGPUBaseInfo.cpp:1430</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a538a5f491696e8b8ef0987e3aaedbb37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a></div><div class="ttdeci">unsigned encodeWaitcnt(const IsaVersion &amp;Version, unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt)</div><div class="ttdoc">Encodes Vmcnt, Expcnt and Lgkmcnt into Waitcnt for given isa Version.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00994">AMDGPUBaseInfo.cpp:994</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00275">AMDGPUBaseInfo.cpp:275</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01400">AMDGPUBaseInfo.cpp:1400</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a58f60f9ac04e27846a67a951d920837e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a></div><div class="ttdeci">bool isSI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01454">AMDGPUBaseInfo.cpp:1454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5b6a1089ecf2f169db2202ce3340c17b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a></div><div class="ttdeci">bool isReadOnlySegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00856">AMDGPUBaseInfo.cpp:856</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5d7d70152f1d904df03f92ba26418387"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a></div><div class="ttdeci">bool isArgPassedInSGPR(const Argument *A)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01848">AMDGPUBaseInfo.cpp:1848</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5f0dcf0fee31f552637de794eef6696e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a></div><div class="ttdeci">int getMUBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00270">AMDGPUBaseInfo.cpp:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5fb6ac70a302c2950012a955ef7b1d6a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a></div><div class="ttdeci">unsigned decodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00952">AMDGPUBaseInfo.cpp:952</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a602bf9c2a80b4f1561e755b693886e25"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a></div><div class="ttdeci">unsigned getWaitcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00923">AMDGPUBaseInfo.cpp:923</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a613e1ffe13a3fd0effd5d299cb5b2665"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">llvm::AMDGPU::getVOP3IsSingle</a></div><div class="ttdeci">bool getVOP3IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00320">AMDGPUBaseInfo.cpp:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01466">AMDGPUBaseInfo.cpp:1466</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a62c58dd400c77cb89867c5bda62a140b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">llvm::AMDGPU::hasGFX10A16</a></div><div class="ttdeci">bool hasGFX10A16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01442">AMDGPUBaseInfo.cpp:1442</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a641c1e8816f4092890d4175640c3c759"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6426a76cde8500099fed57ff9beeace5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">llvm::AMDGPU::getVOP1IsSingle</a></div><div class="ttdeci">bool getVOP1IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00310">AMDGPUBaseInfo.cpp:310</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6429ba68eaedb58a49168faf19012fb2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2">llvm::AMDGPU::isDwordAligned</a></div><div class="ttdeci">static bool isDwordAligned(uint64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01897">AMDGPUBaseInfo.cpp:1897</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a65249b090745fad14294b652b417566b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">llvm::AMDGPU::isGFX10_AEncoding</a></div><div class="ttdeci">bool isGFX10_AEncoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01484">AMDGPUBaseInfo.cpp:1484</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a66b1de9355d54bba23d93f272e968829"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">llvm::AMDGPU::getHasColorExport</a></div><div class="ttdeci">bool getHasColorExport(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01370">AMDGPUBaseInfo.cpp:1370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a688f3c46ebc34c00ea80c22c15a0b0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a></div><div class="ttdeci">int getMTBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00240">AMDGPUBaseInfo.cpp:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6927ea03a5a90995645230645e0fbd89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">llvm::AMDGPU::isGFX90A</a></div><div class="ttdeci">bool isGFX90A(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01496">AMDGPUBaseInfo.cpp:1496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6ce57c75a70c3b721b00dede60435d7a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a></div><div class="ttdeci">bool hasSRAMECC(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01434">AMDGPUBaseInfo.cpp:1434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6ed491c31aa1929e6c3151b7ac201f9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">llvm::AMDGPU::getHasDepthExport</a></div><div class="ttdeci">bool getHasDepthExport(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01377">AMDGPUBaseInfo.cpp:1377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a723087d5f4635793f28b71ee6cdafecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a></div><div class="ttdeci">bool getMUBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00285">AMDGPUBaseInfo.cpp:285</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01764">AMDGPUBaseInfo.cpp:1764</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7b581c7318ec95ec6176a880d45a6f62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a></div><div class="ttdeci">unsigned getInitialPSInputAddr(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01366">AMDGPUBaseInfo.cpp:1366</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7d9da1d38203f7899139c8dedb15d97c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a></div><div class="ttdeci">unsigned encodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Expcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00983">AMDGPUBaseInfo.cpp:983</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Can this operand also contain immediate values?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01586">AMDGPUBaseInfo.cpp:1586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a80380f62f4cbf7ddccc3deaeb206f5e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01910">AMDGPUBaseInfo.cpp:1910</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a80c40a8423e8e22561da6f6215db9952"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getSMRDEncodedLiteralOffset32(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01927">AMDGPUBaseInfo.cpp:1927</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a84f97b2884502eab6b0196da9e29e178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a></div><div class="ttdeci">unsigned getVmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00906">AMDGPUBaseInfo.cpp:906</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8ab2011ec30da8a5edbd54bf0e498363"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a></div><div class="ttdeci">bool isIntrinsicSourceOfDivergence(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02037">AMDGPUBaseInfo.cpp:2037</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a901ba4ff66898215882da41143ddf69a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a></div><div class="ttdeci">LLVM_READNONE bool isInlinableIntLiteral(int64_t Literal)</div><div class="ttdoc">Is this literal inlinable, and not one of the values intended for floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00860">AMDGPUBaseInfo.h:860</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a906595c44094cbae6a0cca1b1a8b1304"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a></div><div class="ttdeci">unsigned getLgkmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00919">AMDGPUBaseInfo.cpp:919</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a938abb1637130185772f6e9d2b851841"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a></div><div class="ttdeci">bool isSGPR(unsigned Reg, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is Reg - scalar register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01504">AMDGPUBaseInfo.cpp:1504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9896067acfdb72b73caeb1ede75c9479"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a></div><div class="ttdeci">bool hasMIMG_R128(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01438">AMDGPUBaseInfo.cpp:1438</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a98f3297011ab8da601c7cce576c3353f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a></div><div class="ttdeci">bool hasGFX10_3Insts(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01492">AMDGPUBaseInfo.cpp:1492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9adcf3cabdbd72a34b34f13f2826314b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a></div><div class="ttdeci">bool hasG16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01446">AMDGPUBaseInfo.cpp:1446</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9af58a5d20f2215a00b675f34db92771"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a></div><div class="ttdeci">unsigned getAddrSizeMIMGOp(const MIMGBaseOpcodeInfo *BaseOpcode, const MIMGDimInfo *Dim, bool IsA16, bool IsG16Supported)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00169">AMDGPUBaseInfo.cpp:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9c26c5e0b091dffd780ac854e30a2d40"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a></div><div class="ttdeci">int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00245">AMDGPUBaseInfo.cpp:245</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa214c98bde27112b9cec6bc4e1dba715"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a></div><div class="ttdeci">unsigned getExpcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00915">AMDGPUBaseInfo.cpp:915</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa22d12557395f76722ef205293aa4a3c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">llvm::AMDGPU::hasArchitectedFlatScratch</a></div><div class="ttdeci">bool hasArchitectedFlatScratch(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01500">AMDGPUBaseInfo.cpp:1500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa303bfa4cd838f547ba84ab62cd93c95"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a></div><div class="ttdeci">bool getMUBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00295">AMDGPUBaseInfo.cpp:295</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa773b952c1097dcbb09e99bd4cd3b802"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a></div><div class="ttdeci">bool isSISrcFPOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this floating-point operand?</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01593">AMDGPUBaseInfo.cpp:1593</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01381">AMDGPUBaseInfo.cpp:1381</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa82d48493b4f356d9472ec4db9637954"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">llvm::AMDGPU::getNumFlatOffsetBits</a></div><div class="ttdeci">unsigned getNumFlatOffsetBits(const MCSubtargetInfo &amp;ST, bool Signed)</div><div class="ttdoc">For FLAT segment the offset must be positive; MSB is ignored and forced to zero.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01936">AMDGPUBaseInfo.cpp:1936</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01478">AMDGPUBaseInfo.cpp:1478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01566">AMDGPUBaseInfo.cpp:1566</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab3c030cff32b7d9d50fb47d37a1fcef6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a></div><div class="ttdeci">bool isGlobalSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00852">AMDGPUBaseInfo.cpp:852</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00189">SIDefines.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00153">SIDefines.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00164">SIDefines.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00154">SIDefines.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00181">SIDefines.h:181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdeci">@ OPERAND_SRC_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00194">SIDefines.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00150">SIDefines.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00149">SIDefines.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00166">SIDefines.h:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00180">SIDefines.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00177">SIDefines.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00178">SIDefines.h:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00148">SIDefines.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00188">SIDefines.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00163">SIDefines.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00165">SIDefines.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00156">SIDefines.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00179">SIDefines.h:179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP16</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00162">SIDefines.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP32</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00168">SIDefines.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdeci">@ OPERAND_SRC_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8c60862a609ee4c6f33be67afddd7f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">llvm::AMDGPU::isRegIntersect</a></div><div class="ttdeci">bool isRegIntersect(unsigned Reg0, unsigned Reg1, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is there any intersection between registers.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01511">AMDGPUBaseInfo.cpp:1511</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac081b93b5462f316ed0b76ff017205a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a></div><div class="ttdeci">bool isLegalSMRDEncodedUnsignedOffset(const MCSubtargetInfo &amp;ST, int64_t EncodedOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01883">AMDGPUBaseInfo.cpp:1883</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac251a1b5841022f34ff2791b1ce3b690"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01470">AMDGPUBaseInfo.cpp:1470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac95f41127d78da414e20eb091961726c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a></div><div class="ttdeci">unsigned encodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Vmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00972">AMDGPUBaseInfo.cpp:972</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac9ad1c3b2c132bb923532658442fa53d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a></div><div class="ttdeci">unsigned decodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00948">AMDGPUBaseInfo.cpp:948</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad079e8a6a0505ccce0ad2463d95aff73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00328">AMDGPUBaseInfo.cpp:328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad144bab75c70002b0b3227acf782ebc3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad144bab75c70002b0b3227acf782ebc3">llvm::AMDGPU::getMIMGBaseOpcode</a></div><div class="ttdeci">const MIMGBaseOpcodeInfo * getMIMGBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00156">AMDGPUBaseInfo.cpp:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad198ccff657f64471c12cc36d9aa1969"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a></div><div class="ttdeci">bool isVI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01462">AMDGPUBaseInfo.cpp:1462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad6c6b1894340016cee9e4b730ade8af6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">llvm::AMDGPU::getMUBUFIsBufferInv</a></div><div class="ttdeci">bool getMUBUFIsBufferInv(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00300">AMDGPUBaseInfo.cpp:300</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adbc6fa4787a787ac3af16941661fd4b5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">llvm::AMDGPU::isHsaAbiVersion3AndAbove</a></div><div class="ttdeci">bool isHsaAbiVersion3AndAbove(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00134">AMDGPUBaseInfo.cpp:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade135e9169df98a7457505a0ea5b6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a></div><div class="ttdeci">bool isCI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01458">AMDGPUBaseInfo.cpp:1458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ade75980e3c0b71d253a7381a15d8ed00"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a></div><div class="ttdeci">unsigned encodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Lgkmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00988">AMDGPUBaseInfo.cpp:988</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adf4bf704a730b8d3f9ce8497eddf5aee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a></div><div class="ttdeci">amdhsa::kernel_descriptor_t getDefaultAmdhsaKernelDescriptor(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00814">AMDGPUBaseInfo.cpp:814</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adfd7285a06455bb3bec2d36b57380849"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">llvm::AMDGPU::getVOP2IsSingle</a></div><div class="ttdeci">bool getVOP2IsSingle(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00315">AMDGPUBaseInfo.cpp:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae0aedd4d5c55b5e5e71effbb234624b0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a></div><div class="ttdeci">bool isInlinableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01809">AMDGPUBaseInfo.cpp:1809</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aeb7e711869d94366080bcf9e7b8b1382"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(unsigned Opc, unsigned NewChannels)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00161">AMDGPUBaseInfo.cpp:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aed806a7ba6b394b96bf0ab66d1238ed4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">llvm::AMDGPU::isModuleEntryFunctionCC</a></div><div class="ttdeci">bool isModuleEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01421">AMDGPUBaseInfo.cpp:1421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aee6b630ac15f65f731a072177d51207c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a></div><div class="ttdeci">bool getMTBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00255">AMDGPUBaseInfo.cpp:255</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aef5f5f2f99f041ac50a50e80446dd80c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a></div><div class="ttdeci">unsigned decodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00936">AMDGPUBaseInfo.cpp:936</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af37a742496910c789120ff65389400c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">llvm::AMDGPU::isFoldableLiteralV216</a></div><div class="ttdeci">bool isFoldableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01835">AMDGPUBaseInfo.cpp:1835</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01747">AMDGPUBaseInfo.cpp:1747</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af8ef23452a5c4ddf85e45cc9884ea3f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a></div><div class="ttdeci">int getMUBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00280">AMDGPUBaseInfo.cpp:280</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9b193879809ccd5812dd91ec719fa1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a></div><div class="ttdeci">const GcnBufferFormatInfo * getGcnBufferFormatInfo(uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02041">AMDGPUBaseInfo.cpp:2041</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9f05d3701d61f10054f263eec92da45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a></div><div class="ttdeci">bool isGraphics(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01396">AMDGPUBaseInfo.cpp:1396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afb16d1fe5a60fe67b48b1454352c9f74"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">llvm::AMDGPU::getHsaAbiVersion</a></div><div class="ttdeci">Optional&lt; uint8_t &gt; getHsaAbiVersion(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00091">AMDGPUBaseInfo.cpp:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_afd9dbd4307d57a7043f5412176674de4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a></div><div class="ttdeci">bool getMUBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00290">AMDGPUBaseInfo.cpp:290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa16c3e679fa61136bfeb3c5c9b7542d9f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa16c3e679fa61136bfeb3c5c9b7542d9f">llvm::CallingConv::AMDGPU_CS</a></div><div class="ttdeci">@ AMDGPU_CS</div><div class="ttdoc">Calling convention used for Mesa/AMDPAL compute shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00213">CallingConv.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdeci">@ AMDGPU_VS</div><div class="ttdoc">Calling convention used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (ve...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00204">CallingConv.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Calling convention for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00216">CallingConv.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa4f9824c54cfd32b3e38c01d5331f318b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa4f9824c54cfd32b3e38c01d5331f318b">llvm::CallingConv::AMDGPU_Gfx</a></div><div class="ttdeci">@ AMDGPU_Gfx</div><div class="ttdoc">Calling convention used for AMD graphics targets.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00250">CallingConv.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdeci">@ AMDGPU_HS</div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders).</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00223">CallingConv.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdeci">@ AMDGPU_GS</div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00207">CallingConv.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdeci">@ AMDGPU_PS</div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00210">CallingConv.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daa9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daa9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdeci">@ SPIR_KERNEL</div><div class="ttdoc">SPIR_KERNEL - Calling convention for SPIR kernel functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00152">CallingConv.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daad61318e853e529ac703f52a853efa1d1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daad61318e853e529ac703f52a853efa1d1">llvm::CallingConv::AMDGPU_ES</a></div><div class="ttdeci">@ AMDGPU_ES</div><div class="ttdoc">Calling convention used for AMDPAL shader stage before geometry shader if geometry is in use.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00236">CallingConv.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ae1ffefd8dfb26a9a58ee48e70ab987daaf2c5be679d7769a9f3e5e308f73a9ff8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ae1ffefd8dfb26a9a58ee48e70ab987daaf2c5be679d7769a9f3e5e308f73a9ff8">llvm::CallingConv::AMDGPU_LS</a></div><div class="ttdeci">@ AMDGPU_LS</div><div class="ttdoc">Calling convention used for AMDPAL vertex shader if tessellation is in use.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00231">CallingConv.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_a48e5b12c8fb0453b4a9db49ffd2dee5da31d5284f5d2fa2aeccc39819d63b0917"><div class="ttname"><a href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da31d5284f5d2fa2aeccc39819d63b0917">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V4</a></div><div class="ttdeci">@ ELFABIVERSION_AMDGPU_HSA_V4</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l00375">ELF.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_a48e5b12c8fb0453b4a9db49ffd2dee5da406e6a06bfc244916dd8221bcc3bc454"><div class="ttname"><a href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da406e6a06bfc244916dd8221bcc3bc454">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V5</a></div><div class="ttdeci">@ ELFABIVERSION_AMDGPU_HSA_V5</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l00377">ELF.h:376</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_a48e5b12c8fb0453b4a9db49ffd2dee5da826455591c0b7375b3933af9d024f24c"><div class="ttname"><a href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5da826455591c0b7375b3933af9d024f24c">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3</a></div><div class="ttdeci">@ ELFABIVERSION_AMDGPU_HSA_V3</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l00374">ELF.h:374</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ELF_html_a48e5b12c8fb0453b4a9db49ffd2dee5dacea4a00c0d2a14fc76b58f54ab1660d4"><div class="ttname"><a href="namespacellvm_1_1ELF.html#a48e5b12c8fb0453b4a9db49ffd2dee5dacea4a00c0d2a14fc76b58f54ab1660d4">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2</a></div><div class="ttdeci">@ ELFABIVERSION_AMDGPU_HSA_V2</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l00373">ELF.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1FPOpFusion_html_a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f"><div class="ttname"><a href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">llvm::FPOpFusion::Strict</a></div><div class="ttdeci">@ Strict</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00040">TargetOptions.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1GraphProgram_html_a0ad4685976f8c4d4a697a53fbe05d10b"><div class="ttname"><a href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">llvm::GraphProgram::Name</a></div><div class="ttdeci">Name</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00050">GraphWriter.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86AS_html_a4ba7a09902192dc65a6631a3cbcc3ed0a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#a4ba7a09902192dc65a6631a3cbcc3ed0a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdeci">@ FS</div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00188">X86.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a800ee702e4a80f2f578aac1f36e095f5afb824f28c63151b6dd4d1e1411aeab85"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a800ee702e4a80f2f578aac1f36e095f5afb824f28c63151b6dd4d1e1411aeab85">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a></div><div class="ttdeci">@ FLOAT_DENORM_MODE_FLUSH_NONE</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00063">AMDHSAKernelDescriptor.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00441">CommandLine.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9"><div class="ttname"><a href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a></div><div class="ttdeci">@ ZeroOrMore</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00120">CommandLine.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00143">CommandLine.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">/file This file defines the SmallVector class.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00022">AllocatorList.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00408">MathExtras.h:408</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0a516592563eb2b1d624821d400e9ed1"><div class="ttname"><a href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">llvm::isUInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 8 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00405">MathExtras.h:405</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1a14592c2ae220a319c7c85ee545c96f"><div class="ttname"><a href="namespacellvm.html#a1a14592c2ae220a319c7c85ee545c96f">llvm::divideCeil</a></div><div class="ttdeci">uint64_t divideCeil(uint64_t Numerator, uint64_t Denominator)</div><div class="ttdoc">Returns the integer ceil(Numerator / Denominator).</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00742">MathExtras.h:742</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1c07fedf398a07f6c0d9fe707bf855ad"><div class="ttname"><a href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">llvm::DoubleToBits</a></div><div class="ttdeci">uint64_t DoubleToBits(double Double)</div><div class="ttdoc">This function takes a double and returns the bit equivalent 64-bit integer.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00653">MathExtras.h:653</a></div></div>
<div class="ttc" id="anamespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00411">MathExtras.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00370">MathExtras.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdoc">This function takes a float and returns the bit equivalent 32-bit integer.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00663">MathExtras.h:663</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f2ca0e57f4f7b13f56f9aa16af3e0d"><div class="ttname"><a href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">llvm::min</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; min(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00357">FileCheck.cpp:357</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5ee0a415cf089775fd277550b257f74e"><div class="ttname"><a href="namespacellvm.html#a5ee0a415cf089775fd277550b257f74e">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APFixedPoint &amp;FX)</div><div class="ttdef"><b>Definition:</b> <a href="APFixedPoint_8h_source.html#l00230">APFixedPoint.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00024">None.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00143">Error.cpp:143</a></div></div>
<div class="ttc" id="anamespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00340">Alignment.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a7b5c68c90f85baaedaa854cc5002cc"><div class="ttname"><a href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">llvm::errs</a></div><div class="ttdeci">raw_fd_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00893">raw_ostream.cpp:893</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00148">Alignment.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::ReplacementType::Literal</a></div><div class="ttdeci">@ Literal</div></div>
<div class="ttc" id="anamespacellvm_html_ac3b7e007d72635d0f8c320a122f71947"><div class="ttname"><a href="namespacellvm.html#ac3b7e007d72635d0f8c320a122f71947">llvm::parseDenormalFPAttribute</a></div><div class="ttdeci">DenormalMode parseDenormalFPAttribute(StringRef Str)</div><div class="ttdoc">Returns the denormal mode to use for inputs and outputs.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00175">FloatingPointMode.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00753">MathExtras.h:753</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructamd__kernel__code__t_html"><div class="ttname"><a href="structamd__kernel__code__t.html">amd_kernel_code_t</a></div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t).</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00526">AMDKernelCodeT.h:526</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a12b6fd60f05bb2b48109c695d11e4b9c"><div class="ttname"><a href="structamd__kernel__code__t.html#a12b6fd60f05bb2b48109c695d11e4b9c">amd_kernel_code_t::amd_machine_version_minor</a></div><div class="ttdeci">uint16_t amd_machine_version_minor</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00531">AMDKernelCodeT.h:531</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a1776bdb052a121eea5af309942f9039c"><div class="ttname"><a href="structamd__kernel__code__t.html#a1776bdb052a121eea5af309942f9039c">amd_kernel_code_t::amd_machine_kind</a></div><div class="ttdeci">uint16_t amd_machine_kind</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00529">AMDKernelCodeT.h:529</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a2f1b54ed94c72f92b98e6c5a36413d0b"><div class="ttname"><a href="structamd__kernel__code__t.html#a2f1b54ed94c72f92b98e6c5a36413d0b">amd_kernel_code_t::group_segment_alignment</a></div><div class="ttdeci">uint8_t group_segment_alignment</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00635">AMDKernelCodeT.h:635</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a34a391217195263371f11ba2f8219479"><div class="ttname"><a href="structamd__kernel__code__t.html#a34a391217195263371f11ba2f8219479">amd_kernel_code_t::code_properties</a></div><div class="ttdeci">uint32_t code_properties</div><div class="ttdoc">Code properties.</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00562">AMDKernelCodeT.h:562</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a3f4bdeb2251ae4637ff3aa9ba109e48e"><div class="ttname"><a href="structamd__kernel__code__t.html#a3f4bdeb2251ae4637ff3aa9ba109e48e">amd_kernel_code_t::private_segment_alignment</a></div><div class="ttdeci">uint8_t private_segment_alignment</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00636">AMDKernelCodeT.h:636</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a69b3062747791cdac6a750dda916f69b"><div class="ttname"><a href="structamd__kernel__code__t.html#a69b3062747791cdac6a750dda916f69b">amd_kernel_code_t::amd_kernel_code_version_major</a></div><div class="ttdeci">uint32_t amd_kernel_code_version_major</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00527">AMDKernelCodeT.h:527</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a701ca94d346f682b471cb0648543e23e"><div class="ttname"><a href="structamd__kernel__code__t.html#a701ca94d346f682b471cb0648543e23e">amd_kernel_code_t::kernarg_segment_alignment</a></div><div class="ttdeci">uint8_t kernarg_segment_alignment</div><div class="ttdoc">The maximum byte alignment of variables used by the kernel in the specified memory segment.</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00634">AMDKernelCodeT.h:634</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a71c743526930a3412ac30725b307bd77"><div class="ttname"><a href="structamd__kernel__code__t.html#a71c743526930a3412ac30725b307bd77">amd_kernel_code_t::wavefront_size</a></div><div class="ttdeci">uint8_t wavefront_size</div><div class="ttdoc">Wavefront size expressed as a power of two.</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00643">AMDKernelCodeT.h:643</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a83a6743132dd0569a29101b5ea75ecc0"><div class="ttname"><a href="structamd__kernel__code__t.html#a83a6743132dd0569a29101b5ea75ecc0">amd_kernel_code_t::amd_machine_version_major</a></div><div class="ttdeci">uint16_t amd_machine_version_major</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00530">AMDKernelCodeT.h:530</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_a8d4f73b89b79246bd80c7e70ade9dcfd"><div class="ttname"><a href="structamd__kernel__code__t.html#a8d4f73b89b79246bd80c7e70ade9dcfd">amd_kernel_code_t::kernel_code_entry_byte_offset</a></div><div class="ttdeci">int64_t kernel_code_entry_byte_offset</div><div class="ttdoc">Byte offset (possibly negative) from start of amd_kernel_code_t object to kernel's entry point instru...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00544">AMDKernelCodeT.h:544</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_ab57d5ee699912ac205d90dbeefaa2407"><div class="ttname"><a href="structamd__kernel__code__t.html#ab57d5ee699912ac205d90dbeefaa2407">amd_kernel_code_t::call_convention</a></div><div class="ttdeci">int32_t call_convention</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00645">AMDKernelCodeT.h:645</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_ac32688254d6765473b622910e45dba0e"><div class="ttname"><a href="structamd__kernel__code__t.html#ac32688254d6765473b622910e45dba0e">amd_kernel_code_t::amd_machine_version_stepping</a></div><div class="ttdeci">uint16_t amd_machine_version_stepping</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00532">AMDKernelCodeT.h:532</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_af8a4325bdbe341cbe35667260d0cf612"><div class="ttname"><a href="structamd__kernel__code__t.html#af8a4325bdbe341cbe35667260d0cf612">amd_kernel_code_t::amd_kernel_code_version_minor</a></div><div class="ttdeci">uint32_t amd_kernel_code_version_minor</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00528">AMDKernelCodeT.h:528</a></div></div>
<div class="ttc" id="astructamd__kernel__code__t_html_afe887ee8071cec14eb579fdaba4e5fbf"><div class="ttname"><a href="structamd__kernel__code__t.html#afe887ee8071cec14eb579fdaba4e5fbf">amd_kernel_code_t::compute_pgm_resource_registers</a></div><div class="ttdeci">uint64_t compute_pgm_resource_registers</div><div class="ttdoc">Shader program settings for CS.</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00558">AMDKernelCodeT.h:558</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html">llvm::AMDGPU::Exp::ExpTgt</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt_html_a0ed684e60c25e9e4a06d9229f5be9b71"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#a0ed684e60c25e9e4a06d9229f5be9b71">llvm::AMDGPU::Exp::ExpTgt::Tgt</a></div><div class="ttdeci">unsigned Tgt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01085">AMDGPUBaseInfo.cpp:1085</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt_html_a6d87ec6a5c48800890ce7ff89caaabfc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#a6d87ec6a5c48800890ce7ff89caaabfc">llvm::AMDGPU::Exp::ExpTgt::Name</a></div><div class="ttdeci">StringLiteral Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01084">AMDGPUBaseInfo.cpp:1084</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt_html_aa1ae459d9d1c9c06eaa5f3b3962e6d40"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html#aa1ae459d9d1c9c06eaa5f3b3962e6d40">llvm::AMDGPU::Exp::ExpTgt::MaxIndex</a></div><div class="ttdeci">unsigned MaxIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01086">AMDGPUBaseInfo.cpp:1086</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00057">AMDGPUBaseInfo.h:57</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1IsaVersion_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html">llvm::AMDGPU::IsaVersion</a></div><div class="ttdoc">Instruction set architecture version.</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00106">TargetParser.h:106</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00284">AMDGPUBaseInfo.h:284</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a0adbb6ce25f3ffd10c57280e27cc2cd2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a></div><div class="ttdeci">bool Gradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00293">AMDGPUBaseInfo.h:293</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a28a103d56d5fd5dd97634d79c774e677"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a28a103d56d5fd5dd97634d79c774e677">llvm::AMDGPU::MIMGBaseOpcodeInfo::G16</a></div><div class="ttdeci">bool G16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00294">AMDGPUBaseInfo.h:294</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a6b7b54de13fab37e46a6aee073ff101f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a></div><div class="ttdeci">bool LodOrClampOrMip</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00296">AMDGPUBaseInfo.h:296</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a70ffab1206752dada12358c20e0cbfb5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a></div><div class="ttdeci">bool Coordinates</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00295">AMDGPUBaseInfo.h:295</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_aed9d22e06865e4b6c99b16e9731dd405"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a></div><div class="ttdeci">uint8_t NumExtraArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00292">AMDGPUBaseInfo.h:292</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00308">AMDGPUBaseInfo.h:308</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a116a4083ecfd14f2d8c4e79d8bf9944a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">llvm::AMDGPU::MIMGDimInfo::NumCoords</a></div><div class="ttdeci">uint8_t NumCoords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00310">AMDGPUBaseInfo.h:310</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a500a440f5ad12b5a95e9bf4c5bfc9401"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">llvm::AMDGPU::MIMGDimInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00311">AMDGPUBaseInfo.h:311</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00379">AMDGPUBaseInfo.h:379</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a4329e8b5b79e5905cf638e7e5e278734"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">llvm::AMDGPU::MIMGInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00381">AMDGPUBaseInfo.h:381</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a5779a9eb60048bf4ff930445561e64d1"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">llvm::AMDGPU::MIMGInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00380">AMDGPUBaseInfo.h:380</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a85602257219e604394ae8ca11229da08"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">llvm::AMDGPU::MIMGInfo::VAddrDwords</a></div><div class="ttdeci">uint8_t VAddrDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00384">AMDGPUBaseInfo.h:384</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html_a90dbb771e48583f0ab7ae9debe31bc89"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a></div><div class="ttdeci">uint8_t MIMGEncoding</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00382">AMDGPUBaseInfo.h:382</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MTBUFInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">llvm::AMDGPU::MTBUFInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00207">AMDGPUBaseInfo.cpp:207</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MTBUFInfo_html_a348095ab29523725f0cc99b5ffbb38c8"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a348095ab29523725f0cc99b5ffbb38c8">llvm::AMDGPU::MTBUFInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00209">AMDGPUBaseInfo.cpp:209</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MTBUFInfo_html_a49959547b1d880d201dfbcb823af4ebf"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a49959547b1d880d201dfbcb823af4ebf">llvm::AMDGPU::MTBUFInfo::has_srsrc</a></div><div class="ttdeci">bool has_srsrc</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00212">AMDGPUBaseInfo.cpp:212</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MTBUFInfo_html_a4eb60cf48b04e699f5f793073c1f9cbe"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a4eb60cf48b04e699f5f793073c1f9cbe">llvm::AMDGPU::MTBUFInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00208">AMDGPUBaseInfo.cpp:208</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MTBUFInfo_html_a84d3d432d4debdc912d0971c3f51cb99"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a84d3d432d4debdc912d0971c3f51cb99">llvm::AMDGPU::MTBUFInfo::has_vaddr</a></div><div class="ttdeci">bool has_vaddr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00211">AMDGPUBaseInfo.cpp:211</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MTBUFInfo_html_a949f6ded07180909656cb198e5668ef1"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a949f6ded07180909656cb198e5668ef1">llvm::AMDGPU::MTBUFInfo::elements</a></div><div class="ttdeci">uint8_t elements</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00210">AMDGPUBaseInfo.cpp:210</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MTBUFInfo_html_ac99e8aebdd18a3ee95a483f92ab963cf"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#ac99e8aebdd18a3ee95a483f92ab963cf">llvm::AMDGPU::MTBUFInfo::has_soffset</a></div><div class="ttdeci">bool has_soffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00213">AMDGPUBaseInfo.cpp:213</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">llvm::AMDGPU::MUBUFInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00197">AMDGPUBaseInfo.cpp:197</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html_a06bf6ea904e159d20a312e8f043f1290"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a06bf6ea904e159d20a312e8f043f1290">llvm::AMDGPU::MUBUFInfo::IsBufferInv</a></div><div class="ttdeci">bool IsBufferInv</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00204">AMDGPUBaseInfo.cpp:204</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html_a2004b0021ec1f3879174fc8911604d5b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a2004b0021ec1f3879174fc8911604d5b">llvm::AMDGPU::MUBUFInfo::has_srsrc</a></div><div class="ttdeci">bool has_srsrc</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00202">AMDGPUBaseInfo.cpp:202</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html_a283d6ab840ad1ba3194604452efdafc3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">llvm::AMDGPU::MUBUFInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00198">AMDGPUBaseInfo.cpp:198</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html_a3202f5eb1675b1a1a1e66f6856d4e5c4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a3202f5eb1675b1a1a1e66f6856d4e5c4">llvm::AMDGPU::MUBUFInfo::elements</a></div><div class="ttdeci">uint8_t elements</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00200">AMDGPUBaseInfo.cpp:200</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html_a7a2b1be112e7c048ecad1412577da271"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a7a2b1be112e7c048ecad1412577da271">llvm::AMDGPU::MUBUFInfo::has_soffset</a></div><div class="ttdeci">bool has_soffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00203">AMDGPUBaseInfo.cpp:203</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html_aa5e33ab8b158fec450c33071cc86f826"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#aa5e33ab8b158fec450c33071cc86f826">llvm::AMDGPU::MUBUFInfo::has_vaddr</a></div><div class="ttdeci">bool has_vaddr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00201">AMDGPUBaseInfo.cpp:201</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MUBUFInfo_html_ac6fe5d86d211d1df6a171c3941817155"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#ac6fe5d86d211d1df6a171c3941817155">llvm::AMDGPU::MUBUFInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00199">AMDGPUBaseInfo.cpp:199</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00940">AMDGPUBaseInfo.h:940</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a10ff3623163fd8a485b7d350f9617343"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a10ff3623163fd8a485b7d350f9617343">llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals</a></div><div class="ttdeci">bool FP32InputDenormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00948">AMDGPUBaseInfo.h:948</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a51007be6be1ef9dfe8e094f67ea3bdf7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults</a></div><div class="ttdeci">SIModeRegisterDefaults()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00956">AMDGPUBaseInfo.h:956</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a52fafedccdcc6384282a94d226f7150e"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a52fafedccdcc6384282a94d226f7150e">llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals</a></div><div class="ttdeci">bool FP32OutputDenormals</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00949">AMDGPUBaseInfo.h:949</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a60815a772a23fdd5c0bb05dfaaf015a4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a60815a772a23fdd5c0bb05dfaaf015a4">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals</a></div><div class="ttdeci">bool FP64FP16OutputDenormals</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00954">AMDGPUBaseInfo.h:954</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_abe833a679a06403df070be07f8acf93b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#abe833a679a06403df070be07f8acf93b">llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv</a></div><div class="ttdeci">static SIModeRegisterDefaults getDefaultForCallingConv(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00966">AMDGPUBaseInfo.h:966</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad261de8c9788fcacfda7ea1b58820aee"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00944">AMDGPUBaseInfo.h:944</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_af6369220093c23b778c9251bbf74203e"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#af6369220093c23b778c9251bbf74203e">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals</a></div><div class="ttdeci">bool FP64FP16InputDenormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00953">AMDGPUBaseInfo.h:953</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SMInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SMInfo.html">llvm::AMDGPU::SMInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00216">AMDGPUBaseInfo.cpp:216</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SMInfo_html_a5b99e8256c94caaf5b997c035ca3e6b9"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SMInfo.html#a5b99e8256c94caaf5b997c035ca3e6b9">llvm::AMDGPU::SMInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00217">AMDGPUBaseInfo.cpp:217</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1SMInfo_html_aa5cbb6600b1e35cc32e0826a6169a541"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SMInfo.html#aa5cbb6600b1e35cc32e0826a6169a541">llvm::AMDGPU::SMInfo::IsBuffer</a></div><div class="ttdeci">bool IsBuffer</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00218">AMDGPUBaseInfo.cpp:218</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1VOPInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1VOPInfo.html">llvm::AMDGPU::VOPInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00221">AMDGPUBaseInfo.cpp:221</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1VOPInfo_html_a2cc5a3bef6782e183cab3eb6a29571f7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1VOPInfo.html#a2cc5a3bef6782e183cab3eb6a29571f7">llvm::AMDGPU::VOPInfo::IsSingle</a></div><div class="ttdeci">bool IsSingle</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00223">AMDGPUBaseInfo.cpp:223</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1VOPInfo_html_a5f9370666c3cb0d884af33c95d9feb0f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1VOPInfo.html#a5f9370666c3cb0d884af33c95d9feb0f">llvm::AMDGPU::VOPInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00222">AMDGPUBaseInfo.cpp:222</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></div><div class="ttdoc">Represents the counter values to wait for in an s_waitcnt instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00493">AMDGPUBaseInfo.h:493</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a0ba828f2b59dbcb07106063c09d66fda"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">llvm::AMDGPU::Waitcnt::ExpCnt</a></div><div class="ttdeci">unsigned ExpCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00495">AMDGPUBaseInfo.h:495</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_a49bff4908daae259709685d4bbf1a4dc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">llvm::AMDGPU::Waitcnt::LgkmCnt</a></div><div class="ttdeci">unsigned LgkmCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00496">AMDGPUBaseInfo.h:496</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1Waitcnt_html_aef8cc873f32a01d3ad1f742193977561"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">llvm::AMDGPU::Waitcnt::VmCnt</a></div><div class="ttdeci">unsigned VmCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00494">AMDGPUBaseInfo.h:494</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html_a80735739b49cf97a491922c8f9af2cc1"><div class="ttname"><a href="structllvm_1_1Align.html#a80735739b49cf97a491922c8f9af2cc1">llvm::Align::value</a></div><div class="ttdeci">uint64_t value() const</div><div class="ttdoc">This is a hole in the type system and should not be abused.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00085">Alignment.h:85</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html"><div class="ttname"><a href="structllvm_1_1DenormalMode.html">llvm::DenormalMode</a></div><div class="ttdoc">Represent subnormal handling kind for floating point instruction inputs and outputs.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00068">FloatingPointMode.h:68</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a1b79f1995991b0a757a4d04969c3717f"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a1b79f1995991b0a757a4d04969c3717f">llvm::DenormalMode::Input</a></div><div class="ttdeci">DenormalModeKind Input</div><div class="ttdoc">Denormal treatment kind for floating point instruction inputs in the default floating-point environme...</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00091">FloatingPointMode.h:91</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#a29b26e3ae30f3f6ec4106ff181282893ad6fd23eb0b98a2d4551582753191b6da">llvm::DenormalMode::IEEE</a></div><div class="ttdeci">@ IEEE</div><div class="ttdoc">IEEE-754 denormal numbers preserved.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00075">FloatingPointMode.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html_aa1be940c9e7d0c7ed20dfdaf5731b082"><div class="ttname"><a href="structllvm_1_1DenormalMode.html#aa1be940c9e7d0c7ed20dfdaf5731b082">llvm::DenormalMode::Output</a></div><div class="ttdeci">DenormalModeKind Output</div><div class="ttdoc">Denormal flushing mode for floating point instruction results in the default floating point environme...</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00086">FloatingPointMode.h:86</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00165">AMDHSAKernelDescriptor.h:165</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a45ff565a0f5dc2633706650c4e8562bc"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc1</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00173">AMDHSAKernelDescriptor.h:173</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa430b22aeafbae06973a9f97d990d16a"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc2</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00174">AMDHSAKernelDescriptor.h:174</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa91c506e6598736498d581465891a9c6"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">llvm::amdhsa::kernel_descriptor_t::kernel_code_properties</a></div><div class="ttdeci">uint16_t kernel_code_properties</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00175">AMDHSAKernelDescriptor.h:175</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_ad767468e753de6709622353722e6fee4"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc3</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00172">AMDHSAKernelDescriptor.h:172</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00412">CommandLine.h:412</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Mar 25 2022 16:28:21 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
