<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"  
  "http://www.w3.org/TR/html4/loose.dtd">  
<html > 
<head><title></title> 
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1"> 
<meta name="generator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> 
<meta name="originator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> 
<!-- html --> 
<meta name="src" content="dnk-2015-cv.tex"> 
<meta name="date" content="2015-01-21 13:39:00"> 
<link rel="stylesheet" type="text/css" href="dnk-2015-cv.css"> 
</head><body 
>
<div class="resume"> <div class="linename"><span 
class="cmbx-12">DANG Nam Khanh </span></div><hr />
<table class="section"><tr><td class="section">
<a 
 id="x1-10000"></a><span 
class="cmcsc-10">P<span 
class="small-caps">e</span><span 
class="small-caps">r</span><span 
class="small-caps">s</span><span 
class="small-caps">o</span><span 
class="small-caps">n</span><span 
class="small-caps">a</span><span 
class="small-caps">l</span> I<span 
class="small-caps">n</span><span 
class="small-caps">f</span><span 
class="small-caps">o</span><span 
class="small-caps">r</span><span 
class="small-caps">m</span><span 
class="small-caps">a</span><span 
class="small-caps">t</span><span 
class="small-caps">i</span><span 
class="small-caps">o</span><span 
class="small-caps">n</span></span></td><td class="section-body">
<div class="tabular"> <table id="TBL-1" class="tabular" 
cellspacing="0" cellpadding="0"  
><colgroup id="TBL-1-1g"><col 
id="TBL-1-1"><col 
id="TBL-1-2"></colgroup><tr  
 style="vertical-align:baseline;" id="TBL-1-1-"><td  style="white-space:wrap; text-align:left;" id="TBL-1-1-1"  
class="td01"><!--l. 35--><p class="noindent" >First name: <span 
class="cmbx-10">Khanh</span>                                                     </td><td  style="white-space:wrap; text-align:left;" id="TBL-1-1-2"  
class="td11"><!--l. 35--><p class="noindent" >Last name: <span 
class="cmbx-10">Dang</span>                                    </td>
</tr><tr  
 style="vertical-align:baseline;" id="TBL-1-2-"><td  style="white-space:wrap; text-align:left;" id="TBL-1-2-1"  
class="td01"><!--l. 36--><p class="noindent" >Birthday: 09<sup><span 
class="cmmi-7">th</span></sup> April 1989                                                      </td><td  style="white-space:wrap; text-align:left;" id="TBL-1-2-2"  
class="td11"><!--l. 36--><p class="noindent" >Gender: Male                                               </td>
</tr><tr  
 style="vertical-align:baseline;" id="TBL-1-3-"><td  style="white-space:wrap; text-align:left;" id="TBL-1-3-1"  
class="td01"><!--l. 37--><p class="noindent" >Nationality: Vietnam                                                            </td><td  style="white-space:wrap; text-align:left;" id="TBL-1-3-2"  
class="td11"><!--l. 37--><p class="noindent" ><span 
class="cmti-10">Mobile: </span>(+81) 50 3699 4576                             </td>
</tr><tr  
 style="vertical-align:baseline;" id="TBL-1-4-"><td  style="white-space:wrap; text-align:left;" id="TBL-1-4-1"  
class="td01"><!--l. 38--><p class="noindent" >Address: Adaptive System Laboratory,                                     </td><td  style="white-space:wrap; text-align:left;" id="TBL-1-4-2"  
class="td11"><!--l. 38--><p class="noindent" ><span 
class="cmti-10">E-mail: </span><a 
href="mailto:dnk0904@gmail.com" >dnk0904@gmail.com</a>                            </td>
</tr><tr  
 style="vertical-align:baseline;" id="TBL-1-5-"><td  style="white-space:wrap; text-align:left;" id="TBL-1-5-1"  
class="td01"><!--l. 39--><p class="noindent" >University of Aizu, Aizu-Wakamatsu, Fukushima, JAPAN            </td><td  style="white-space:wrap; text-align:left;" id="TBL-1-5-2"  
class="td11">                                         </td>
</tr><tr  
 style="vertical-align:baseline;" id="TBL-1-6-"><td  style="white-space:wrap; text-align:left;" id="TBL-1-6-1"  
class="td01"><!--l. 40--><p class="noindent" >Website: <a 
href="http://dangnamkhanh.com" class="url" ><span 
class="cmtt-10">http://dangnamkhanh.com</span></a>                         </td>
</tr><tr  
 style="vertical-align:baseline;" id="TBL-1-7-"><td  style="white-space:wrap; text-align:left;" id="TBL-1-7-1"  
class="td01">                                                        </td>
</tr></table></div>
</td></tr></table>
<table class="section"><tr><td class="section">
<a 
 id="x1-20000"></a><span 
class="cmcsc-10">R<span 
class="small-caps">e</span><span 
class="small-caps">s</span><span 
class="small-caps">e</span><span 
class="small-caps">a</span><span 
class="small-caps">r</span><span 
class="small-caps">c</span><span 
class="small-caps">h</span> I<span 
class="small-caps">n</span><span 
class="small-caps">t</span><span 
class="small-caps">e</span><span 
class="small-caps">r</span><span 
class="small-caps">e</span><span 
class="small-caps">s</span><span 
class="small-caps">t</span><span 
class="small-caps">s</span></span></td><td class="section-body">
<!--l. 45--><p class="noindent" >ASIC/FPGA design, digital signal processing, video compression, on-chip communication,
hardware-software co-design.
</td></tr></table>
<table class="section"><tr><td class="section">
<a 
 id="x1-30000"></a><span 
class="cmcsc-10">E<span 
class="small-caps">d</span><span 
class="small-caps">u</span><span 
class="small-caps">c</span><span 
class="small-caps">a</span><span 
class="small-caps">t</span><span 
class="small-caps">i</span><span 
class="small-caps">o</span><span 
class="small-caps">n</span></span></td><td class="section-body">
<!--l. 49--><p class="noindent" ><span 
class="cmbx-10">University of Aizu</span><br 
class="newline" /><span 
class="cmti-10">Department of Computer Engineering</span>
   <dl class="list1"><dt class="list">
   </dt><dd 
class="list">
   <!--l. 53--><p class="noindent" ><span 
class="cmti-10">PhD Program                                                                                      </span><span 
class="cmbx-10">Oct 2014 -</span>
   <span 
class="cmbx-10">Now</span>
       <dl class="list2"><dt class="list">
    <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
    <!--l. 57--><p class="noindent" >PhD  Theme:  &#8220;Reliable  Many-core  3D-NoC  Processor  Targeted  for  Real-Time  Vision
        Applications&#8221;
        </dd><dt class="list">
     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
    <!--l. 58--><p class="noindent" >Advisor: Prof. Ben Abdallah, Abderazek
        </dd><dt class="list">
     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
    <!--l. 59--><p class="noindent" >Advisor: Assoc. Prof. Xuan-Tu Tran</dd></dl>
    </dd></dl>
<!--l. 66--><p class="noindent" ><span 
class="cmbx-10">University of Paris XI</span><br 
class="newline" />   <dl class="list1"><dt class="list">
   </dt><dd 
class="list">
                                                                                                                                   
                                                                                                                                   
                    <!--l. 70--><p class="noindent" ><span 
class="cmti-10">M.Sc. Information, Systems and Technology                                          </span><span 
class="cmbx-10">Dec 2011 - Mar</span>
                    <span 
class="cmbx-10">2013</span>
                       <dl class="list2"><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 73--><p class="noindent" >Grade: 14.0/20
                       </dd><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 74--><p class="noindent" >Graduation Thesis: &#8220;An Efficient VLSI design of H.264/AVC Inter-Prediction&#8221;
                       </dd><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 75--><p class="noindent" >Advisor: Asoc. Prof. Xuan-Tu Tran
                       </dd><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 76--><p class="noindent" >Description:   Thesis   proposes   an   efficient   architecture   of   Main   Profile   H.264/AVC
                       Inter-Prediction as a part of VENGME Project. This architecture supports variable block-size,
                       bi-predictive and full-fractional motion estimation. Proposed design applies three main key
                       ideas: full-search algorithm, bandwidth efficiency technique and pipeline coding flow. Proposal
                       is designed in VHDL, verified and implemented in 180 <span 
class="cmmi-10">nm </span>CMOS technology.</dd></dl>
                    </dd></dl>
                  <!--l. 81--><p class="noindent" ><span 
class="cmbx-10">University of Engineering and Technology, Vietnam National University</span>, Hanoi,
                  Vietnam<br 
class="newline" />
                    <dl class="list1"><dt class="list">
                    </dt><dd 
class="list">
                    <!--l. 84--><p class="noindent" > <span 
class="cmti-10">B.Sc., Electronics and Telecommunication                                            </span><span 
class="cmbx-10">Sep 2007 - Jun</span>
                    <span 
class="cmbx-10">2011</span>
                       <dl class="list2"><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 87--><p class="noindent" >Grade: 2.96/4.0
                       </dd><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 88--><p class="noindent" >Graduation Thesis: &#8220;Design and implementation of a Re-configurable Router for On-chip
                       Networks&#8221;
                       </dd><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 89--><p class="noindent" >Advisor: Asoc. Prof. Xuan-Tu Tran
                       </dd><dt class="list">
                     <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                       <!--l. 90--><p class="noindent" >Description: Thesis aim to propose re-configurable router for NoC with two steps. First step,
                       the normal router is built for wormhole 2D-Mesh topology Network-on-Chip model. Second
                       step, a by-pass method for router is proposed to avoid router errors. Both of normal and
                       reconfigurable router are designed in VHDL, verified and implemented in FPGA. The normal
                       router model is presented in ICDV 2011.</dd></dl>
                    </dd></dl>
                  </td></tr></table>
                  <table class="section"><tr><td class="section">
                  <a 
 id="x1-40000"></a><span 
class="cmcsc-10">A<span 
class="small-caps">c</span><span 
class="small-caps">a</span><span 
class="small-caps">d</span><span 
class="small-caps">e</span><span 
class="small-caps">m</span><span 
class="small-caps">i</span><span 
class="small-caps">c</span> E<span 
class="small-caps">x</span><span 
class="small-caps">p</span><span 
class="small-caps">e</span><span 
class="small-caps">r</span><span 
class="small-caps">i</span><span 
class="small-caps">e</span><span 
class="small-caps">n</span><span 
class="small-caps">c</span><span 
class="small-caps">e</span></span></td><td class="section-body">
                  <!--l. 107--><p class="noindent" ><span 
class="cmbx-10">The University of Aizu</span>, Aizu-Wakamatsu, Fukushima, Japan
                                                                                                                                                    
                                                                                                                                                    
                  <!--l. 109--><p class="noindent" ><span 
class="cmti-10">Research Assistantship                                                                              </span><span 
class="cmbx-10">Oct. 2014 -</span>
                  <span 
class="cmbx-10">present</span><br 
class="newline" /> Join Adaptive System Laboratory to research PhD theme.
                  <!--l. 114--><p class="noindent" ><span 
class="cmbx-10">University of Engineering and Technology, Vietnam National University</span>, Hanoi,
                  Vietnam
                  <!--l. 117--><p class="noindent" ><span 
class="cmti-10">R&amp;D Engineer                                                                                 </span><span 
class="cmbx-10">Jul. 2011 - Sep.</span>
                  <span 
class="cmbx-10">2014</span><br 
class="newline" />Joins VENGME QGDA.10.02 Project which develop an H264/AVC video encoder in ASIC. Proposes an
                  architecture for inter-prediction. The design is simulated, verified and implemented in CMOS technology.
                  This model is also integrated in H264 encoder and run system simulation.
                  <!--l. 121--><p class="noindent" ><span 
class="cmti-10">Research Student                                                                             </span><span 
class="cmbx-10">Dec. 2009 - Jun.</span>
                  <span 
class="cmbx-10">2011</span><br 
class="newline" />Joins Smart Integrated System Key Laboratory as researching student. Learning VHDL and some EDA
                  tool. Focus on design reconfigurable NoC Router as bachelor thesis.
                  </td></tr></table>
                  <table class="section"><tr><td class="section">
                  <a 
 id="x1-50000"></a><span 
class="cmcsc-10">P<span 
class="small-caps">u</span><span 
class="small-caps">b</span><span 
class="small-caps">l</span><span 
class="small-caps">i</span><span 
class="small-caps">c</span><span 
class="small-caps">a</span><span 
class="small-caps">t</span><span 
class="small-caps">i</span><span 
class="small-caps">o</span><span 
class="small-caps">n</span><span 
class="small-caps">s</span></span></td><td class="section-body">
                  <!--l. 126--><p class="noindent" >Nam-Khanh Dang, Xuan-Tu Tran, Alain Merigot. Apr, 2014, <span 
class="cmbx-10">An Efficient Hardware Architecture for</span>
                  <span 
class="cmbx-10">Inter-Prediction in H.264/AVC Encoders</span>. In Proceedings of the 17th IEEE Symposium on Design
                  and Diagnostics of Electronic Circuits and Systems (IEEE DDECS 2014), pp. 294-297, Warsaw,
                  Poland.
                  <!--l. 128--><p class="noindent" >Nam-Khanh Dang, Xuan-Tu Tran, Thanh-Vu Le-Van. 2011. <span 
class="cmbx-10">FPGA Implementation of a Low</span>
                  <span 
class="cmbx-10">Latency and High Throughput Network-on-Chip Router Architecture</span>. The 2011 International
                  Conference on Integrated Circuits, Design, and Verification.
                  <!--l. 130--><p class="noindent" >Nam-Khanh Dang, Xuan-Tu Tran. Nov, 2013. <span 
class="cmbx-10">A VLSI Implementation for Inter-Prediction Module</span>
                  <span 
class="cmbx-10">in H.264/AVC Encoders</span>. The 2013 International Conference on Integrated Circuits, Design, and
                  Verification.
                  </td></tr></table>
                  <table class="section"><tr><td class="section">
                  <a 
 id="x1-60000"></a><span 
class="cmcsc-10">P<span 
class="small-caps">r</span><span 
class="small-caps">o</span><span 
class="small-caps">f</span><span 
class="small-caps">e</span><span 
class="small-caps">s</span><span 
class="small-caps">s</span><span 
class="small-caps">i</span><span 
class="small-caps">o</span><span 
class="small-caps">n</span><span 
class="small-caps">a</span><span 
class="small-caps">l</span> E<span 
class="small-caps">x</span><span 
class="small-caps">p</span><span 
class="small-caps">e</span><span 
class="small-caps">r</span><span 
class="small-caps">i</span><span 
class="small-caps">e</span><span 
class="small-caps">n</span><span 
class="small-caps">c</span><span 
class="small-caps">e</span></span></td><td class="section-body">
                  <!--l. 133--><p class="noindent" ><span 
class="cmbx-10">Dolphin Technology Vietnam Center, Ltd</span>, Hanoi, Vietnam
                  <!--l. 136--><p class="noindent" ><span 
class="cmti-10">RTL Designer                                                                                  </span><span 
class="cmbx-10">Dec 2010 - Apr</span>
                  <span 
class="cmbx-10">2011</span><br 
class="newline" />Design multi-input multi-output arbiter with first come first serve priority using matrix base for multi-bank
                  memory controller.
                  </td></tr></table>
                  <table class="section"><tr><td class="section">
                  <a 
 id="x1-70000"></a><span 
class="cmcsc-10">S<span 
class="small-caps">k</span><span 
class="small-caps">i</span><span 
class="small-caps">l</span><span 
class="small-caps">l</span><span 
class="small-caps">s</span></span></td><td class="section-body">
                     <dl class="list1"><dt class="list">
                                                                                                                                     
                                                                                                                                     
                   <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                     <!--l. 142--><p class="noindent" >Hardware Design: VHDL, verilog/systemverilog.
                     </dd><dt class="list">
                   <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                     <!--l. 143--><p class="noindent" >Design Tools: Modelsim, Xilinx ISE, Design Compiler.
                     </dd><dt class="list">
                   <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                     <!--l. 144--><p class="noindent" >Languages: Matlab, C++, Perl, some use of Unix shell scripts.
                     </dd><dt class="list">
                   <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                     <!--l. 145--><p class="noindent" >Applications: Matlab, Vim, <span class="LATEX">L<span class="A">A</span><span class="TEX">T<span 
class="E">E</span>X</span></span>, common Windows office, spreadsheet, and presentation
                     software.
                     </dd><dt class="list">
                   <span 
class="cmsy-10">&#x2219;</span> </dt><dd 
class="list">
                     <!--l. 147--><p class="noindent" >Operating Systems: Unix/Linux, Windows.<br 
class="newline" /></dd></dl>
                  </td></tr></table>
                  </div>  
</body></html> 

                                                                                                                                                    


